###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 15:55:46 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.057
= Required Time                 0.009
  Arrival Time                  0.109
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.232 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.231 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.196 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.191 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.136 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.135 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.018 | 0.106 |   0.070 |   -0.029 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40   | 0.018 | 0.000 |   0.070 |   -0.029 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.016 | 0.015 |   0.085 |   -0.015 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40 | 0.016 | 0.000 |   0.085 |   -0.015 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.027 | 0.024 |   0.109 |    0.009 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.027 | 0.000 |   0.109 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.049 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.033 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.005 |  -0.062 |    0.038 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.099 | 0.083 |   0.021 |    0.121 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.099 | 0.001 |   0.022 |    0.122 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.057
= Required Time                 0.009
  Arrival Time                  0.111
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.234 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.233 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.198 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.192 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.138 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.036 |   -0.137 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.020 | 0.107 |   0.072 |   -0.030 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40   | 0.020 | 0.000 |   0.072 |   -0.030 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.019 | 0.017 |   0.088 |   -0.013 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40 | 0.019 | 0.000 |   0.088 |   -0.013 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.025 | 0.023 |   0.111 |    0.009 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.025 | 0.000 |   0.111 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.049 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.023 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.034 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.005 |  -0.062 |    0.039 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.099 | 0.083 |   0.021 |    0.123 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.099 | 0.001 |   0.022 |    0.123 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.057
= Required Time                 0.009
  Arrival Time                  0.111
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.235 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.234 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.198 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.193 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.139 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.138 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.016 | 0.105 |   0.069 |   -0.033 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40   | 0.016 | 0.000 |   0.069 |   -0.033 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.020 | 0.017 |   0.086 |   -0.016 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40 | 0.020 | 0.000 |   0.086 |   -0.016 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.028 | 0.025 |   0.111 |    0.009 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.028 | 0.000 |   0.111 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.049 |       |  -0.125 |   -0.023 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.022 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.035 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.005 |  -0.062 |    0.040 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.099 | 0.083 |   0.021 |    0.123 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.099 | 0.001 |   0.022 |    0.124 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.274
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.371 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.370 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.335 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.333 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.281 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         |              | DFCNQD1BWP40 | 0.051 | 0.000 |  -0.042 |   -0.281 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.018 | 0.102 |   0.060 |   -0.179 | 
     | test_pe/test_opt_reg_a/U25                         |              | AO22D2BWP40  | 0.018 | 0.000 |   0.060 |   -0.179 | 
     | test_pe/test_opt_reg_a/U25                         | B2 v -> Z v  | AO22D2BWP40  | 0.043 | 0.064 |   0.124 |   -0.115 | 
     | test_pe/test_pe_comp/U107                          |              | CKND1BWP40   | 0.043 | 0.001 |   0.125 |   -0.113 | 
     | test_pe/test_pe_comp/U107                          | I v -> ZN ^  | CKND1BWP40   | 0.033 | 0.030 |   0.155 |   -0.084 | 
     | test_pe/test_pe_comp/U133                          |              | OAI22D1BWP40 | 0.033 | 0.000 |   0.155 |   -0.084 | 
     | test_pe/test_pe_comp/U133                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.023 | 0.022 |   0.177 |   -0.062 | 
     | test_pe/FE_OFC178_comp_res_12                      |              | INVD0BWP40   | 0.023 | 0.000 |   0.177 |   -0.062 | 
     | test_pe/FE_OFC178_comp_res_12                      | I v -> ZN ^  | INVD0BWP40   | 0.045 | 0.033 |   0.210 |   -0.029 | 
     | test_pe/U202                                       |              | OAI22D0BWP40 | 0.045 | 0.000 |   0.210 |   -0.029 | 
     | test_pe/U202                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.024 | 0.025 |   0.235 |   -0.004 | 
     | test_pe/test_opt_reg_file/U15                      |              | AO22D0BWP40  | 0.024 | 0.000 |   0.235 |   -0.004 | 
     | test_pe/test_opt_reg_file/U15                      | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.040 |   0.274 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.274 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.114 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.115 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.171 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.178 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.260 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.260 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__14_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.035
  Arrival Time                  0.277
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.374 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.373 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.338 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.336 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.284 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.283 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.177 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.177 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.101 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.100 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.066 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.066 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.040 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.040 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.022 | 
     | test_pe/U188                                       |              | OAI22D0BWP40 | 0.021 | 0.000 |   0.220 |   -0.022 | 
     | test_pe/U188                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.019 | 0.018 |   0.238 |   -0.004 | 
     | test_pe/test_opt_reg_file/U8                       |              | AO22D0BWP40  | 0.019 | 0.000 |   0.238 |   -0.004 | 
     | test_pe/test_opt_reg_file/U8                       | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.039 |   0.277 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.277 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.117 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.118 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.174 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.181 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.263 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.264 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.282
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.378 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.377 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.341 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.340 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.288 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.041 |   -0.287 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.028 | 0.109 |   0.067 |   -0.178 | 
     | test_pe/test_opt_reg_a/U27                         |              | AO22D2BWP40  | 0.028 | 0.000 |   0.067 |   -0.178 | 
     | test_pe/test_opt_reg_a/U27                         | B2 v -> Z v  | AO22D2BWP40  | 0.035 | 0.065 |   0.132 |   -0.114 | 
     | test_pe/test_pe_comp/U102                          |              | CKND1BWP40   | 0.035 | 0.001 |   0.133 |   -0.112 | 
     | test_pe/test_pe_comp/U102                          | I v -> ZN ^  | CKND1BWP40   | 0.035 | 0.030 |   0.163 |   -0.083 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D1BWP40 | 0.035 | 0.000 |   0.163 |   -0.083 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.033 | 0.029 |   0.191 |   -0.054 | 
     | test_pe/FE_OFC187_comp_res_4                       |              | INVD0BWP40   | 0.033 | 0.000 |   0.191 |   -0.054 | 
     | test_pe/FE_OFC187_comp_res_4                       | I v -> ZN ^  | INVD0BWP40   | 0.037 | 0.031 |   0.222 |   -0.023 | 
     | test_pe/U180                                       |              | OAI22D0BWP40 | 0.037 | 0.000 |   0.222 |   -0.023 | 
     | test_pe/U180                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.022 | 0.022 |   0.244 |   -0.001 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40  | 0.022 | 0.000 |   0.244 |   -0.001 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.038 |   0.282 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.282 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.120 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.121 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.178 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.184 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.267 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.267 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__10_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_10_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.287
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.384 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.383 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.347 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.346 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.294 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.293 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.036 | 0.114 |   0.073 |   -0.179 | 
     | test_pe/test_opt_reg_a/U23                         |              | AO22D2BWP40  | 0.036 | 0.000 |   0.073 |   -0.178 | 
     | test_pe/test_opt_reg_a/U23                         | B2 v -> Z v  | AO22D2BWP40  | 0.038 | 0.068 |   0.141 |   -0.110 | 
     | test_pe/test_pe_comp/U116                          |              | CKND1BWP40   | 0.038 | 0.001 |   0.142 |   -0.109 | 
     | test_pe/test_pe_comp/U116                          | I v -> ZN ^  | CKND1BWP40   | 0.033 | 0.029 |   0.171 |   -0.080 | 
     | test_pe/test_pe_comp/U153                          |              | OAI22D1BWP40 | 0.033 | 0.000 |   0.171 |   -0.080 | 
     | test_pe/test_pe_comp/U153                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.031 | 0.027 |   0.198 |   -0.054 | 
     | test_pe/FE_OFC97_comp_res_10                       |              | INVD1BWP40   | 0.031 | 0.000 |   0.198 |   -0.054 | 
     | test_pe/FE_OFC97_comp_res_10                       | I v -> ZN ^  | INVD1BWP40   | 0.031 | 0.026 |   0.224 |   -0.027 | 
     | test_pe/U198                                       |              | OAI22D0BWP40 | 0.031 | 0.000 |   0.224 |   -0.027 | 
     | test_pe/U198                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.025 | 0.023 |   0.247 |   -0.004 | 
     | test_pe/test_opt_reg_file/U13                      |              | AO22D0BWP40  | 0.025 | 0.000 |   0.247 |   -0.004 | 
     | test_pe/test_opt_reg_file/U13                      | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.039 |   0.287 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.287 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.126 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.127 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.184 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.190 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.273 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.273 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.299
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.396 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.395 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.359 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.358 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.306 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.041 |   -0.305 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.105 |   0.064 |   -0.200 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40  | 0.023 | 0.000 |   0.064 |   -0.200 | 
     | test_pe/test_opt_reg_a/U30                         | B2 v -> Z v  | AO22D2BWP40  | 0.033 | 0.061 |   0.125 |   -0.139 | 
     | test_pe/test_pe_comp/FE_OFC77_op_a_1               |              | INVD0BWP40   | 0.033 | 0.001 |   0.125 |   -0.138 | 
     | test_pe/test_pe_comp/FE_OFC77_op_a_1               | I v -> ZN ^  | INVD0BWP40   | 0.054 | 0.041 |   0.166 |   -0.097 | 
     | test_pe/test_pe_comp/U232                          |              | OAI22D1BWP40 | 0.054 | 0.000 |   0.166 |   -0.097 | 
     | test_pe/test_pe_comp/U232                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.032 | 0.030 |   0.197 |   -0.067 | 
     | test_pe/FE_OFC179_comp_res_1                       |              | INVD0BWP40   | 0.032 | 0.000 |   0.197 |   -0.067 | 
     | test_pe/FE_OFC179_comp_res_1                       | I v -> ZN ^  | INVD0BWP40   | 0.037 | 0.030 |   0.227 |   -0.036 | 
     | test_pe/U186                                       |              | OAI22D0BWP40 | 0.037 | 0.000 |   0.227 |   -0.036 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.034 | 0.030 |   0.257 |   -0.006 | 
     | test_pe/test_opt_reg_file/U7                       |              | AO22D0BWP40  | 0.034 | 0.000 |   0.258 |   -0.006 | 
     | test_pe/test_opt_reg_file/U7                       | A2 v -> Z v  | AO22D0BWP40  | 0.017 | 0.042 |   0.299 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.299 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.138 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.139 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.196 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.202 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.285 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.285 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.300
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.397 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.396 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.361 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.359 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.307 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.041 |   -0.306 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.029 | 0.108 |   0.067 |   -0.198 | 
     | test_pe/test_opt_reg_a/U31                         |              | AO22D2BWP40  | 0.029 | 0.000 |   0.067 |   -0.198 | 
     | test_pe/test_opt_reg_a/U31                         | B2 v -> Z v  | AO22D2BWP40  | 0.047 | 0.072 |   0.139 |   -0.125 | 
     | test_pe/test_pe_comp/FE_OFC127_op_a_3              |              | CKND1BWP40   | 0.047 | 0.001 |   0.141 |   -0.124 | 
     | test_pe/test_pe_comp/FE_OFC127_op_a_3              | I v -> ZN ^  | CKND1BWP40   | 0.047 | 0.037 |   0.178 |   -0.087 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D1BWP40 | 0.047 | 0.000 |   0.178 |   -0.087 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.035 | 0.032 |   0.210 |   -0.054 | 
     | test_pe/FE_OFC180_comp_res_3                       |              | INVD0BWP40   | 0.035 | 0.000 |   0.210 |   -0.054 | 
     | test_pe/FE_OFC180_comp_res_3                       | I v -> ZN ^  | INVD0BWP40   | 0.035 | 0.030 |   0.240 |   -0.025 | 
     | test_pe/U184                                       |              | OAI22D0BWP40 | 0.035 | 0.000 |   0.240 |   -0.025 | 
     | test_pe/U184                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.021 | 0.020 |   0.260 |   -0.004 | 
     | test_pe/test_opt_reg_file/U6                       |              | AO22D0BWP40  | 0.021 | 0.000 |   0.260 |   -0.004 | 
     | test_pe/test_opt_reg_file/U6                       | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.040 |   0.300 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.300 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.140 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.141 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.197 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.204 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.286 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.287 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.307
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.403 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.402 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.367 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.365 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.313 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.041 |   -0.312 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.206 | 
     | test_pe/test_opt_reg_a/FE_RC_3_0                   |              | CKAN2D1BWP40 | 0.023 | 0.000 |   0.064 |   -0.206 | 
     | test_pe/test_opt_reg_a/FE_RC_3_0                   | A2 v -> Z v  | CKAN2D1BWP40 | 0.012 | 0.033 |   0.097 |   -0.173 | 
     | test_pe/test_opt_reg_a/FE_RC_2_0                   |              | IND2D2BWP40  | 0.012 | 0.000 |   0.097 |   -0.173 | 
     | test_pe/test_opt_reg_a/FE_RC_2_0                   | A1 v -> ZN v | IND2D2BWP40  | 0.047 | 0.050 |   0.147 |   -0.124 | 
     | test_pe/test_pe_comp/U84                           |              | CKND1BWP40   | 0.047 | 0.001 |   0.148 |   -0.123 | 
     | test_pe/test_pe_comp/U84                           | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.033 |   0.181 |   -0.089 | 
     | test_pe/test_pe_comp/U224                          |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.181 |   -0.089 | 
     | test_pe/test_pe_comp/U224                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.037 | 0.029 |   0.211 |   -0.060 | 
     | test_pe/FE_OFC182_comp_res_2                       |              | INVD0BWP40   | 0.037 | 0.000 |   0.211 |   -0.060 | 
     | test_pe/FE_OFC182_comp_res_2                       | I v -> ZN ^  | INVD0BWP40   | 0.036 | 0.031 |   0.242 |   -0.029 | 
     | test_pe/U178                                       |              | OAI22D0BWP40 | 0.036 | 0.000 |   0.242 |   -0.029 | 
     | test_pe/U178                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.027 | 0.024 |   0.266 |   -0.005 | 
     | test_pe/test_opt_reg_file/U3                       |              | AO22D0BWP40  | 0.027 | 0.000 |   0.266 |   -0.005 | 
     | test_pe/test_opt_reg_file/U3                       | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.041 |   0.307 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.307 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.146 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.147 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.203 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.210 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.292 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.293 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_5_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.065
  Arrival Time                  0.336
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.403 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.402 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.367 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.360 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.306 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.306 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.196 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.195 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.133 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.130 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.076 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.076 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |    0.000 | 
     | sb_wide/U1450                                      |              | AOI22D1BWP40  | 0.086 | 0.004 |   0.275 |    0.005 | 
     | sb_wide/U1450                                      | A1 v -> ZN ^ | AOI22D1BWP40  | 0.026 | 0.032 |   0.308 |    0.037 | 
     | sb_wide/U1452                                      |              | ND2D1BWP40    | 0.026 | 0.000 |   0.308 |    0.037 | 
     | sb_wide/U1452                                      | A1 ^ -> ZN v | ND2D1BWP40    | 0.035 | 0.028 |   0.336 |    0.065 | 
     | sb_wide/out_2_1_id1_reg_5_                         |              | DFQD0BWP40    | 0.035 | 0.000 |   0.336 |    0.065 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.146 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.147 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.207 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.058 |    0.212 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.032 |    0.303 | 
     | sb_wide/out_2_1_id1_reg_5_             |             | DFQD0BWP40   | 0.099 | 0.001 |   0.033 |    0.304 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_9_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.309
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.405 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.404 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.369 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.367 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.315 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          |              | DFCNQD1BWP40 | 0.051 | 0.000 |  -0.042 |   -0.315 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.027 | 0.109 |   0.067 |   -0.206 | 
     | test_pe/test_opt_reg_a/U22                         |              | AO22D2BWP40  | 0.027 | 0.000 |   0.067 |   -0.206 | 
     | test_pe/test_opt_reg_a/U22                         | B2 v -> Z v  | AO22D2BWP40  | 0.059 | 0.076 |   0.142 |   -0.130 | 
     | test_pe/test_pe_comp/FE_OFC117_op_a_9              |              | CKND1BWP40   | 0.059 | 0.003 |   0.146 |   -0.127 | 
     | test_pe/test_pe_comp/FE_OFC117_op_a_9              | I v -> ZN ^  | CKND1BWP40   | 0.047 | 0.042 |   0.187 |   -0.085 | 
     | test_pe/test_pe_comp/U163                          |              | OAI22D1BWP40 | 0.047 | 0.000 |   0.187 |   -0.085 | 
     | test_pe/test_pe_comp/U163                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.036 | 0.033 |   0.220 |   -0.053 | 
     | test_pe/FE_OFC93_comp_res_9                        |              | INVD1BWP40   | 0.036 | 0.000 |   0.220 |   -0.053 | 
     | test_pe/FE_OFC93_comp_res_9                        | I v -> ZN ^  | INVD1BWP40   | 0.028 | 0.026 |   0.246 |   -0.027 | 
     | test_pe/U196                                       |              | OAI22D0BWP40 | 0.028 | 0.000 |   0.246 |   -0.027 | 
     | test_pe/U196                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.027 | 0.023 |   0.269 |   -0.004 | 
     | test_pe/test_opt_reg_file/U12                      |              | AO22D0BWP40  | 0.027 | 0.000 |   0.269 |   -0.004 | 
     | test_pe/test_opt_reg_file/U12                      | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.040 |   0.309 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.309 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.148 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.149 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.212 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.294 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.295 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.065
  Arrival Time                  0.338
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.405 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.404 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.369 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.367 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.315 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.315 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.209 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.209 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.132 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.131 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.097 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.097 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.071 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.071 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.053 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.053 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.032 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.032 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |    0.010 | 
     | sb_wide/U485                                       |              | AOI22D1BWP40 | 0.036 | 0.003 |   0.285 |    0.013 | 
     | sb_wide/U485                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.027 | 0.025 |   0.311 |    0.038 | 
     | sb_wide/U1053                                      |              | ND2D1BWP40   | 0.027 | 0.000 |   0.311 |    0.038 | 
     | sb_wide/U1053                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.034 | 0.027 |   0.338 |    0.065 | 
     | sb_wide/out_2_1_id1_reg_14_                        |              | DFQD0BWP40   | 0.034 | 0.000 |   0.338 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.148 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.149 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.209 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.058 |    0.215 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.032 |    0.305 | 
     | sb_wide/out_2_1_id1_reg_14_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.033 |    0.306 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.067
  Arrival Time                  0.341
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.407 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.405 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.370 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40 | 0.038 | 0.007 |  -0.089 |   -0.363 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.054 | 0.054 |  -0.035 |   -0.310 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40 | 0.054 | 0.001 |  -0.035 |   -0.309 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40 | 0.029 | 0.110 |   0.075 |   -0.199 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40  | 0.029 | 0.000 |   0.075 |   -0.199 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40  | 0.095 | 0.098 |   0.173 |   -0.101 | 
     | test_pe/FE_RC_12_0                                 |              | INVD1BWP40   | 0.095 | 0.001 |   0.174 |   -0.100 | 
     | test_pe/FE_RC_12_0                                 | I v -> ZN ^  | INVD1BWP40   | 0.031 | 0.025 |   0.199 |   -0.075 | 
     | test_pe/FE_RC_10_0                                 |              | AOI22D1BWP40 | 0.031 | 0.000 |   0.199 |   -0.075 | 
     | test_pe/FE_RC_10_0                                 | B2 ^ -> ZN v | AOI22D1BWP40 | 0.023 | 0.028 |   0.226 |   -0.048 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             |              | CKBD4BWP40   | 0.023 | 0.000 |   0.226 |   -0.048 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             | I v -> Z v   | CKBD4BWP40   | 0.077 | 0.052 |   0.279 |    0.005 | 
     | sb_wide/U1582                                      |              | AOI22D1BWP40 | 0.080 | 0.007 |   0.286 |    0.012 | 
     | sb_wide/U1582                                      | A1 v -> ZN ^ | AOI22D1BWP40 | 0.026 | 0.031 |   0.317 |    0.043 | 
     | sb_wide/U1584                                      |              | CKND2D1BWP40 | 0.026 | 0.000 |   0.317 |    0.043 | 
     | sb_wide/U1584                                      | A1 ^ -> ZN v | CKND2D1BWP40 | 0.029 | 0.024 |   0.341 |    0.067 | 
     | sb_wide/out_2_1_id1_reg_13_                        |              | DFQD0BWP40   | 0.029 | 0.000 |   0.341 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.149 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.150 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.210 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.058 |    0.216 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.032 |    0.306 | 
     | sb_wide/out_2_1_id1_reg_13_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.032 |    0.307 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_8_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.066
  Arrival Time                  0.343
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.410 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.409 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.374 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.367 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.313 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |              | DFCNQD1BWP40  | 0.054 | 0.001 |  -0.035 |   -0.313 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.034 | 0.110 |   0.075 |   -0.203 | 
     | test_pe/test_opt_reg_file/U29                      |              | AO22D2BWP40   | 0.034 | 0.000 |   0.075 |   -0.202 | 
     | test_pe/test_opt_reg_file/U29                      | B2 v -> Z v  | AO22D2BWP40   | 0.060 | 0.080 |   0.155 |   -0.122 | 
     | test_pe/U30                                        |              | MAOI22D1BWP40 | 0.060 | 0.001 |   0.157 |   -0.121 | 
     | test_pe/U30                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.043 | 0.059 |   0.216 |   -0.062 | 
     | test_pe/FE_OFC71_FE_OFN35_pe_out_res_8             |              | BUFFD3BWP40   | 0.043 | 0.000 |   0.216 |   -0.062 | 
     | test_pe/FE_OFC71_FE_OFN35_pe_out_res_8             | I v -> Z v   | BUFFD3BWP40   | 0.070 | 0.069 |   0.284 |    0.007 | 
     | sb_wide/U1507                                      |              | AOI22D1BWP40  | 0.071 | 0.002 |   0.287 |    0.009 | 
     | sb_wide/U1507                                      | A1 v -> ZN ^ | AOI22D1BWP40  | 0.027 | 0.030 |   0.317 |    0.039 | 
     | sb_wide/U1509                                      |              | CKND2D1BWP40  | 0.027 | 0.000 |   0.317 |    0.039 | 
     | sb_wide/U1509                                      | A1 ^ -> ZN v | CKND2D1BWP40  | 0.033 | 0.026 |   0.343 |    0.066 | 
     | sb_wide/out_2_1_id1_reg_8_                         |              | DFQD0BWP40    | 0.033 | 0.000 |   0.343 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.153 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.153 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.214 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.058 |    0.219 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.032 |    0.310 | 
     | sb_wide/out_2_1_id1_reg_8_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.033 |    0.310 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_6_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.035
  Arrival Time                  0.315
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.412 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.411 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.376 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.374 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.322 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_6_          |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.321 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_6_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.031 | 0.111 |   0.069 |   -0.211 | 
     | test_pe/test_opt_reg_a/U32                         |              | AO22D2BWP40  | 0.031 | 0.000 |   0.069 |   -0.210 | 
     | test_pe/test_opt_reg_a/U32                         | B2 v -> Z v  | AO22D2BWP40  | 0.036 | 0.067 |   0.136 |   -0.144 | 
     | test_pe/test_pe_comp/FE_OFC147_op_a_6              |              | INVD0BWP40   | 0.036 | 0.001 |   0.137 |   -0.143 | 
     | test_pe/test_pe_comp/FE_OFC147_op_a_6              | I v -> ZN ^  | INVD0BWP40   | 0.052 | 0.039 |   0.176 |   -0.103 | 
     | test_pe/test_pe_comp/U261                          |              | OAI22D1BWP40 | 0.052 | 0.000 |   0.176 |   -0.103 | 
     | test_pe/test_pe_comp/U261                          | B2 ^ -> ZN v | OAI22D1BWP40 | 0.032 | 0.038 |   0.214 |   -0.066 | 
     | test_pe/FE_OFC183_comp_res_6                       |              | INVD0BWP40   | 0.032 | 0.000 |   0.214 |   -0.066 | 
     | test_pe/FE_OFC183_comp_res_6                       | I v -> ZN ^  | INVD0BWP40   | 0.034 | 0.029 |   0.243 |   -0.037 | 
     | test_pe/U206                                       |              | OAI22D0BWP40 | 0.034 | 0.000 |   0.243 |   -0.037 | 
     | test_pe/U206                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.035 | 0.029 |   0.272 |   -0.008 | 
     | test_pe/test_opt_reg_file/U18                      |              | AO22D0BWP40  | 0.035 | 0.000 |   0.272 |   -0.008 | 
     | test_pe/test_opt_reg_file/U18                      | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.043 |   0.315 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.315 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.154 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.155 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.218 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.301 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.301 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.341
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.412 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.411 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.376 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.374 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.322 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.216 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.216 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.139 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.138 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.104 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.104 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.078 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.078 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.060 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.060 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.039 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.039 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |    0.003 | 
     | sb_wide/U1393                                      |              | AOI22D0BWP40 | 0.036 | 0.003 |   0.286 |    0.006 | 
     | sb_wide/U1393                                      | A1 v -> ZN ^ | AOI22D0BWP40 | 0.033 | 0.029 |   0.315 |    0.035 | 
     | sb_wide/U1395                                      |              | ND2D1BWP40   | 0.033 | 0.000 |   0.315 |    0.035 | 
     | sb_wide/U1395                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.027 | 0.026 |   0.341 |    0.061 | 
     | sb_wide/out_1_2_id1_reg_14_                        |              | DFQD0BWP40   | 0.027 | 0.000 |   0.341 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.155 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.156 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.216 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.008 |  -0.055 |    0.225 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.031 |    0.311 | 
     | sb_wide/out_1_2_id1_reg_14_            |             | DFQD0BWP40   | 0.078 | 0.000 |   0.031 |    0.311 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.056
  Arrival Time                  0.338
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.414 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.413 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.378 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.376 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.324 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.324 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.218 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.218 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.141 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.140 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.106 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.106 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.080 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.080 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.062 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.062 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.041 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.041 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |    0.001 | 
     | sb_wide/U317                                       |              | AOI22D1BWP40 | 0.036 | 0.004 |   0.287 |    0.005 | 
     | sb_wide/U317                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.025 | 0.023 |   0.310 |    0.028 | 
     | sb_wide/U318                                       |              | ND2D1BWP40   | 0.025 | 0.000 |   0.310 |    0.028 | 
     | sb_wide/U318                                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.035 | 0.028 |   0.338 |    0.056 | 
     | sb_wide/out_3_0_id1_reg_14_                        |              | DFQD0BWP40   | 0.035 | 0.000 |   0.338 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.157 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.158 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.218 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.006 |  -0.058 |    0.224 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.027 |    0.309 | 
     | sb_wide/out_3_0_id1_reg_14_            |             | DFQD0BWP40   | 0.078 | 0.001 |   0.028 |    0.310 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_5_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.058
  Arrival Time                  0.341
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.415 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.414 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.378 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.372 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.318 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.318 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.207 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.207 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.144 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.142 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.088 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.088 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.011 | 
     | sb_wide/U674                                       |              | AOI22D1BWP40  | 0.087 | 0.004 |   0.276 |   -0.007 | 
     | sb_wide/U674                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.027 | 0.035 |   0.311 |    0.029 | 
     | sb_wide/U963                                       |              | ND2D1BWP40    | 0.027 | 0.000 |   0.311 |    0.029 | 
     | sb_wide/U963                                       | A1 ^ -> ZN v | ND2D1BWP40    | 0.038 | 0.030 |   0.341 |    0.058 | 
     | sb_wide/out_1_2_id1_reg_5_                         |              | DFQD0BWP40    | 0.038 | 0.000 |   0.341 |    0.058 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.157 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.158 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.219 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.008 |  -0.055 |    0.227 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.031 |    0.313 | 
     | sb_wide/out_1_2_id1_reg_5_             |             | DFQD0BWP40   | 0.078 | 0.000 |   0.031 |    0.314 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.320
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.416 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.415 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.380 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.375 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.320 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.319 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.026 | 0.096 |   0.061 |   -0.223 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.026 | 0.000 |   0.061 |   -0.223 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.080 |   -0.204 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0                |              | NR2D1BWP40   | 0.019 | 0.000 |   0.080 |   -0.204 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0                | A2 v -> ZN ^ | NR2D1BWP40   | 0.031 | 0.027 |   0.107 |   -0.177 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0                |              | IND2D3BWP40  | 0.031 | 0.000 |   0.107 |   -0.177 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0                | A1 ^ -> ZN ^ | IND2D3BWP40  | 0.036 | 0.042 |   0.149 |   -0.135 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.036 | 0.001 |   0.150 |   -0.134 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.119 | 0.093 |   0.243 |   -0.041 | 
     | test_pe/U204                                     |              | OAI22D0BWP40 | 0.119 | 0.001 |   0.244 |   -0.040 | 
     | test_pe/U204                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.020 | 0.037 |   0.281 |   -0.003 | 
     | test_pe/test_opt_reg_file/U16                    |              | AO22D0BWP40  | 0.020 | 0.000 |   0.281 |   -0.003 | 
     | test_pe/test_opt_reg_file/U16                    | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.039 |   0.320 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.320 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.159 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.160 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.217 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.223 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.305 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.306 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.055
  Arrival Time                  0.339
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.415 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.380 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.379 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.326 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.326 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.220 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.220 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.143 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.142 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.108 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.108 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.082 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.082 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.064 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.064 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.043 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.043 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.002 | 
     | sb_wide/U1399                                      |              | AOI22D1BWP40 | 0.036 | 0.003 |   0.285 |    0.001 | 
     | sb_wide/U1399                                      | A1 v -> ZN ^ | AOI22D1BWP40 | 0.038 | 0.030 |   0.315 |    0.031 | 
     | sb_wide/U1401                                      |              | ND2D1BWP40   | 0.038 | 0.000 |   0.315 |    0.031 | 
     | sb_wide/U1401                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.023 | 0.023 |   0.339 |    0.055 | 
     | sb_wide/out_1_1_id1_reg_14_                        |              | DFQD0BWP40   | 0.023 | 0.000 |   0.339 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.159 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.160 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.220 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.006 |  -0.058 |    0.226 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.025 |    0.309 | 
     | sb_wide/out_1_1_id1_reg_14_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.025 |    0.309 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_11_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.035
  Arrival Time                  0.319
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.415 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.380 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.379 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.326 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         |              | DFCNQD1BWP40 | 0.051 | 0.000 |  -0.042 |   -0.326 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.036 | 0.111 |   0.069 |   -0.215 | 
     | test_pe/test_opt_reg_a/U26                         |              | AO22D2BWP40  | 0.036 | 0.000 |   0.069 |   -0.215 | 
     | test_pe/test_opt_reg_a/U26                         | B2 v -> Z v  | AO22D2BWP40  | 0.058 | 0.080 |   0.149 |   -0.135 | 
     | test_pe/test_pe_comp/FE_OFC129_op_a_11             |              | CKND1BWP40   | 0.058 | 0.003 |   0.152 |   -0.132 | 
     | test_pe/test_pe_comp/FE_OFC129_op_a_11             | I v -> ZN ^  | CKND1BWP40   | 0.050 | 0.043 |   0.195 |   -0.089 | 
     | test_pe/test_pe_comp/U143                          |              | OAI22D1BWP40 | 0.050 | 0.000 |   0.195 |   -0.089 | 
     | test_pe/test_pe_comp/U143                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.030 | 0.029 |   0.224 |   -0.060 | 
     | test_pe/FE_OFC96_comp_res_11                       |              | INVD1BWP40   | 0.030 | 0.000 |   0.224 |   -0.060 | 
     | test_pe/FE_OFC96_comp_res_11                       | I v -> ZN ^  | INVD1BWP40   | 0.033 | 0.028 |   0.252 |   -0.032 | 
     | test_pe/U200                                       |              | OAI22D0BWP40 | 0.033 | 0.000 |   0.252 |   -0.032 | 
     | test_pe/U200                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.028 | 0.026 |   0.277 |   -0.007 | 
     | test_pe/test_opt_reg_file/U14                      |              | AO22D0BWP40  | 0.028 | 0.000 |   0.277 |   -0.007 | 
     | test_pe/test_opt_reg_file/U14                      | A2 v -> Z v  | AO22D0BWP40  | 0.020 | 0.042 |   0.319 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |              | DFCNQD1BWP40 | 0.020 | 0.000 |   0.319 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.159 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.160 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.217 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.223 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.306 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.306 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_5_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.054
  Arrival Time                  0.338
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.416 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.380 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.374 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.320 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.319 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.209 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.209 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.146 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.144 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.090 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.089 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.013 | 
     | sb_wide/U1435                                      |              | AOI22D1BWP40  | 0.086 | 0.005 |   0.276 |   -0.008 | 
     | sb_wide/U1435                                      | A1 v -> ZN ^ | AOI22D1BWP40  | 0.028 | 0.034 |   0.310 |    0.026 | 
     | sb_wide/U1437                                      |              | ND2D1BWP40    | 0.028 | 0.000 |   0.310 |    0.026 | 
     | sb_wide/U1437                                      | A1 ^ -> ZN v | ND2D1BWP40    | 0.032 | 0.028 |   0.338 |    0.054 | 
     | sb_wide/out_2_0_id1_reg_5_                         |              | DFQD0BWP40    | 0.032 | 0.000 |   0.338 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.159 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.160 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.220 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.005 |  -0.058 |    0.226 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.026 |    0.310 | 
     | sb_wide/out_2_0_id1_reg_5_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.026 |    0.310 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_8_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.055
  Arrival Time                  0.339
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.416 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.380 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.374 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.320 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |              | DFCNQD1BWP40  | 0.054 | 0.001 |  -0.035 |   -0.319 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.034 | 0.110 |   0.075 |   -0.209 | 
     | test_pe/test_opt_reg_file/U29                      |              | AO22D2BWP40   | 0.034 | 0.000 |   0.075 |   -0.209 | 
     | test_pe/test_opt_reg_file/U29                      | B2 v -> Z v  | AO22D2BWP40   | 0.060 | 0.080 |   0.155 |   -0.129 | 
     | test_pe/U30                                        |              | MAOI22D1BWP40 | 0.060 | 0.001 |   0.157 |   -0.127 | 
     | test_pe/U30                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.043 | 0.059 |   0.216 |   -0.068 | 
     | test_pe/FE_OFC71_FE_OFN35_pe_out_res_8             |              | BUFFD3BWP40   | 0.043 | 0.000 |   0.216 |   -0.068 | 
     | test_pe/FE_OFC71_FE_OFN35_pe_out_res_8             | I v -> Z v   | BUFFD3BWP40   | 0.070 | 0.069 |   0.284 |    0.000 | 
     | sb_wide/U737                                       |              | AOI22D1BWP40  | 0.071 | 0.002 |   0.287 |    0.003 | 
     | sb_wide/U737                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.025 | 0.031 |   0.318 |    0.034 | 
     | sb_wide/U971                                       |              | ND2D1BWP40    | 0.025 | 0.000 |   0.318 |    0.034 | 
     | sb_wide/U971                                       | A1 ^ -> ZN v | ND2D1BWP40    | 0.023 | 0.021 |   0.339 |    0.055 | 
     | sb_wide/out_1_1_id1_reg_8_                         |              | DFQD0BWP40    | 0.023 | 0.000 |   0.339 |    0.055 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.159 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.160 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.221 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.006 |  -0.058 |    0.226 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.025 |    0.309 | 
     | sb_wide/out_1_1_id1_reg_8_             |             | DFQD0BWP40   | 0.072 | 0.000 |   0.025 |    0.309 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_12_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_12_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.347
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.416 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.381 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.374 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.320 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.320 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   | CP ^ -> Q v  | DFCNQD1BWP40  | 0.027 | 0.109 |   0.074 |   -0.211 | 
     | test_pe/test_opt_reg_file/U33                      |              | AO22D1BWP40   | 0.027 | 0.000 |   0.074 |   -0.210 | 
     | test_pe/test_opt_reg_file/U33                      | B2 v -> Z v  | AO22D1BWP40   | 0.095 | 0.094 |   0.168 |   -0.117 | 
     | test_pe/U22                                        |              | MAOI22D2BWP40 | 0.095 | 0.000 |   0.168 |   -0.117 | 
     | test_pe/U22                                        | B2 v -> ZN v | MAOI22D2BWP40 | 0.028 | 0.066 |   0.234 |   -0.051 | 
     | test_pe/FE_OFC65_FE_OFN27_pe_out_res_12            |              | BUFFD3BWP40   | 0.028 | 0.000 |   0.234 |   -0.051 | 
     | test_pe/FE_OFC65_FE_OFN27_pe_out_res_12            | I v -> Z v   | BUFFD3BWP40   | 0.058 | 0.060 |   0.294 |    0.009 | 
     | sb_wide/U695                                       |              | AOI22D1BWP40  | 0.058 | 0.002 |   0.296 |    0.011 | 
     | sb_wide/U695                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.027 | 0.029 |   0.325 |    0.040 | 
     | sb_wide/U993                                       |              | ND2D1BWP40    | 0.027 | 0.000 |   0.325 |    0.040 | 
     | sb_wide/U993                                       | A1 ^ -> ZN v | ND2D1BWP40    | 0.025 | 0.021 |   0.347 |    0.062 | 
     | sb_wide/out_1_2_id1_reg_12_                        |              | DFQD0BWP40    | 0.025 | 0.000 |   0.347 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.160 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.161 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.221 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.008 |  -0.055 |    0.229 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.031 |    0.316 | 
     | sb_wide/out_1_2_id1_reg_12_            |             | DFQD0BWP40   | 0.078 | 0.001 |   0.031 |    0.316 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_0_2_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.053
  Arrival Time                  0.337
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.416 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.381 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.379 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.327 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.327 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.221 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.221 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.144 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.143 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.109 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.109 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.083 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.083 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.065 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.065 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.044 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.044 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.002 | 
     | sb_wide/U604                                       |              | AOI22D2BWP40 | 0.037 | 0.005 |   0.287 |    0.002 | 
     | sb_wide/U604                                       | A1 v -> ZN ^ | AOI22D2BWP40 | 0.032 | 0.025 |   0.313 |    0.028 | 
     | sb_wide/U605                                       |              | ND2D1BWP40   | 0.032 | 0.000 |   0.313 |    0.028 | 
     | sb_wide/U605                                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.024 | 0.025 |   0.337 |    0.053 | 
     | sb_wide/out_0_2_id1_reg_14_                        |              | DFQD0BWP40   | 0.024 | 0.000 |   0.337 |    0.053 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.160 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.161 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.221 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.015 |  -0.049 |    0.236 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.055 | 0.076 |   0.028 |    0.313 | 
     | sb_wide/out_0_2_id1_reg_14_            |             | DFQD0BWP40   | 0.055 | 0.001 |   0.028 |    0.313 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_8_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_8_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.345
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.419 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.418 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.382 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.376 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.322 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |              | DFCNQD1BWP40  | 0.054 | 0.001 |  -0.035 |   -0.321 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.034 | 0.110 |   0.075 |   -0.211 | 
     | test_pe/test_opt_reg_file/U29                      |              | AO22D2BWP40   | 0.034 | 0.000 |   0.075 |   -0.211 | 
     | test_pe/test_opt_reg_file/U29                      | B2 v -> Z v  | AO22D2BWP40   | 0.060 | 0.080 |   0.155 |   -0.131 | 
     | test_pe/U30                                        |              | MAOI22D1BWP40 | 0.060 | 0.001 |   0.157 |   -0.130 | 
     | test_pe/U30                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.043 | 0.059 |   0.216 |   -0.070 | 
     | test_pe/FE_OFC71_FE_OFN35_pe_out_res_8             |              | BUFFD3BWP40   | 0.043 | 0.000 |   0.216 |   -0.070 | 
     | test_pe/FE_OFC71_FE_OFN35_pe_out_res_8             | I v -> Z v   | BUFFD3BWP40   | 0.070 | 0.069 |   0.284 |   -0.002 | 
     | sb_wide/U683                                       |              | AOI22D1BWP40  | 0.071 | 0.003 |   0.287 |    0.001 | 
     | sb_wide/U683                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.023 | 0.030 |   0.317 |    0.031 | 
     | sb_wide/U951                                       |              | CKND2D1BWP40  | 0.023 | 0.000 |   0.317 |    0.031 | 
     | sb_wide/U951                                       | A1 ^ -> ZN v | CKND2D1BWP40  | 0.036 | 0.028 |   0.345 |    0.059 | 
     | sb_wide/out_1_2_id1_reg_8_                         |              | DFQD0BWP40    | 0.036 | 0.000 |   0.345 |    0.059 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.161 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.223 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.008 |  -0.055 |    0.231 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.031 |    0.317 | 
     | sb_wide/out_1_2_id1_reg_8_             |             | DFQD0BWP40   | 0.078 | 0.000 |   0.031 |    0.317 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.052
  Arrival Time                  0.338
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.419 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.418 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.383 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.381 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.329 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.328 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.222 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.222 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.146 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.145 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.085 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.085 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.067 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.067 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.046 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.046 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.004 | 
     | sb_wide/U539                                       |              | AOI22D1BWP40 | 0.036 | 0.004 |   0.287 |   -0.000 | 
     | sb_wide/U539                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.023 | 0.023 |   0.310 |    0.023 | 
     | sb_wide/U1007                                      |              | ND2D1BWP40   | 0.023 | 0.000 |   0.310 |    0.023 | 
     | sb_wide/U1007                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.039 | 0.028 |   0.338 |    0.052 | 
     | sb_wide/out_2_0_id1_reg_14_                        |              | DFQD0BWP40   | 0.039 | 0.000 |   0.338 |    0.052 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.161 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.223 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.005 |  -0.058 |    0.228 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.026 |    0.312 | 
     | sb_wide/out_2_0_id1_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.026 |    0.313 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.346
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.419 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.418 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.383 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.376 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.322 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.322 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.211 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.211 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.148 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.146 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.092 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.092 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.015 | 
     | sb_wide/U565                                       |              | AOI22D0BWP40  | 0.086 | 0.005 |   0.276 |   -0.011 | 
     | sb_wide/U565                                       | A1 v -> ZN ^ | AOI22D0BWP40  | 0.038 | 0.042 |   0.317 |    0.031 | 
     | sb_wide/U567                                       |              | ND2D1BWP40    | 0.038 | 0.000 |   0.317 |    0.031 | 
     | sb_wide/U567                                       | A2 ^ -> ZN v | ND2D1BWP40    | 0.031 | 0.029 |   0.346 |    0.059 | 
     | sb_wide/out_3_1_id1_reg_5_                         |              | DFQD0BWP40    | 0.031 | 0.000 |   0.346 |    0.059 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.223 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.052 |    0.235 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.031 |    0.318 | 
     | sb_wide/out_3_1_id1_reg_5_             |             | DFQD0BWP40   | 0.072 | 0.000 |   0.032 |    0.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.055
  Arrival Time                  0.342
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.419 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.418 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.383 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.381 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.329 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.329 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.223 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.223 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.146 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.145 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.085 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.085 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.067 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.067 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.046 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.046 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.004 | 
     | sb_wide/U202                                       |              | AOI22D1BWP40 | 0.037 | 0.008 |   0.290 |    0.004 | 
     | sb_wide/U202                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.022 | 0.023 |   0.313 |    0.026 | 
     | sb_wide/U203                                       |              | ND2D1BWP40   | 0.022 | 0.000 |   0.313 |    0.026 | 
     | sb_wide/U203                                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.035 | 0.029 |   0.342 |    0.055 | 
     | sb_wide/out_0_4_id1_reg_14_                        |              | DFQD0BWP40   | 0.035 | 0.000 |   0.342 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.163 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.223 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.016 |  -0.048 |    0.239 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.062 | 0.080 |   0.032 |    0.319 | 
     | sb_wide/out_0_4_id1_reg_14_            |             | DFQD0BWP40   | 0.062 | 0.001 |   0.032 |    0.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.348
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.419 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.418 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.383 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.381 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.329 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.329 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.223 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.223 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.146 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.145 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.085 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.085 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.067 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.067 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.046 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.046 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.004 | 
     | sb_wide/U1390                                      |              | AOI22D1BWP40 | 0.037 | 0.008 |   0.290 |    0.004 | 
     | sb_wide/U1390                                      | A1 v -> ZN ^ | AOI22D1BWP40 | 0.033 | 0.029 |   0.319 |    0.032 | 
     | sb_wide/U1392                                      |              | ND2D1BWP40   | 0.033 | 0.000 |   0.319 |    0.032 | 
     | sb_wide/U1392                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.032 | 0.029 |   0.348 |    0.061 | 
     | sb_wide/out_1_4_id1_reg_14_                        |              | DFQD0BWP40   | 0.032 | 0.000 |   0.348 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.163 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.223 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.015 |  -0.048 |    0.239 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.068 | 0.083 |   0.035 |    0.322 | 
     | sb_wide/out_1_4_id1_reg_14_            |             | DFQD0BWP40   | 0.068 | 0.001 |   0.036 |    0.322 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_6_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_6_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.060
  Arrival Time                  0.348
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.420 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.419 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.384 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.377 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.323 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.323 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.025 | 0.107 |   0.071 |   -0.216 | 
     | test_pe/test_opt_reg_file/U25                      |              | AO22D2BWP40   | 0.025 | 0.000 |   0.071 |   -0.216 | 
     | test_pe/test_opt_reg_file/U25                      | B2 v -> Z v  | AO22D2BWP40   | 0.068 | 0.081 |   0.153 |   -0.135 | 
     | test_pe/U102                                       |              | MAOI22D1BWP40 | 0.069 | 0.001 |   0.154 |   -0.134 | 
     | test_pe/U102                                       | B2 v -> ZN v | MAOI22D1BWP40 | 0.039 | 0.062 |   0.216 |   -0.072 | 
     | test_pe/FE_OFC68_FE_OFN39_pe_out_res_6             |              | BUFFD2BWP40   | 0.039 | 0.000 |   0.216 |   -0.072 | 
     | test_pe/FE_OFC68_FE_OFN39_pe_out_res_6             | I v -> Z v   | BUFFD2BWP40   | 0.084 | 0.069 |   0.285 |   -0.003 | 
     | sb_wide/U1597                                      |              | AOI22D1BWP40  | 0.084 | 0.003 |   0.288 |    0.000 | 
     | sb_wide/U1597                                      | A1 v -> ZN ^ | AOI22D1BWP40  | 0.026 | 0.032 |   0.320 |    0.032 | 
     | sb_wide/U1599                                      |              | ND2D1BWP40    | 0.026 | 0.000 |   0.320 |    0.032 | 
     | sb_wide/U1599                                      | A1 ^ -> ZN v | ND2D1BWP40    | 0.032 | 0.028 |   0.348 |    0.060 | 
     | sb_wide/out_1_2_id1_reg_6_                         |              | DFQD0BWP40    | 0.032 | 0.000 |   0.348 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.163 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.164 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.224 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.008 |  -0.055 |    0.233 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.031 |    0.319 | 
     | sb_wide/out_1_2_id1_reg_6_             |             | DFQD0BWP40   | 0.078 | 0.000 |   0.031 |    0.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.421 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.420 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.384 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.379 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.026 | 0.096 |   0.061 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.026 | 0.000 |   0.061 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.080 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0                |              | NR2D1BWP40   | 0.019 | 0.000 |   0.080 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0                | A2 v -> ZN ^ | NR2D1BWP40   | 0.031 | 0.027 |   0.107 |   -0.181 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0                |              | IND2D3BWP40  | 0.031 | 0.000 |   0.107 |   -0.181 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0                | A1 ^ -> ZN ^ | IND2D3BWP40  | 0.036 | 0.042 |   0.149 |   -0.139 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.036 | 0.001 |   0.150 |   -0.138 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.119 | 0.093 |   0.243 |   -0.045 | 
     | test_pe/U208                                     |              | OAI22D0BWP40 | 0.119 | 0.001 |   0.244 |   -0.044 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.021 | 0.038 |   0.281 |   -0.007 | 
     | test_pe/test_opt_reg_file/U17                    |              | AO22D0BWP40  | 0.021 | 0.000 |   0.281 |   -0.007 | 
     | test_pe/test_opt_reg_file/U17                    | A2 v -> Z v  | AO22D0BWP40  | 0.022 | 0.042 |   0.323 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40 | 0.022 | 0.000 |   0.323 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.163 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.164 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.221 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.227 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.310 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.310 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_8_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.421 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.420 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.384 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.383 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.331 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_8_          |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.330 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_8_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.027 | 0.108 |   0.067 |   -0.222 | 
     | test_pe/test_opt_reg_a/U21                         |              | AO22D1BWP40  | 0.027 | 0.000 |   0.067 |   -0.222 | 
     | test_pe/test_opt_reg_a/U21                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.084 |   0.151 |   -0.138 | 
     | test_pe/test_pe_comp/U112                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.152 |   -0.136 | 
     | test_pe/test_pe_comp/U112                          | I v -> ZN ^  | CKND1BWP40   | 0.043 | 0.039 |   0.191 |   -0.097 | 
     | test_pe/test_pe_comp/U173                          |              | OAI22D1BWP40 | 0.043 | 0.000 |   0.191 |   -0.097 | 
     | test_pe/test_pe_comp/U173                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.031 | 0.029 |   0.220 |   -0.068 | 
     | test_pe/FE_OFC181_comp_res_8                       |              | INVD0BWP40   | 0.031 | 0.000 |   0.220 |   -0.068 | 
     | test_pe/FE_OFC181_comp_res_8                       | I v -> ZN ^  | INVD0BWP40   | 0.037 | 0.030 |   0.250 |   -0.038 | 
     | test_pe/U194                                       |              | OAI22D0BWP40 | 0.037 | 0.000 |   0.250 |   -0.038 | 
     | test_pe/U194                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.031 | 0.028 |   0.279 |   -0.010 | 
     | test_pe/test_opt_reg_file/U11                      |              | AO22D0BWP40  | 0.031 | 0.000 |   0.279 |   -0.010 | 
     | test_pe/test_opt_reg_file/U11                      | A2 v -> Z v  | AO22D0BWP40  | 0.021 | 0.044 |   0.323 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |              | DFCNQD1BWP40 | 0.021 | 0.000 |   0.323 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.163 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.164 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.221 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.227 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.310 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.310 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_12_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.352
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.421 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.385 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.379 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.325 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.324 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   | CP ^ -> Q v  | DFCNQD1BWP40  | 0.027 | 0.109 |   0.074 |   -0.215 | 
     | test_pe/test_opt_reg_file/U33                      |              | AO22D1BWP40   | 0.027 | 0.000 |   0.074 |   -0.215 | 
     | test_pe/test_opt_reg_file/U33                      | B2 v -> Z v  | AO22D1BWP40   | 0.095 | 0.094 |   0.168 |   -0.121 | 
     | test_pe/U22                                        |              | MAOI22D2BWP40 | 0.095 | 0.000 |   0.168 |   -0.121 | 
     | test_pe/U22                                        | B2 v -> ZN v | MAOI22D2BWP40 | 0.028 | 0.066 |   0.234 |   -0.056 | 
     | test_pe/FE_OFC65_FE_OFN27_pe_out_res_12            |              | BUFFD3BWP40   | 0.028 | 0.000 |   0.234 |   -0.056 | 
     | test_pe/FE_OFC65_FE_OFN27_pe_out_res_12            | I v -> Z v   | BUFFD3BWP40   | 0.058 | 0.060 |   0.294 |    0.004 | 
     | sb_wide/U587                                       |              | AOI22D1BWP40  | 0.058 | 0.005 |   0.299 |    0.010 | 
     | sb_wide/U587                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.024 | 0.029 |   0.328 |    0.038 | 
     | sb_wide/U989                                       |              | ND2D1BWP40    | 0.024 | 0.000 |   0.328 |    0.038 | 
     | sb_wide/U989                                       | A1 ^ -> ZN v | ND2D1BWP40    | 0.028 | 0.024 |   0.352 |    0.062 | 
     | sb_wide/out_1_4_id1_reg_12_                        |              | DFQD0BWP40    | 0.028 | 0.000 |   0.352 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.164 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.165 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.226 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.015 |  -0.048 |    0.241 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.068 | 0.083 |   0.035 |    0.324 | 
     | sb_wide/out_1_4_id1_reg_12_            |             | DFQD0BWP40   | 0.068 | 0.001 |   0.035 |    0.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.060
  Arrival Time                  0.350
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.386 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.380 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.326 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.325 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.215 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.215 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.152 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.150 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.096 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.096 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.019 | 
     | sb_wide/U566                                       |              | AOI22D1BWP40  | 0.087 | 0.009 |   0.280 |   -0.010 | 
     | sb_wide/U566                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.035 | 0.041 |   0.321 |    0.031 | 
     | sb_wide/U949                                       |              | ND2D1BWP40    | 0.035 | 0.000 |   0.321 |    0.031 | 
     | sb_wide/U949                                       | A1 ^ -> ZN v | ND2D1BWP40    | 0.037 | 0.029 |   0.350 |    0.060 | 
     | sb_wide/out_1_4_id1_reg_5_                         |              | DFQD0BWP40    | 0.037 | 0.000 |   0.350 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.165 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.227 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.015 |  -0.048 |    0.242 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.068 | 0.083 |   0.035 |    0.325 | 
     | sb_wide/out_1_4_id1_reg_5_             |             | DFQD0BWP40   | 0.068 | 0.001 |   0.035 |    0.326 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.055
  Arrival Time                  0.346
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.385 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.333 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.332 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.226 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.226 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.150 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.149 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.115 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.115 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.089 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.089 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.071 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.071 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.050 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.050 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.008 | 
     | sb_wide/U383                                       |              | AOI22D1BWP40 | 0.036 | 0.003 |   0.286 |   -0.005 | 
     | sb_wide/U383                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.032 | 0.025 |   0.311 |    0.020 | 
     | sb_wide/U384                                       |              | ND2D1BWP40   | 0.032 | 0.000 |   0.311 |    0.020 | 
     | sb_wide/U384                                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.047 | 0.035 |   0.346 |    0.055 | 
     | sb_wide/out_3_1_id1_reg_14_                        |              | DFQD0BWP40   | 0.047 | 0.000 |   0.346 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.165 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.227 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.052 |    0.239 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.031 |    0.322 | 
     | sb_wide/out_3_1_id1_reg_14_            |             | DFQD0BWP40   | 0.072 | 0.001 |   0.032 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.054
  Arrival Time                  0.345
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40 | 0.038 | 0.007 |  -0.089 |   -0.380 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.054 | 0.054 |  -0.035 |   -0.326 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40 | 0.054 | 0.001 |  -0.035 |   -0.326 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40 | 0.029 | 0.110 |   0.075 |   -0.216 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40  | 0.029 | 0.000 |   0.075 |   -0.216 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40  | 0.095 | 0.098 |   0.173 |   -0.117 | 
     | test_pe/FE_RC_12_0                                 |              | INVD1BWP40   | 0.095 | 0.001 |   0.174 |   -0.117 | 
     | test_pe/FE_RC_12_0                                 | I v -> ZN ^  | INVD1BWP40   | 0.031 | 0.025 |   0.199 |   -0.092 | 
     | test_pe/FE_RC_10_0                                 |              | AOI22D1BWP40 | 0.031 | 0.000 |   0.199 |   -0.092 | 
     | test_pe/FE_RC_10_0                                 | B2 ^ -> ZN v | AOI22D1BWP40 | 0.023 | 0.028 |   0.226 |   -0.065 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             |              | CKBD4BWP40   | 0.023 | 0.000 |   0.226 |   -0.065 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             | I v -> Z v   | CKBD4BWP40   | 0.077 | 0.052 |   0.279 |   -0.012 | 
     | sb_wide/U1594                                      |              | AOI22D1BWP40 | 0.080 | 0.008 |   0.287 |   -0.004 | 
     | sb_wide/U1594                                      | A1 v -> ZN ^ | AOI22D1BWP40 | 0.028 | 0.033 |   0.320 |    0.029 | 
     | sb_wide/U1596                                      |              | ND2D1BWP40   | 0.028 | 0.000 |   0.320 |    0.029 | 
     | sb_wide/U1596                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.030 | 0.025 |   0.345 |    0.054 | 
     | sb_wide/out_2_0_id1_reg_13_                        |              | DFQD0BWP40   | 0.030 | 0.000 |   0.345 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.227 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.005 |  -0.058 |    0.233 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.026 |    0.316 | 
     | sb_wide/out_2_0_id1_reg_13_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.026 |    0.317 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.054
  Arrival Time                  0.345
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.380 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.326 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.326 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.216 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.216 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.153 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.150 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.096 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.096 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.020 | 
     | sb_wide/U115                                       |              | AOI22D1BWP40  | 0.087 | 0.009 |   0.280 |   -0.011 | 
     | sb_wide/U115                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.024 | 0.033 |   0.313 |    0.022 | 
     | sb_wide/U116                                       |              | ND2D1BWP40    | 0.024 | 0.000 |   0.313 |    0.022 | 
     | sb_wide/U116                                       | A2 ^ -> ZN v | ND2D1BWP40    | 0.040 | 0.032 |   0.345 |    0.054 | 
     | sb_wide/out_0_4_id1_reg_5_                         |              | DFQD0BWP40    | 0.040 | 0.000 |   0.345 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.227 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.016 |  -0.048 |    0.243 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.062 | 0.080 |   0.032 |    0.323 | 
     | sb_wide/out_0_4_id1_reg_5_             |             | DFQD0BWP40   | 0.062 | 0.001 |   0.032 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.327
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.382 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.327 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.326 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.026 | 0.096 |   0.061 |   -0.230 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.026 | 0.000 |   0.061 |   -0.230 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.080 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0               |              | NR2D1BWP40   | 0.019 | 0.000 |   0.080 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0               | A2 v -> ZN ^ | NR2D1BWP40   | 0.031 | 0.027 |   0.107 |   -0.184 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0               |              | IND2D3BWP40  | 0.031 | 0.000 |   0.107 |   -0.184 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0               | A1 ^ -> ZN ^ | IND2D3BWP40  | 0.036 | 0.042 |   0.149 |   -0.142 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.036 | 0.001 |   0.150 |   -0.141 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.119 | 0.093 |   0.243 |   -0.048 | 
     | test_pe/U190                                    |              | OAI22D0BWP40 | 0.119 | 0.001 |   0.244 |   -0.047 | 
     | test_pe/U190                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.027 | 0.042 |   0.286 |   -0.005 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40  | 0.027 | 0.000 |   0.286 |   -0.005 | 
     | test_pe/test_opt_reg_file/U9                    | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.041 |   0.327 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.327 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.166 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.167 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.224 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.230 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.312 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.313 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_5_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.055
  Arrival Time                  0.346
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.380 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.327 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.326 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.216 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.216 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.153 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.151 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.097 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.096 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.020 | 
     | sb_wide/U782                                       |              | AOI22D1BWP40  | 0.086 | 0.005 |   0.276 |   -0.015 | 
     | sb_wide/U782                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.023 | 0.032 |   0.308 |    0.017 | 
     | sb_wide/U907                                       |              | ND2D1BWP40    | 0.023 | 0.000 |   0.308 |    0.017 | 
     | sb_wide/U907                                       | A1 ^ -> ZN v | ND2D1BWP40    | 0.064 | 0.038 |   0.346 |    0.055 | 
     | sb_wide/out_1_0_id1_reg_5_                         |              | DFQD0BWP40    | 0.064 | 0.000 |   0.346 |    0.055 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.227 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.010 |  -0.054 |    0.237 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.325 | 
     | sb_wide/out_1_0_id1_reg_5_             |             | DFQD0BWP40   | 0.080 | 0.000 |   0.034 |    0.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.056
  Arrival Time                  0.347
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.386 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.333 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.333 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.150 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.150 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.116 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.116 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.089 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.089 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.071 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.071 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.050 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.050 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.009 | 
     | sb_wide/U323                                       |              | AOI22D2BWP40 | 0.037 | 0.008 |   0.290 |   -0.001 | 
     | sb_wide/U323                                       | A1 v -> ZN ^ | AOI22D2BWP40 | 0.024 | 0.024 |   0.315 |    0.024 | 
     | sb_wide/U1037                                      |              | CKND2D2BWP40 | 0.024 | 0.000 |   0.315 |    0.024 | 
     | sb_wide/U1037                                      | A1 ^ -> ZN v | CKND2D2BWP40 | 0.051 | 0.030 |   0.345 |    0.054 | 
     | sb_wide/out_2_4_id1_reg_14_                        |              | DFQD0BWP40   | 0.051 | 0.001 |   0.347 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.227 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.051 |    0.240 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.033 |    0.324 | 
     | sb_wide/out_2_4_id1_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.033 |    0.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_15_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.066
  Arrival Time                  0.358
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.387 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.381 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.327 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40  | 0.054 | 0.001 |  -0.035 |   -0.326 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q v  | DFCNQD1BWP40  | 0.024 | 0.106 |   0.072 |   -0.220 | 
     | test_pe/test_opt_reg_file/U36                      |              | AO22D1BWP40   | 0.024 | 0.000 |   0.072 |   -0.220 | 
     | test_pe/test_opt_reg_file/U36                      | B2 v -> Z v  | AO22D1BWP40   | 0.076 | 0.086 |   0.158 |   -0.134 | 
     | test_pe/FE_OFC172_op_b_15                          |              | BUFFD1BWP40   | 0.076 | 0.000 |   0.158 |   -0.133 | 
     | test_pe/FE_OFC172_op_b_15                          | I v -> Z v   | BUFFD1BWP40   | 0.040 | 0.057 |   0.215 |   -0.077 | 
     | test_pe/U9                                         |              | MAOI22D4BWP40 | 0.040 | 0.000 |   0.215 |   -0.077 | 
     | test_pe/U9                                         | B2 v -> ZN v | MAOI22D4BWP40 | 0.021 | 0.051 |   0.266 |   -0.026 | 
     | test_pe/FE_OFC175_FE_RN_1                          |              | CKBD8BWP40    | 0.021 | 0.000 |   0.266 |   -0.026 | 
     | test_pe/FE_OFC175_FE_RN_1                          | I v -> Z v   | CKBD8BWP40    | 0.034 | 0.038 |   0.304 |    0.013 | 
     | sb_wide/U1624                                      |              | AOI22D1BWP40  | 0.036 | 0.004 |   0.308 |    0.017 | 
     | sb_wide/U1624                                      | A1 v -> ZN ^ | AOI22D1BWP40  | 0.025 | 0.023 |   0.332 |    0.040 | 
     | sb_wide/U1626                                      |              | ND2D1BWP40    | 0.025 | 0.000 |   0.332 |    0.040 | 
     | sb_wide/U1626                                      | A1 ^ -> ZN v | ND2D1BWP40    | 0.031 | 0.026 |   0.358 |    0.066 | 
     | sb_wide/out_2_1_id1_reg_15_                        |              | DFQD0BWP40    | 0.031 | 0.000 |   0.358 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.166 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.228 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.058 |    0.233 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.032 |    0.324 | 
     | sb_wide/out_2_1_id1_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.033 |    0.324 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.056
  Arrival Time                  0.348
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.388 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40 | 0.038 | 0.007 |  -0.089 |   -0.381 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.054 | 0.054 |  -0.035 |   -0.327 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40 | 0.054 | 0.001 |  -0.035 |   -0.327 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40 | 0.029 | 0.110 |   0.075 |   -0.217 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40  | 0.029 | 0.000 |   0.075 |   -0.217 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40  | 0.095 | 0.098 |   0.173 |   -0.119 | 
     | test_pe/FE_RC_12_0                                 |              | INVD1BWP40   | 0.095 | 0.001 |   0.174 |   -0.118 | 
     | test_pe/FE_RC_12_0                                 | I v -> ZN ^  | INVD1BWP40   | 0.031 | 0.025 |   0.199 |   -0.093 | 
     | test_pe/FE_RC_10_0                                 |              | AOI22D1BWP40 | 0.031 | 0.000 |   0.199 |   -0.093 | 
     | test_pe/FE_RC_10_0                                 | B2 ^ -> ZN v | AOI22D1BWP40 | 0.023 | 0.028 |   0.226 |   -0.066 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             |              | CKBD4BWP40   | 0.023 | 0.000 |   0.226 |   -0.066 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             | I v -> Z v   | CKBD4BWP40   | 0.077 | 0.052 |   0.279 |   -0.013 | 
     | sb_wide/U322                                       |              | AOI22D1BWP40 | 0.080 | 0.008 |   0.287 |   -0.005 | 
     | sb_wide/U322                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.027 | 0.033 |   0.319 |    0.028 | 
     | sb_wide/U324                                       |              | ND2D1BWP40   | 0.027 | 0.000 |   0.319 |    0.028 | 
     | sb_wide/U324                                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.033 | 0.029 |   0.348 |    0.056 | 
     | sb_wide/out_3_0_id1_reg_13_                        |              | DFQD0BWP40   | 0.033 | 0.000 |   0.348 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.168 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.228 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.006 |  -0.058 |    0.234 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.027 |    0.319 | 
     | sb_wide/out_3_0_id1_reg_13_            |             | DFQD0BWP40   | 0.078 | 0.000 |   0.028 |    0.320 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.351
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.425 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.423 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.388 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40 | 0.038 | 0.007 |  -0.089 |   -0.381 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.054 | 0.054 |  -0.035 |   -0.328 | 
     | _0_/latch                                          |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40 | 0.054 | 0.001 |  -0.035 |   -0.327 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40 | 0.029 | 0.110 |   0.075 |   -0.217 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40  | 0.029 | 0.000 |   0.075 |   -0.217 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40  | 0.095 | 0.098 |   0.173 |   -0.119 | 
     | test_pe/FE_RC_12_0                                 |              | INVD1BWP40   | 0.095 | 0.001 |   0.174 |   -0.118 | 
     | test_pe/FE_RC_12_0                                 | I v -> ZN ^  | INVD1BWP40   | 0.031 | 0.025 |   0.199 |   -0.093 | 
     | test_pe/FE_RC_10_0                                 |              | AOI22D1BWP40 | 0.031 | 0.000 |   0.199 |   -0.093 | 
     | test_pe/FE_RC_10_0                                 | B2 ^ -> ZN v | AOI22D1BWP40 | 0.023 | 0.028 |   0.226 |   -0.066 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             |              | CKBD4BWP40   | 0.023 | 0.000 |   0.226 |   -0.066 | 
     | test_pe/FE_OFC1_FE_OFN25_pe_out_res_13             | I v -> Z v   | CKBD4BWP40   | 0.077 | 0.052 |   0.279 |   -0.013 | 
     | sb_wide/U698                                       |              | AOI22D1BWP40 | 0.080 | 0.009 |   0.288 |   -0.004 | 
     | sb_wide/U698                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.027 | 0.035 |   0.323 |    0.031 | 
     | sb_wide/U985                                       |              | ND2D1BWP40   | 0.027 | 0.000 |   0.323 |    0.031 | 
     | sb_wide/U985                                       | A1 ^ -> ZN v | ND2D1BWP40   | 0.034 | 0.029 |   0.351 |    0.059 | 
     | sb_wide/out_1_2_id1_reg_13_                        |              | DFQD0BWP40   | 0.034 | 0.000 |   0.351 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.168 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.228 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.008 |  -0.055 |    0.237 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.031 |    0.323 | 
     | sb_wide/out_1_2_id1_reg_13_            |             | DFQD0BWP40   | 0.078 | 0.000 |   0.031 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_5_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.057
  Arrival Time                  0.350
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.425 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.389 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.382 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.328 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.328 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.032 | 0.110 |   0.075 |   -0.217 | 
     | test_pe/test_opt_reg_file/U27                      |              | AO22D4BWP40   | 0.032 | 0.000 |   0.075 |   -0.217 | 
     | test_pe/test_opt_reg_file/U27                      | B2 v -> Z v  | AO22D4BWP40   | 0.040 | 0.063 |   0.138 |   -0.154 | 
     | test_pe/U34                                        |              | MAOI22D1BWP40 | 0.041 | 0.002 |   0.140 |   -0.152 | 
     | test_pe/U34                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.037 | 0.054 |   0.194 |   -0.098 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             |              | BUFFD3BWP40   | 0.037 | 0.000 |   0.195 |   -0.098 | 
     | test_pe/FE_OFC64_FE_OFN41_pe_out_res_5             | I v -> Z v   | BUFFD3BWP40   | 0.086 | 0.076 |   0.271 |   -0.021 | 
     | sb_wide/U356                                       |              | AOI22D0BWP40  | 0.086 | 0.005 |   0.276 |   -0.017 | 
     | sb_wide/U356                                       | A1 v -> ZN ^ | AOI22D0BWP40  | 0.041 | 0.044 |   0.320 |    0.028 | 
     | sb_wide/U357                                       |              | ND2D1BWP40    | 0.041 | 0.000 |   0.320 |    0.028 | 
     | sb_wide/U357                                       | A2 ^ -> ZN v | ND2D1BWP40    | 0.030 | 0.030 |   0.350 |    0.057 | 
     | sb_wide/out_3_0_id1_reg_5_                         |              | DFQD0BWP40    | 0.030 | 0.000 |   0.350 |    0.057 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.167 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.168 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.229 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.006 |  -0.058 |    0.234 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.027 |    0.320 | 
     | sb_wide/out_3_0_id1_reg_5_             |             | DFQD0BWP40   | 0.078 | 0.000 |   0.028 |    0.320 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_7_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_7_/D                      (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.056
  Arrival Time                  0.349
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.034 |       |  -0.132 |   -0.425 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40   | 0.034 | 0.001 |  -0.131 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40   | 0.034 | 0.035 |  -0.096 |   -0.389 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40  | 0.038 | 0.007 |  -0.089 |   -0.382 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.054 | 0.054 |  -0.035 |   -0.328 | 
     | _0_/latch                                          |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |              | DFCNQD1BWP40  | 0.054 | 0.000 |  -0.035 |   -0.328 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    | CP ^ -> Q v  | DFCNQD1BWP40  | 0.033 | 0.112 |   0.077 |   -0.216 | 
     | test_pe/test_opt_reg_file/U28                      |              | AO22D2BWP40   | 0.033 | 0.000 |   0.077 |   -0.216 | 
     | test_pe/test_opt_reg_file/U28                      | B2 v -> Z v  | AO22D2BWP40   | 0.058 | 0.076 |   0.153 |   -0.140 | 
     | test_pe/U32                                        |              | MAOI22D1BWP40 | 0.059 | 0.002 |   0.155 |   -0.138 | 
     | test_pe/U32                                        | B2 v -> ZN v | MAOI22D1BWP40 | 0.046 | 0.064 |   0.219 |   -0.074 | 
     | test_pe/FE_OFC59_FE_OFN37_pe_out_res_7             |              | BUFFD2BWP40   | 0.046 | 0.000 |   0.219 |   -0.074 | 
     | test_pe/FE_OFC59_FE_OFN37_pe_out_res_7             | I v -> Z v   | BUFFD2BWP40   | 0.068 | 0.064 |   0.283 |   -0.010 | 
     | sb_wide/U266                                       |              | AOI22D1BWP40  | 0.068 | 0.006 |   0.289 |   -0.004 | 
     | sb_wide/U266                                       | A1 v -> ZN ^ | AOI22D1BWP40  | 0.029 | 0.032 |   0.321 |    0.028 | 
     | sb_wide/U267                                       |              | ND2D1BWP40    | 0.029 | 0.000 |   0.321 |    0.028 | 
     | sb_wide/U267                                       | A2 ^ -> ZN v | ND2D1BWP40    | 0.033 | 0.028 |   0.349 |    0.056 | 
     | sb_wide/out_0_4_id1_reg_7_                         |              | DFQD0BWP40    | 0.033 | 0.000 |   0.349 |    0.056 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.168 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.168 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.229 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.016 |  -0.048 |    0.245 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.062 | 0.080 |   0.032 |    0.324 | 
     | sb_wide/out_0_4_id1_reg_7_             |             | DFQD0BWP40   | 0.062 | 0.001 |   0.032 |    0.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.028
= Required Time                 0.036
  Arrival Time                  0.329
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.425 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.424 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.389 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.383 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.329 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.026 | 0.096 |   0.061 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.026 | 0.000 |   0.061 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.080 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0               |              | NR2D1BWP40   | 0.019 | 0.000 |   0.080 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_52_0               | A2 v -> ZN ^ | NR2D1BWP40   | 0.031 | 0.027 |   0.107 |   -0.186 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0               |              | IND2D3BWP40  | 0.031 | 0.000 |   0.107 |   -0.186 | 
     | test_pe/test_opt_reg_d/FE_RC_51_0               | A1 ^ -> ZN ^ | IND2D3BWP40  | 0.036 | 0.042 |   0.149 |   -0.144 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.036 | 0.001 |   0.150 |   -0.143 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.119 | 0.093 |   0.243 |   -0.050 | 
     | test_pe/U182                                    |              | OAI22D0BWP40 | 0.119 | 0.000 |   0.243 |   -0.050 | 
     | test_pe/U182                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.030 | 0.045 |   0.288 |   -0.005 | 
     | test_pe/test_opt_reg_file/U5                    |              | AO22D0BWP40  | 0.030 | 0.000 |   0.288 |   -0.005 | 
     | test_pe/test_opt_reg_file/U5                    | A2 v -> Z v  | AO22D0BWP40  | 0.017 | 0.041 |   0.329 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.329 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.049 |       |  -0.125 |    0.168 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |    0.169 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.225 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.052 | 0.006 |  -0.061 |    0.232 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.083 |   0.021 |    0.314 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.022 |    0.315 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.058
  Arrival Time                  0.351
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.426 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.425 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.389 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.388 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.336 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.335 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.229 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.229 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.153 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.152 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.118 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.118 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.092 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.092 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.073 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.073 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.052 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.052 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.011 | 
     | sb_wide/U1387                                      |              | AOI22D1BWP40 | 0.036 | 0.004 |   0.287 |   -0.007 | 
     | sb_wide/U1387                                      | A1 v -> ZN ^ | AOI22D1BWP40 | 0.030 | 0.025 |   0.311 |    0.018 | 
     | sb_wide/U1389                                      |              | ND2D1BWP40   | 0.030 | 0.000 |   0.311 |    0.018 | 
     | sb_wide/U1389                                      | A1 ^ -> ZN v | ND2D1BWP40   | 0.051 | 0.040 |   0.351 |    0.057 | 
     | sb_wide/out_1_0_id1_reg_14_                        |              | DFQD0BWP40   | 0.051 | 0.000 |   0.351 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.168 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.169 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.230 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.010 |  -0.054 |    0.239 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.327 | 
     | sb_wide/out_1_0_id1_reg_14_            |             | DFQD0BWP40   | 0.080 | 0.000 |   0.034 |    0.327 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_0_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_14_/D                (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.053
  Arrival Time                  0.347
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.426 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.425 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.390 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.036 | 0.002 |  -0.094 |   -0.388 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.042 |   -0.336 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40 | 0.051 | 0.001 |  -0.042 |   -0.336 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.023 | 0.106 |   0.064 |   -0.230 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40  | 0.023 | 0.000 |   0.064 |   -0.230 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40  | 0.068 | 0.077 |   0.141 |   -0.153 | 
     | test_pe/test_pe_comp/U170                          |              | CKND1BWP40   | 0.068 | 0.001 |   0.142 |   -0.152 | 
     | test_pe/test_pe_comp/U170                          | I v -> ZN ^  | CKND1BWP40   | 0.038 | 0.034 |   0.176 |   -0.118 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    |              | OAI22D1BWP40 | 0.038 | 0.000 |   0.176 |   -0.118 | 
     | test_pe/test_pe_comp/FE_RC_47_0                    | B2 ^ -> ZN v | OAI22D1BWP40 | 0.020 | 0.026 |   0.202 |   -0.092 | 
     | test_pe/FE_RC_15_0                                 |              | CKND2BWP40   | 0.020 | 0.000 |   0.202 |   -0.092 | 
     | test_pe/FE_RC_15_0                                 | I v -> ZN ^  | CKND2BWP40   | 0.021 | 0.018 |   0.220 |   -0.074 | 
     | test_pe/FE_RC_48_0                                 |              | AOI21D3BWP40 | 0.021 | 0.000 |   0.220 |   -0.074 | 
     | test_pe/FE_RC_48_0                                 | A1 ^ -> ZN v | AOI21D3BWP40 | 0.026 | 0.021 |   0.241 |   -0.053 | 
     | test_pe/FE_OFC73_pe_out_res_14                     |              | CKBD8BWP40   | 0.026 | 0.000 |   0.241 |   -0.053 | 
     | test_pe/FE_OFC73_pe_out_res_14                     | I v -> Z v   | CKBD8BWP40   | 0.034 | 0.042 |   0.283 |   -0.011 | 
     | sb_wide/U226                                       |              | AOI22D1BWP40 | 0.036 | 0.004 |   0.287 |   -0.007 | 
     | sb_wide/U226                                       | A1 v -> ZN ^ | AOI22D1BWP40 | 0.025 | 0.024 |   0.311 |    0.017 | 
     | sb_wide/U227                                       |              | ND2D1BWP40   | 0.025 | 0.000 |   0.311 |    0.017 | 
     | sb_wide/U227                                       | A2 ^ -> ZN v | ND2D1BWP40   | 0.050 | 0.036 |   0.347 |    0.053 | 
     | sb_wide/out_0_0_id1_reg_14_                        |              | DFQD0BWP40   | 0.050 | 0.000 |   0.347 |    0.053 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.049 |       |  -0.125 |    0.169 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40  | 0.049 | 0.001 |  -0.124 |    0.170 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40  | 0.063 | 0.060 |  -0.064 |    0.230 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.013 |  -0.051 |    0.243 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.082 |   0.031 |    0.325 | 
     | sb_wide/out_0_0_id1_reg_14_            |             | DFQD0BWP40   | 0.070 | 0.001 |   0.032 |    0.326 | 
     +----------------------------------------------------------------------------------------------------------+ 

