// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inference_fc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        X_0_read,
        X_1_read,
        X_2_read,
        X_3_read,
        X_4_read,
        X_5_read,
        X_6_read,
        X_7_read,
        X_8_read,
        X_9_read,
        X_10_read,
        X_11_read,
        X_12_read,
        X_13_read,
        X_14_read,
        X_15_read,
        X_16_read,
        X_17_read,
        X_18_read,
        X_19_read,
        X_20_read,
        X_21_read,
        X_22_read,
        X_23_read,
        X_24_read,
        X_25_read,
        X_26_read,
        X_27_read,
        X_28_read,
        X_29_read,
        X_30_read,
        X_31_read,
        X_32_read,
        X_33_read,
        X_34_read,
        X_35_read,
        X_36_read,
        X_37_read,
        X_38_read,
        X_39_read,
        X_40_read,
        X_41_read,
        X_42_read,
        X_43_read,
        X_44_read,
        X_45_read,
        X_46_read,
        X_47_read,
        X_48_read,
        X_49_read,
        X_50_read,
        X_51_read,
        X_52_read,
        X_53_read,
        X_54_read,
        X_55_read,
        X_56_read,
        X_57_read,
        X_58_read,
        X_59_read,
        X_60_read,
        X_61_read,
        X_62_read,
        X_63_read,
        X_64_read,
        X_65_read,
        X_66_read,
        X_67_read,
        X_68_read,
        X_69_read,
        X_70_read,
        X_71_read,
        X_72_read,
        X_73_read,
        X_74_read,
        X_75_read,
        X_76_read,
        X_77_read,
        X_78_read,
        X_79_read,
        X_80_read,
        X_81_read,
        X_82_read,
        X_83_read,
        X_84_read,
        X_85_read,
        X_86_read,
        X_87_read,
        X_88_read,
        X_89_read,
        X_90_read,
        X_91_read,
        X_92_read,
        X_93_read,
        X_94_read,
        X_95_read,
        X_96_read,
        X_97_read,
        X_98_read,
        X_99_read,
        X_100_read,
        X_101_read,
        X_102_read,
        X_103_read,
        X_104_read,
        X_105_read,
        X_106_read,
        X_107_read,
        X_108_read,
        X_109_read,
        X_110_read,
        X_111_read,
        X_112_read,
        X_113_read,
        X_114_read,
        X_115_read,
        X_116_read,
        X_117_read,
        X_118_read,
        X_119_read,
        Y_0_0_address0,
        Y_0_0_ce0,
        Y_0_0_we0,
        Y_0_0_d0,
        Y_1_0_address0,
        Y_1_0_ce0,
        Y_1_0_we0,
        Y_1_0_d0,
        Y_2_0_address0,
        Y_2_0_ce0,
        Y_2_0_we0,
        Y_2_0_d0,
        Y_3_0_address0,
        Y_3_0_ce0,
        Y_3_0_we0,
        Y_3_0_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_st2_fsm_1 = 6'b10;
parameter    ap_ST_st3_fsm_2 = 6'b100;
parameter    ap_ST_st4_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 6'b10000;
parameter    ap_ST_st26_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv7_54 = 7'b1010100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] X_0_read;
input  [31:0] X_1_read;
input  [31:0] X_2_read;
input  [31:0] X_3_read;
input  [31:0] X_4_read;
input  [31:0] X_5_read;
input  [31:0] X_6_read;
input  [31:0] X_7_read;
input  [31:0] X_8_read;
input  [31:0] X_9_read;
input  [31:0] X_10_read;
input  [31:0] X_11_read;
input  [31:0] X_12_read;
input  [31:0] X_13_read;
input  [31:0] X_14_read;
input  [31:0] X_15_read;
input  [31:0] X_16_read;
input  [31:0] X_17_read;
input  [31:0] X_18_read;
input  [31:0] X_19_read;
input  [31:0] X_20_read;
input  [31:0] X_21_read;
input  [31:0] X_22_read;
input  [31:0] X_23_read;
input  [31:0] X_24_read;
input  [31:0] X_25_read;
input  [31:0] X_26_read;
input  [31:0] X_27_read;
input  [31:0] X_28_read;
input  [31:0] X_29_read;
input  [31:0] X_30_read;
input  [31:0] X_31_read;
input  [31:0] X_32_read;
input  [31:0] X_33_read;
input  [31:0] X_34_read;
input  [31:0] X_35_read;
input  [31:0] X_36_read;
input  [31:0] X_37_read;
input  [31:0] X_38_read;
input  [31:0] X_39_read;
input  [31:0] X_40_read;
input  [31:0] X_41_read;
input  [31:0] X_42_read;
input  [31:0] X_43_read;
input  [31:0] X_44_read;
input  [31:0] X_45_read;
input  [31:0] X_46_read;
input  [31:0] X_47_read;
input  [31:0] X_48_read;
input  [31:0] X_49_read;
input  [31:0] X_50_read;
input  [31:0] X_51_read;
input  [31:0] X_52_read;
input  [31:0] X_53_read;
input  [31:0] X_54_read;
input  [31:0] X_55_read;
input  [31:0] X_56_read;
input  [31:0] X_57_read;
input  [31:0] X_58_read;
input  [31:0] X_59_read;
input  [31:0] X_60_read;
input  [31:0] X_61_read;
input  [31:0] X_62_read;
input  [31:0] X_63_read;
input  [31:0] X_64_read;
input  [31:0] X_65_read;
input  [31:0] X_66_read;
input  [31:0] X_67_read;
input  [31:0] X_68_read;
input  [31:0] X_69_read;
input  [31:0] X_70_read;
input  [31:0] X_71_read;
input  [31:0] X_72_read;
input  [31:0] X_73_read;
input  [31:0] X_74_read;
input  [31:0] X_75_read;
input  [31:0] X_76_read;
input  [31:0] X_77_read;
input  [31:0] X_78_read;
input  [31:0] X_79_read;
input  [31:0] X_80_read;
input  [31:0] X_81_read;
input  [31:0] X_82_read;
input  [31:0] X_83_read;
input  [31:0] X_84_read;
input  [31:0] X_85_read;
input  [31:0] X_86_read;
input  [31:0] X_87_read;
input  [31:0] X_88_read;
input  [31:0] X_89_read;
input  [31:0] X_90_read;
input  [31:0] X_91_read;
input  [31:0] X_92_read;
input  [31:0] X_93_read;
input  [31:0] X_94_read;
input  [31:0] X_95_read;
input  [31:0] X_96_read;
input  [31:0] X_97_read;
input  [31:0] X_98_read;
input  [31:0] X_99_read;
input  [31:0] X_100_read;
input  [31:0] X_101_read;
input  [31:0] X_102_read;
input  [31:0] X_103_read;
input  [31:0] X_104_read;
input  [31:0] X_105_read;
input  [31:0] X_106_read;
input  [31:0] X_107_read;
input  [31:0] X_108_read;
input  [31:0] X_109_read;
input  [31:0] X_110_read;
input  [31:0] X_111_read;
input  [31:0] X_112_read;
input  [31:0] X_113_read;
input  [31:0] X_114_read;
input  [31:0] X_115_read;
input  [31:0] X_116_read;
input  [31:0] X_117_read;
input  [31:0] X_118_read;
input  [31:0] X_119_read;
output  [4:0] Y_0_0_address0;
output   Y_0_0_ce0;
output   Y_0_0_we0;
output  [31:0] Y_0_0_d0;
output  [4:0] Y_1_0_address0;
output   Y_1_0_ce0;
output   Y_1_0_we0;
output  [31:0] Y_1_0_d0;
output  [4:0] Y_2_0_address0;
output   Y_2_0_ce0;
output   Y_2_0_we0;
output  [31:0] Y_2_0_d0;
output  [4:0] Y_3_0_address0;
output   Y_3_0_ce0;
output   Y_3_0_we0;
output  [31:0] Y_3_0_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Y_0_0_ce0;
reg Y_0_0_we0;
reg Y_1_0_ce0;
reg Y_1_0_we0;
reg Y_2_0_ce0;
reg Y_2_0_we0;
reg Y_3_0_ce0;
reg Y_3_0_we0;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [6:0] j_i_reg_1382;
reg    ap_sig_bdd_187;
wire   [0:0] exitcond_i_fu_1959_p2;
reg   [0:0] exitcond_i_reg_2645;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_435;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19;
wire   [63:0] newIndex1_i_fu_1975_p1;
reg   [63:0] newIndex1_i_reg_2649;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it1;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it2;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it3;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it4;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it5;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it6;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it7;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it8;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it9;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it10;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it11;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it12;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it13;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it14;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it15;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it16;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it17;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it18;
reg   [63:0] ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19;
wire   [6:0] j_2_3_i_fu_1983_p2;
wire   [31:0] S_0_0_q0;
reg   [31:0] S_0_0_load_reg_2682;
wire   [31:0] S_1_0_q0;
reg   [31:0] S_1_0_load_reg_2687;
wire   [31:0] S_2_0_q0;
reg   [31:0] S_2_0_load_reg_2692;
wire   [31:0] S_3_0_q0;
reg   [31:0] S_3_0_load_reg_2697;
wire   [31:0] grp_fu_1939_p2;
reg   [31:0] tmp_9_i_reg_2722;
wire   [31:0] grp_fu_1944_p2;
reg   [31:0] tmp_9_1_i_reg_2727;
wire   [31:0] grp_fu_1949_p2;
reg   [31:0] tmp_9_2_i_reg_2732;
wire   [31:0] grp_fu_1954_p2;
reg   [31:0] tmp_9_3_i_reg_2737;
wire   [31:0] grp_fu_1899_p2;
reg   [31:0] tmp_i_30_reg_2742;
wire   [31:0] grp_fu_1904_p2;
reg   [31:0] tmp_1_i_32_reg_2747;
wire   [31:0] grp_fu_1909_p2;
reg   [31:0] tmp_2_i_reg_2752;
wire   [31:0] grp_fu_1914_p2;
reg   [31:0] tmp_3_i_reg_2757;
wire   [31:0] grp_fu_1919_p2;
reg   [31:0] tmp_1_i_reg_2762;
wire   [31:0] grp_fu_1924_p2;
reg   [31:0] tmp_1_1_i_reg_2767;
wire   [31:0] grp_fu_1929_p2;
reg   [31:0] tmp_1_2_i_reg_2772;
wire   [31:0] grp_fu_1934_p2;
reg   [31:0] tmp_1_3_i_reg_2777;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_655;
wire    grp_inference_add_1_84_s_fu_1885_ap_done;
reg   [4:0] T_0_address0;
reg    T_0_ce0;
reg    T_0_we0;
wire   [31:0] T_0_d0;
wire   [31:0] T_0_q0;
reg   [4:0] T_1_address0;
reg    T_1_ce0;
reg    T_1_we0;
wire   [31:0] T_1_d0;
wire   [31:0] T_1_q0;
reg   [4:0] T_2_address0;
reg    T_2_ce0;
reg    T_2_we0;
wire   [31:0] T_2_d0;
wire   [31:0] T_2_q0;
reg   [4:0] T_3_address0;
reg    T_3_ce0;
reg    T_3_we0;
wire   [31:0] T_3_d0;
wire   [31:0] T_3_q0;
reg   [4:0] S_0_0_address0;
reg    S_0_0_ce0;
reg    S_0_0_we0;
wire   [31:0] S_0_0_d0;
reg   [4:0] S_1_0_address0;
reg    S_1_0_ce0;
reg    S_1_0_we0;
wire   [31:0] S_1_0_d0;
reg   [4:0] S_2_0_address0;
reg    S_2_0_ce0;
reg    S_2_0_we0;
wire   [31:0] S_2_0_d0;
reg   [4:0] S_3_0_address0;
reg    S_3_0_ce0;
reg    S_3_0_we0;
wire   [31:0] S_3_0_d0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_ap_start;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_ap_done;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_ap_idle;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_ap_ready;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_0_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_1_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_2_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_3_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_4_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_5_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_6_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_7_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_8_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_9_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_10_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_11_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_12_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_13_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_14_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_15_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_16_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_17_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_18_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_19_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_20_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_21_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_22_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_23_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_24_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_25_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_26_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_27_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_28_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_29_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_30_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_31_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_32_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_33_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_34_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_35_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_36_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_37_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_38_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_39_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_40_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_41_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_42_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_43_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_44_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_45_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_46_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_47_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_48_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_49_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_50_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_51_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_52_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_53_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_54_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_55_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_56_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_57_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_58_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_59_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_60_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_61_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_62_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_63_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_64_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_65_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_66_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_67_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_68_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_69_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_70_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_71_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_72_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_73_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_74_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_75_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_76_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_77_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_78_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_79_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_80_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_81_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_82_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_83_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_84_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_85_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_86_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_87_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_88_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_89_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_90_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_91_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_92_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_93_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_94_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_95_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_96_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_97_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_98_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_99_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_100_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_101_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_102_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_103_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_104_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_105_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_106_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_107_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_108_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_109_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_110_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_111_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_112_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_113_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_114_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_115_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_116_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_117_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_118_read;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_A_119_read;
wire   [4:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_0_address0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_0_ce0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_0_we0;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_0_d0;
wire   [4:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_1_address0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_1_ce0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_1_we0;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_1_d0;
wire   [4:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_2_address0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_2_ce0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_2_we0;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_2_d0;
wire   [4:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_3_address0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_3_ce0;
wire    grp_inference_mult_1_120_120_84_s_fu_1393_C_3_we0;
wire   [31:0] grp_inference_mult_1_120_120_84_s_fu_1393_C_3_d0;
wire    grp_inference_add_1_84_s_fu_1885_ap_start;
wire    grp_inference_add_1_84_s_fu_1885_ap_idle;
wire    grp_inference_add_1_84_s_fu_1885_ap_ready;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_A_0_address0;
wire    grp_inference_add_1_84_s_fu_1885_A_0_ce0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_A_0_q0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_A_1_address0;
wire    grp_inference_add_1_84_s_fu_1885_A_1_ce0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_A_1_q0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_A_2_address0;
wire    grp_inference_add_1_84_s_fu_1885_A_2_ce0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_A_2_q0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_A_3_address0;
wire    grp_inference_add_1_84_s_fu_1885_A_3_ce0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_A_3_q0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_C_0_0_address0;
wire    grp_inference_add_1_84_s_fu_1885_C_0_0_ce0;
wire    grp_inference_add_1_84_s_fu_1885_C_0_0_we0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_C_0_0_d0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_C_1_0_address0;
wire    grp_inference_add_1_84_s_fu_1885_C_1_0_ce0;
wire    grp_inference_add_1_84_s_fu_1885_C_1_0_we0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_C_1_0_d0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_C_2_0_address0;
wire    grp_inference_add_1_84_s_fu_1885_C_2_0_ce0;
wire    grp_inference_add_1_84_s_fu_1885_C_2_0_we0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_C_2_0_d0;
wire   [4:0] grp_inference_add_1_84_s_fu_1885_C_3_0_address0;
wire    grp_inference_add_1_84_s_fu_1885_C_3_0_ce0;
wire    grp_inference_add_1_84_s_fu_1885_C_3_0_we0;
wire   [31:0] grp_inference_add_1_84_s_fu_1885_C_3_0_d0;
reg    grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_917;
reg    grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_1886;
wire   [31:0] grp_fu_1939_p1;
wire   [31:0] grp_fu_1944_p1;
wire   [31:0] grp_fu_1949_p1;
wire   [31:0] grp_fu_1954_p1;
wire   [4:0] newIndex_i_fu_1965_p4;
wire   [31:0] tmp_8_to_int_i_fu_1989_p1;
wire   [31:0] tmp_8_neg_i_fu_1992_p2;
wire   [31:0] tmp_8_to_int_1_i_fu_2003_p1;
wire   [31:0] tmp_8_neg_1_i_fu_2006_p2;
wire   [31:0] tmp_8_to_int_2_i_fu_2017_p1;
wire   [31:0] tmp_8_neg_2_i_fu_2020_p2;
wire   [31:0] tmp_8_to_int_3_i_fu_2031_p1;
wire   [31:0] tmp_8_neg_3_i_fu_2034_p2;
wire    grp_fu_1899_ce;
wire    grp_fu_1904_ce;
wire    grp_fu_1909_ce;
wire    grp_fu_1914_ce;
wire    grp_fu_1919_ce;
wire    grp_fu_1924_ce;
wire    grp_fu_1929_ce;
wire    grp_fu_1934_ce;
wire    grp_fu_1939_ce;
wire    grp_fu_1944_ce;
wire    grp_fu_1949_ce;
wire    grp_fu_1954_ce;
reg    ap_sig_cseq_ST_st26_fsm_5;
reg    ap_sig_bdd_2013;
reg   [5:0] ap_NS_fsm;


inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
T_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_0_address0 ),
    .ce0( T_0_ce0 ),
    .we0( T_0_we0 ),
    .d0( T_0_d0 ),
    .q0( T_0_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
T_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_1_address0 ),
    .ce0( T_1_ce0 ),
    .we0( T_1_we0 ),
    .d0( T_1_d0 ),
    .q0( T_1_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
T_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_2_address0 ),
    .ce0( T_2_ce0 ),
    .we0( T_2_we0 ),
    .d0( T_2_d0 ),
    .q0( T_2_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
T_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_3_address0 ),
    .ce0( T_3_ce0 ),
    .we0( T_3_we0 ),
    .d0( T_3_d0 ),
    .q0( T_3_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
S_0_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( S_0_0_address0 ),
    .ce0( S_0_0_ce0 ),
    .we0( S_0_0_we0 ),
    .d0( S_0_0_d0 ),
    .q0( S_0_0_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
S_1_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( S_1_0_address0 ),
    .ce0( S_1_0_ce0 ),
    .we0( S_1_0_we0 ),
    .d0( S_1_0_d0 ),
    .q0( S_1_0_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
S_2_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( S_2_0_address0 ),
    .ce0( S_2_0_ce0 ),
    .we0( S_2_0_we0 ),
    .d0( S_2_0_d0 ),
    .q0( S_2_0_q0 )
);

inference_fc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
S_3_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( S_3_0_address0 ),
    .ce0( S_3_0_ce0 ),
    .we0( S_3_0_we0 ),
    .d0( S_3_0_d0 ),
    .q0( S_3_0_q0 )
);

inference_mult_1_120_120_84_s grp_inference_mult_1_120_120_84_s_fu_1393(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_inference_mult_1_120_120_84_s_fu_1393_ap_start ),
    .ap_done( grp_inference_mult_1_120_120_84_s_fu_1393_ap_done ),
    .ap_idle( grp_inference_mult_1_120_120_84_s_fu_1393_ap_idle ),
    .ap_ready( grp_inference_mult_1_120_120_84_s_fu_1393_ap_ready ),
    .A_0_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_0_read ),
    .A_1_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_1_read ),
    .A_2_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_2_read ),
    .A_3_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_3_read ),
    .A_4_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_4_read ),
    .A_5_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_5_read ),
    .A_6_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_6_read ),
    .A_7_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_7_read ),
    .A_8_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_8_read ),
    .A_9_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_9_read ),
    .A_10_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_10_read ),
    .A_11_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_11_read ),
    .A_12_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_12_read ),
    .A_13_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_13_read ),
    .A_14_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_14_read ),
    .A_15_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_15_read ),
    .A_16_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_16_read ),
    .A_17_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_17_read ),
    .A_18_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_18_read ),
    .A_19_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_19_read ),
    .A_20_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_20_read ),
    .A_21_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_21_read ),
    .A_22_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_22_read ),
    .A_23_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_23_read ),
    .A_24_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_24_read ),
    .A_25_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_25_read ),
    .A_26_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_26_read ),
    .A_27_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_27_read ),
    .A_28_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_28_read ),
    .A_29_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_29_read ),
    .A_30_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_30_read ),
    .A_31_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_31_read ),
    .A_32_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_32_read ),
    .A_33_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_33_read ),
    .A_34_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_34_read ),
    .A_35_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_35_read ),
    .A_36_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_36_read ),
    .A_37_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_37_read ),
    .A_38_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_38_read ),
    .A_39_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_39_read ),
    .A_40_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_40_read ),
    .A_41_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_41_read ),
    .A_42_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_42_read ),
    .A_43_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_43_read ),
    .A_44_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_44_read ),
    .A_45_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_45_read ),
    .A_46_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_46_read ),
    .A_47_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_47_read ),
    .A_48_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_48_read ),
    .A_49_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_49_read ),
    .A_50_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_50_read ),
    .A_51_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_51_read ),
    .A_52_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_52_read ),
    .A_53_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_53_read ),
    .A_54_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_54_read ),
    .A_55_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_55_read ),
    .A_56_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_56_read ),
    .A_57_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_57_read ),
    .A_58_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_58_read ),
    .A_59_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_59_read ),
    .A_60_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_60_read ),
    .A_61_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_61_read ),
    .A_62_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_62_read ),
    .A_63_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_63_read ),
    .A_64_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_64_read ),
    .A_65_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_65_read ),
    .A_66_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_66_read ),
    .A_67_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_67_read ),
    .A_68_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_68_read ),
    .A_69_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_69_read ),
    .A_70_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_70_read ),
    .A_71_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_71_read ),
    .A_72_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_72_read ),
    .A_73_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_73_read ),
    .A_74_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_74_read ),
    .A_75_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_75_read ),
    .A_76_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_76_read ),
    .A_77_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_77_read ),
    .A_78_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_78_read ),
    .A_79_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_79_read ),
    .A_80_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_80_read ),
    .A_81_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_81_read ),
    .A_82_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_82_read ),
    .A_83_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_83_read ),
    .A_84_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_84_read ),
    .A_85_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_85_read ),
    .A_86_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_86_read ),
    .A_87_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_87_read ),
    .A_88_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_88_read ),
    .A_89_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_89_read ),
    .A_90_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_90_read ),
    .A_91_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_91_read ),
    .A_92_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_92_read ),
    .A_93_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_93_read ),
    .A_94_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_94_read ),
    .A_95_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_95_read ),
    .A_96_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_96_read ),
    .A_97_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_97_read ),
    .A_98_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_98_read ),
    .A_99_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_99_read ),
    .A_100_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_100_read ),
    .A_101_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_101_read ),
    .A_102_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_102_read ),
    .A_103_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_103_read ),
    .A_104_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_104_read ),
    .A_105_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_105_read ),
    .A_106_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_106_read ),
    .A_107_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_107_read ),
    .A_108_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_108_read ),
    .A_109_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_109_read ),
    .A_110_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_110_read ),
    .A_111_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_111_read ),
    .A_112_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_112_read ),
    .A_113_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_113_read ),
    .A_114_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_114_read ),
    .A_115_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_115_read ),
    .A_116_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_116_read ),
    .A_117_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_117_read ),
    .A_118_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_118_read ),
    .A_119_read( grp_inference_mult_1_120_120_84_s_fu_1393_A_119_read ),
    .C_0_address0( grp_inference_mult_1_120_120_84_s_fu_1393_C_0_address0 ),
    .C_0_ce0( grp_inference_mult_1_120_120_84_s_fu_1393_C_0_ce0 ),
    .C_0_we0( grp_inference_mult_1_120_120_84_s_fu_1393_C_0_we0 ),
    .C_0_d0( grp_inference_mult_1_120_120_84_s_fu_1393_C_0_d0 ),
    .C_1_address0( grp_inference_mult_1_120_120_84_s_fu_1393_C_1_address0 ),
    .C_1_ce0( grp_inference_mult_1_120_120_84_s_fu_1393_C_1_ce0 ),
    .C_1_we0( grp_inference_mult_1_120_120_84_s_fu_1393_C_1_we0 ),
    .C_1_d0( grp_inference_mult_1_120_120_84_s_fu_1393_C_1_d0 ),
    .C_2_address0( grp_inference_mult_1_120_120_84_s_fu_1393_C_2_address0 ),
    .C_2_ce0( grp_inference_mult_1_120_120_84_s_fu_1393_C_2_ce0 ),
    .C_2_we0( grp_inference_mult_1_120_120_84_s_fu_1393_C_2_we0 ),
    .C_2_d0( grp_inference_mult_1_120_120_84_s_fu_1393_C_2_d0 ),
    .C_3_address0( grp_inference_mult_1_120_120_84_s_fu_1393_C_3_address0 ),
    .C_3_ce0( grp_inference_mult_1_120_120_84_s_fu_1393_C_3_ce0 ),
    .C_3_we0( grp_inference_mult_1_120_120_84_s_fu_1393_C_3_we0 ),
    .C_3_d0( grp_inference_mult_1_120_120_84_s_fu_1393_C_3_d0 )
);

inference_add_1_84_s grp_inference_add_1_84_s_fu_1885(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_inference_add_1_84_s_fu_1885_ap_start ),
    .ap_done( grp_inference_add_1_84_s_fu_1885_ap_done ),
    .ap_idle( grp_inference_add_1_84_s_fu_1885_ap_idle ),
    .ap_ready( grp_inference_add_1_84_s_fu_1885_ap_ready ),
    .A_0_address0( grp_inference_add_1_84_s_fu_1885_A_0_address0 ),
    .A_0_ce0( grp_inference_add_1_84_s_fu_1885_A_0_ce0 ),
    .A_0_q0( grp_inference_add_1_84_s_fu_1885_A_0_q0 ),
    .A_1_address0( grp_inference_add_1_84_s_fu_1885_A_1_address0 ),
    .A_1_ce0( grp_inference_add_1_84_s_fu_1885_A_1_ce0 ),
    .A_1_q0( grp_inference_add_1_84_s_fu_1885_A_1_q0 ),
    .A_2_address0( grp_inference_add_1_84_s_fu_1885_A_2_address0 ),
    .A_2_ce0( grp_inference_add_1_84_s_fu_1885_A_2_ce0 ),
    .A_2_q0( grp_inference_add_1_84_s_fu_1885_A_2_q0 ),
    .A_3_address0( grp_inference_add_1_84_s_fu_1885_A_3_address0 ),
    .A_3_ce0( grp_inference_add_1_84_s_fu_1885_A_3_ce0 ),
    .A_3_q0( grp_inference_add_1_84_s_fu_1885_A_3_q0 ),
    .C_0_0_address0( grp_inference_add_1_84_s_fu_1885_C_0_0_address0 ),
    .C_0_0_ce0( grp_inference_add_1_84_s_fu_1885_C_0_0_ce0 ),
    .C_0_0_we0( grp_inference_add_1_84_s_fu_1885_C_0_0_we0 ),
    .C_0_0_d0( grp_inference_add_1_84_s_fu_1885_C_0_0_d0 ),
    .C_1_0_address0( grp_inference_add_1_84_s_fu_1885_C_1_0_address0 ),
    .C_1_0_ce0( grp_inference_add_1_84_s_fu_1885_C_1_0_ce0 ),
    .C_1_0_we0( grp_inference_add_1_84_s_fu_1885_C_1_0_we0 ),
    .C_1_0_d0( grp_inference_add_1_84_s_fu_1885_C_1_0_d0 ),
    .C_2_0_address0( grp_inference_add_1_84_s_fu_1885_C_2_0_address0 ),
    .C_2_0_ce0( grp_inference_add_1_84_s_fu_1885_C_2_0_ce0 ),
    .C_2_0_we0( grp_inference_add_1_84_s_fu_1885_C_2_0_we0 ),
    .C_2_0_d0( grp_inference_add_1_84_s_fu_1885_C_2_0_d0 ),
    .C_3_0_address0( grp_inference_add_1_84_s_fu_1885_C_3_0_address0 ),
    .C_3_0_ce0( grp_inference_add_1_84_s_fu_1885_C_3_0_ce0 ),
    .C_3_0_we0( grp_inference_add_1_84_s_fu_1885_C_3_0_we0 ),
    .C_3_0_d0( grp_inference_add_1_84_s_fu_1885_C_3_0_d0 )
);

inference_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fadd_32ns_32ns_32_4_full_dsp_U1675(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_9_i_reg_2722 ),
    .din1( ap_const_lv32_3F800000 ),
    .ce( grp_fu_1899_ce ),
    .dout( grp_fu_1899_p2 )
);

inference_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fadd_32ns_32ns_32_4_full_dsp_U1676(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_9_1_i_reg_2727 ),
    .din1( ap_const_lv32_3F800000 ),
    .ce( grp_fu_1904_ce ),
    .dout( grp_fu_1904_p2 )
);

inference_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fadd_32ns_32ns_32_4_full_dsp_U1677(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_9_2_i_reg_2732 ),
    .din1( ap_const_lv32_3F800000 ),
    .ce( grp_fu_1909_ce ),
    .dout( grp_fu_1909_p2 )
);

inference_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fadd_32ns_32ns_32_4_full_dsp_U1678(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_9_3_i_reg_2737 ),
    .din1( ap_const_lv32_3F800000 ),
    .ce( grp_fu_1914_ce ),
    .dout( grp_fu_1914_p2 )
);

inference_fdiv_32ns_32ns_32_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fdiv_32ns_32ns_32_8_U1679(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_3F800000 ),
    .din1( tmp_i_30_reg_2742 ),
    .ce( grp_fu_1919_ce ),
    .dout( grp_fu_1919_p2 )
);

inference_fdiv_32ns_32ns_32_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fdiv_32ns_32ns_32_8_U1680(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_3F800000 ),
    .din1( tmp_1_i_32_reg_2747 ),
    .ce( grp_fu_1924_ce ),
    .dout( grp_fu_1924_p2 )
);

inference_fdiv_32ns_32ns_32_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fdiv_32ns_32ns_32_8_U1681(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_3F800000 ),
    .din1( tmp_2_i_reg_2752 ),
    .ce( grp_fu_1929_ce ),
    .dout( grp_fu_1929_p2 )
);

inference_fdiv_32ns_32ns_32_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fdiv_32ns_32ns_32_8_U1682(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_3F800000 ),
    .din1( tmp_3_i_reg_2757 ),
    .ce( grp_fu_1934_ce ),
    .dout( grp_fu_1934_p2 )
);

inference_fexp_32ns_32ns_32_6_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fexp_32ns_32ns_32_6_full_dsp_U1683(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_0 ),
    .din1( grp_fu_1939_p1 ),
    .ce( grp_fu_1939_ce ),
    .dout( grp_fu_1939_p2 )
);

inference_fexp_32ns_32ns_32_6_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fexp_32ns_32ns_32_6_full_dsp_U1684(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_0 ),
    .din1( grp_fu_1944_p1 ),
    .ce( grp_fu_1944_ce ),
    .dout( grp_fu_1944_p2 )
);

inference_fexp_32ns_32ns_32_6_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fexp_32ns_32ns_32_6_full_dsp_U1685(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_0 ),
    .din1( grp_fu_1949_p1 ),
    .ce( grp_fu_1949_ce ),
    .dout( grp_fu_1949_p2 )
);

inference_fexp_32ns_32ns_32_6_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fexp_32ns_32ns_32_6_full_dsp_U1686(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( ap_const_lv32_0 ),
    .din1( grp_fu_1954_p1 ),
    .ce( grp_fu_1954_ce ),
    .dout( grp_fu_1954_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_5)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(exitcond_i_fu_1959_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_logic_0 == grp_inference_add_1_84_s_fu_1885_ap_done))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (exitcond_i_fu_1959_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_logic_0 == grp_inference_add_1_84_s_fu_1885_ap_done)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(exitcond_i_fu_1959_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
            grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_inference_add_1_84_s_fu_1885_ap_ready)) begin
            grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_187)) begin
            grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_inference_mult_1_120_120_84_s_fu_1393_ap_ready)) begin
            grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_logic_0 == grp_inference_add_1_84_s_fu_1885_ap_done))) begin
        j_i_reg_1382 <= ap_const_lv7_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_i_fu_1959_p2 == ap_const_lv1_0))) begin
        j_i_reg_1382 <= j_2_3_i_fu_1983_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (exitcond_i_reg_2645 == ap_const_lv1_0))) begin
        S_0_0_load_reg_2682 <= S_0_0_q0;
        S_1_0_load_reg_2687 <= S_1_0_q0;
        S_2_0_load_reg_2692 <= S_2_0_q0;
        S_3_0_load_reg_2697 <= S_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4)) begin
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it1 <= exitcond_i_reg_2645;
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it1[4 : 0] <= newIndex1_i_reg_2649[4 : 0];
        exitcond_i_reg_2645 <= exitcond_i_fu_1959_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_true == ap_true)) begin
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it10 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it9;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it11 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it10;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it12 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it11;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it13 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it12;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it14 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it13;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it15 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it14;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it16 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it15;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it17 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it16;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it18 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it17;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it18;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it2 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it1;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it3 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it2;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it4 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it3;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it5 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it4;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it6 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it5;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it7 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it6;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it8 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it7;
        ap_reg_ppstg_exitcond_i_reg_2645_pp0_it9 <= ap_reg_ppstg_exitcond_i_reg_2645_pp0_it8;
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it10[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it9[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it11[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it10[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it12[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it11[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it13[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it12[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it14[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it13[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it15[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it14[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it16[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it15[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it17[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it16[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it18[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it17[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it18[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it2[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it1[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it3[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it2[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it4[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it3[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it5[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it4[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it6[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it5[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it7[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it6[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it8[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it7[4 : 0];
        ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it9[4 : 0] <= ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it8[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (exitcond_i_fu_1959_p2 == ap_const_lv1_0))) begin
        newIndex1_i_reg_2649[4 : 0] <= newIndex1_i_fu_1975_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_i_reg_2645_pp0_it18 == ap_const_lv1_0)) begin
        tmp_1_1_i_reg_2767 <= grp_fu_1924_p2;
        tmp_1_2_i_reg_2772 <= grp_fu_1929_p2;
        tmp_1_3_i_reg_2777 <= grp_fu_1934_p2;
        tmp_1_i_reg_2762 <= grp_fu_1919_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_i_reg_2645_pp0_it10 == ap_const_lv1_0)) begin
        tmp_1_i_32_reg_2747 <= grp_fu_1904_p2;
        tmp_2_i_reg_2752 <= grp_fu_1909_p2;
        tmp_3_i_reg_2757 <= grp_fu_1914_p2;
        tmp_i_30_reg_2742 <= grp_fu_1899_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond_i_reg_2645_pp0_it6 == ap_const_lv1_0)) begin
        tmp_9_1_i_reg_2727 <= grp_fu_1944_p2;
        tmp_9_2_i_reg_2732 <= grp_fu_1949_p2;
        tmp_9_3_i_reg_2737 <= grp_fu_1954_p2;
        tmp_9_i_reg_2722 <= grp_fu_1939_p2;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or newIndex1_i_fu_1975_p1 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_0_0_address0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_0_0_address0 = newIndex1_i_fu_1975_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_0_0_address0 = grp_inference_add_1_84_s_fu_1885_C_0_0_address0;
    end else begin
        S_0_0_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_0_0_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_0_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_0_0_ce0 = grp_inference_add_1_84_s_fu_1885_C_0_0_ce0;
    end else begin
        S_0_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_0_0_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_0_0_we0 = grp_inference_add_1_84_s_fu_1885_C_0_0_we0;
    end else begin
        S_0_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or newIndex1_i_fu_1975_p1 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_1_0_address0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_1_0_address0 = newIndex1_i_fu_1975_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_1_0_address0 = grp_inference_add_1_84_s_fu_1885_C_1_0_address0;
    end else begin
        S_1_0_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_1_0_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_1_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_1_0_ce0 = grp_inference_add_1_84_s_fu_1885_C_1_0_ce0;
    end else begin
        S_1_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_1_0_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_1_0_we0 = grp_inference_add_1_84_s_fu_1885_C_1_0_we0;
    end else begin
        S_1_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or newIndex1_i_fu_1975_p1 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_2_0_address0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_2_0_address0 = newIndex1_i_fu_1975_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_2_0_address0 = grp_inference_add_1_84_s_fu_1885_C_2_0_address0;
    end else begin
        S_2_0_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_2_0_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_2_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_2_0_ce0 = grp_inference_add_1_84_s_fu_1885_C_2_0_ce0;
    end else begin
        S_2_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_2_0_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_2_0_we0 = grp_inference_add_1_84_s_fu_1885_C_2_0_we0;
    end else begin
        S_2_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or newIndex1_i_fu_1975_p1 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_3_0_address0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_3_0_address0 = newIndex1_i_fu_1975_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_3_0_address0 = grp_inference_add_1_84_s_fu_1885_C_3_0_address0;
    end else begin
        S_3_0_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_3_0_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        S_3_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_3_0_ce0 = grp_inference_add_1_84_s_fu_1885_C_3_0_ce0;
    end else begin
        S_3_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_add_1_84_s_fu_1885_C_3_0_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        S_3_0_we0 = grp_inference_add_1_84_s_fu_1885_C_3_0_we0;
    end else begin
        S_3_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_0_address0 or grp_inference_add_1_84_s_fu_1885_A_0_address0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_0_address0 = grp_inference_add_1_84_s_fu_1885_A_0_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_0_address0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_0_address0;
    end else begin
        T_0_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_0_ce0 or grp_inference_add_1_84_s_fu_1885_A_0_ce0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_0_ce0 = grp_inference_add_1_84_s_fu_1885_A_0_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_0_ce0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_0_ce0;
    end else begin
        T_0_ce0 = ap_const_logic_0;
    end
end

always @ (grp_inference_mult_1_120_120_84_s_fu_1393_C_0_we0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_0_we0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_0_we0;
    end else begin
        T_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_1_address0 or grp_inference_add_1_84_s_fu_1885_A_1_address0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_1_address0 = grp_inference_add_1_84_s_fu_1885_A_1_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_1_address0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_1_address0;
    end else begin
        T_1_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_1_ce0 or grp_inference_add_1_84_s_fu_1885_A_1_ce0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_1_ce0 = grp_inference_add_1_84_s_fu_1885_A_1_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_1_ce0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_1_ce0;
    end else begin
        T_1_ce0 = ap_const_logic_0;
    end
end

always @ (grp_inference_mult_1_120_120_84_s_fu_1393_C_1_we0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_1_we0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_1_we0;
    end else begin
        T_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_2_address0 or grp_inference_add_1_84_s_fu_1885_A_2_address0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_2_address0 = grp_inference_add_1_84_s_fu_1885_A_2_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_2_address0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_2_address0;
    end else begin
        T_2_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_2_ce0 or grp_inference_add_1_84_s_fu_1885_A_2_ce0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_2_ce0 = grp_inference_add_1_84_s_fu_1885_A_2_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_2_ce0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_2_ce0;
    end else begin
        T_2_ce0 = ap_const_logic_0;
    end
end

always @ (grp_inference_mult_1_120_120_84_s_fu_1393_C_2_we0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_2_we0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_2_we0;
    end else begin
        T_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_3_address0 or grp_inference_add_1_84_s_fu_1885_A_3_address0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_3_address0 = grp_inference_add_1_84_s_fu_1885_A_3_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_3_address0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_3_address0;
    end else begin
        T_3_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or grp_inference_mult_1_120_120_84_s_fu_1393_C_3_ce0 or grp_inference_add_1_84_s_fu_1885_A_3_ce0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        T_3_ce0 = grp_inference_add_1_84_s_fu_1885_A_3_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_3_ce0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_3_ce0;
    end else begin
        T_3_ce0 = ap_const_logic_0;
    end
end

always @ (grp_inference_mult_1_120_120_84_s_fu_1393_C_3_we0 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_3_we0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_3_we0;
    end else begin
        T_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it20)) begin
        Y_0_0_ce0 = ap_const_logic_1;
    end else begin
        Y_0_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20 or ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & (ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19 == ap_const_lv1_0))) begin
        Y_0_0_we0 = ap_const_logic_1;
    end else begin
        Y_0_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it20)) begin
        Y_1_0_ce0 = ap_const_logic_1;
    end else begin
        Y_1_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20 or ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & (ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19 == ap_const_lv1_0))) begin
        Y_1_0_we0 = ap_const_logic_1;
    end else begin
        Y_1_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it20)) begin
        Y_2_0_ce0 = ap_const_logic_1;
    end else begin
        Y_2_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20 or ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & (ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19 == ap_const_lv1_0))) begin
        Y_2_0_we0 = ap_const_logic_1;
    end else begin
        Y_2_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it20)) begin
        Y_3_0_ce0 = ap_const_logic_1;
    end else begin
        Y_3_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it20 or ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & (ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19 == ap_const_lv1_0))) begin
        Y_3_0_we0 = ap_const_logic_1;
    end else begin
        Y_3_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st26_fsm_5) begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_5))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st26_fsm_5) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_5)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_435) begin
    if (ap_sig_bdd_435) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_25) begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2013) begin
    if (ap_sig_bdd_2013) begin
        ap_sig_cseq_ST_st26_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_917) begin
    if (ap_sig_bdd_917) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1886) begin
    if (ap_sig_bdd_1886) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_655) begin
    if (ap_sig_bdd_655) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_187 or exitcond_i_fu_1959_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or grp_inference_add_1_84_s_fu_1885_ap_done or grp_inference_mult_1_120_120_84_s_fu_1393_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_187) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_logic_0 == grp_inference_mult_1_120_120_84_s_fu_1393_ap_done)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(ap_const_logic_0 == grp_inference_add_1_84_s_fu_1885_ap_done)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it19)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_i_fu_1959_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_i_fu_1959_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st26_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_5;
            end
        end
        ap_ST_st26_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign S_0_0_d0 = grp_inference_add_1_84_s_fu_1885_C_0_0_d0;

assign S_1_0_d0 = grp_inference_add_1_84_s_fu_1885_C_1_0_d0;

assign S_2_0_d0 = grp_inference_add_1_84_s_fu_1885_C_2_0_d0;

assign S_3_0_d0 = grp_inference_add_1_84_s_fu_1885_C_3_0_d0;

assign T_0_d0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_0_d0;

assign T_1_d0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_1_d0;

assign T_2_d0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_2_d0;

assign T_3_d0 = grp_inference_mult_1_120_120_84_s_fu_1393_C_3_d0;

assign Y_0_0_address0 = ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19;

assign Y_0_0_d0 = tmp_1_i_reg_2762;

assign Y_1_0_address0 = ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19;

assign Y_1_0_d0 = tmp_1_1_i_reg_2767;

assign Y_2_0_address0 = ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19;

assign Y_2_0_d0 = tmp_1_2_i_reg_2772;

assign Y_3_0_address0 = ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19;

assign Y_3_0_d0 = tmp_1_3_i_reg_2777;


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_187 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1886 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2013 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_435 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_655 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_917 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign exitcond_i_fu_1959_p2 = (j_i_reg_1382 == ap_const_lv7_54? 1'b1: 1'b0);

assign grp_fu_1899_ce = ap_const_logic_1;

assign grp_fu_1904_ce = ap_const_logic_1;

assign grp_fu_1909_ce = ap_const_logic_1;

assign grp_fu_1914_ce = ap_const_logic_1;

assign grp_fu_1919_ce = ap_const_logic_1;

assign grp_fu_1924_ce = ap_const_logic_1;

assign grp_fu_1929_ce = ap_const_logic_1;

assign grp_fu_1934_ce = ap_const_logic_1;

assign grp_fu_1939_ce = ap_const_logic_1;

assign grp_fu_1939_p1 = tmp_8_neg_i_fu_1992_p2;

assign grp_fu_1944_ce = ap_const_logic_1;

assign grp_fu_1944_p1 = tmp_8_neg_1_i_fu_2006_p2;

assign grp_fu_1949_ce = ap_const_logic_1;

assign grp_fu_1949_p1 = tmp_8_neg_2_i_fu_2020_p2;

assign grp_fu_1954_ce = ap_const_logic_1;

assign grp_fu_1954_p1 = tmp_8_neg_3_i_fu_2034_p2;

assign grp_inference_add_1_84_s_fu_1885_A_0_q0 = T_0_q0;

assign grp_inference_add_1_84_s_fu_1885_A_1_q0 = T_1_q0;

assign grp_inference_add_1_84_s_fu_1885_A_2_q0 = T_2_q0;

assign grp_inference_add_1_84_s_fu_1885_A_3_q0 = T_3_q0;

assign grp_inference_add_1_84_s_fu_1885_ap_start = grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_0_read = X_0_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_100_read = X_100_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_101_read = X_101_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_102_read = X_102_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_103_read = X_103_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_104_read = X_104_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_105_read = X_105_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_106_read = X_106_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_107_read = X_107_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_108_read = X_108_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_109_read = X_109_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_10_read = X_10_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_110_read = X_110_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_111_read = X_111_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_112_read = X_112_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_113_read = X_113_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_114_read = X_114_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_115_read = X_115_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_116_read = X_116_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_117_read = X_117_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_118_read = X_118_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_119_read = X_119_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_11_read = X_11_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_12_read = X_12_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_13_read = X_13_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_14_read = X_14_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_15_read = X_15_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_16_read = X_16_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_17_read = X_17_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_18_read = X_18_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_19_read = X_19_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_1_read = X_1_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_20_read = X_20_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_21_read = X_21_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_22_read = X_22_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_23_read = X_23_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_24_read = X_24_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_25_read = X_25_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_26_read = X_26_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_27_read = X_27_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_28_read = X_28_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_29_read = X_29_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_2_read = X_2_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_30_read = X_30_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_31_read = X_31_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_32_read = X_32_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_33_read = X_33_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_34_read = X_34_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_35_read = X_35_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_36_read = X_36_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_37_read = X_37_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_38_read = X_38_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_39_read = X_39_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_3_read = X_3_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_40_read = X_40_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_41_read = X_41_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_42_read = X_42_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_43_read = X_43_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_44_read = X_44_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_45_read = X_45_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_46_read = X_46_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_47_read = X_47_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_48_read = X_48_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_49_read = X_49_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_4_read = X_4_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_50_read = X_50_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_51_read = X_51_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_52_read = X_52_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_53_read = X_53_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_54_read = X_54_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_55_read = X_55_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_56_read = X_56_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_57_read = X_57_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_58_read = X_58_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_59_read = X_59_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_5_read = X_5_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_60_read = X_60_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_61_read = X_61_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_62_read = X_62_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_63_read = X_63_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_64_read = X_64_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_65_read = X_65_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_66_read = X_66_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_67_read = X_67_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_68_read = X_68_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_69_read = X_69_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_6_read = X_6_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_70_read = X_70_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_71_read = X_71_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_72_read = X_72_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_73_read = X_73_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_74_read = X_74_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_75_read = X_75_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_76_read = X_76_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_77_read = X_77_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_78_read = X_78_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_79_read = X_79_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_7_read = X_7_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_80_read = X_80_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_81_read = X_81_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_82_read = X_82_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_83_read = X_83_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_84_read = X_84_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_85_read = X_85_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_86_read = X_86_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_87_read = X_87_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_88_read = X_88_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_89_read = X_89_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_8_read = X_8_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_90_read = X_90_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_91_read = X_91_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_92_read = X_92_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_93_read = X_93_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_94_read = X_94_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_95_read = X_95_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_96_read = X_96_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_97_read = X_97_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_98_read = X_98_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_99_read = X_99_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_A_9_read = X_9_read;

assign grp_inference_mult_1_120_120_84_s_fu_1393_ap_start = grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg;

assign j_2_3_i_fu_1983_p2 = (j_i_reg_1382 + ap_const_lv7_4);

assign newIndex1_i_fu_1975_p1 = newIndex_i_fu_1965_p4;

assign newIndex_i_fu_1965_p4 = {{j_i_reg_1382[ap_const_lv32_6 : ap_const_lv32_2]}};

assign tmp_8_neg_1_i_fu_2006_p2 = (tmp_8_to_int_1_i_fu_2003_p1 ^ ap_const_lv32_80000000);

assign tmp_8_neg_2_i_fu_2020_p2 = (tmp_8_to_int_2_i_fu_2017_p1 ^ ap_const_lv32_80000000);

assign tmp_8_neg_3_i_fu_2034_p2 = (tmp_8_to_int_3_i_fu_2031_p1 ^ ap_const_lv32_80000000);

assign tmp_8_neg_i_fu_1992_p2 = (tmp_8_to_int_i_fu_1989_p1 ^ ap_const_lv32_80000000);

assign tmp_8_to_int_1_i_fu_2003_p1 = S_1_0_load_reg_2687;

assign tmp_8_to_int_2_i_fu_2017_p1 = S_2_0_load_reg_2692;

assign tmp_8_to_int_3_i_fu_2031_p1 = S_3_0_load_reg_2697;

assign tmp_8_to_int_i_fu_1989_p1 = S_0_0_load_reg_2682;
always @ (posedge ap_clk) begin
    newIndex1_i_reg_2649[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it1[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it2[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it3[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it4[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it5[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it6[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it7[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it8[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it9[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it10[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it11[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it12[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it13[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it14[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it15[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it16[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it17[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it18[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end



endmodule //inference_fc

