// Seed: 909503886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  inout wire id_34;
  output logic [7:0] id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  module_0 modCall_1 (
      id_4,
      id_24,
      id_7,
      id_17,
      id_14,
      id_19,
      id_20,
      id_15
  );
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire _id_16;
  input wire id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_35 = 1;
  logic id_36;
  ;
  assign id_6 = id_35;
  final $clog2(65);
  ;
  assign id_13[id_16] = -1 ? id_7 : id_15;
  logic [id_16 : -1 'b0] id_37 = 1'h0;
endmodule
