{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "# Part 6: Convolutional Neural Networks in hls4ml\n",
    "\n",
    "In this notebook you will learn how to train a pruned and quantized convolutional neural network (CNN) and deploy it using hls4ml. For this exercise, we will use the Street View House Numbers (SVHN) Dataset (http://ufldl.stanford.edu/housenumbers/).\n",
    "\n",
    "The SVHN dataset consists of real-world images of house numbers extracted from Google Street View images. The format is similar to that of the MNIST dataset, but is a much more challenging real-world problem, as illustrated by the examples shown below.\n",
    "\n",
    "All the images are in RGB format and have been cropped to 32x32 pixels. \n",
    "Unlike MNIST, more than one digit can be present in the same image and in these cases, the center digit is used to assign a label to the image.\n",
    "Each image can belong to one of 10 classes, corresponding to digits 0 through 9.\n",
    "\n",
    "![alt text](images/test.png \"SVHN examples from the test dataset\")\n",
    "\n",
    "The SVHN dataset consists of 73,257 images for training (and 531,131 extra samples that are easier to classify and can be used as additional training data) and 26,032 images for testing."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Model Baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Package                           Version\n",
      "--------------------------------- -------------\n",
      "absl-py                           1.4.0\n",
      "accessible-pygments               0.0.4\n",
      "aiohttp                           3.7.4.post0\n",
      "alabaster                         0.7.13\n",
      "alembic                           1.11.1\n",
      "altair                            5.0.1\n",
      "anyio                             3.6.2\n",
      "argon2-cffi                       21.3.0\n",
      "argon2-cffi-bindings              21.2.0\n",
      "asttokens                         2.2.1\n",
      "astunparse                        1.6.3\n",
      "async-generator                   1.10\n",
      "async-lru                         2.0.2\n",
      "async-timeout                     3.0.1\n",
      "attrs                             21.4.0\n",
      "Babel                             2.12.1\n",
      "backcall                          0.2.0\n",
      "backports.functools-lru-cache     1.6.4\n",
      "beautifulsoup4                    4.12.2\n",
      "bleach                            6.0.0\n",
      "blinker                           1.6.2\n",
      "bokeh                             3.1.1\n",
      "boltons                           23.0.0\n",
      "Bottleneck                        1.3.7\n",
      "cached-property                   1.5.2\n",
      "cachetools                        5.3.0\n",
      "calmjs.parse                      1.3.0\n",
      "certifi                           2023.5.7\n",
      "certipy                           0.1.3\n",
      "cffi                              1.15.1\n",
      "chardet                           4.0.0\n",
      "charset-normalizer                3.1.0\n",
      "click                             8.1.3\n",
      "cloudpickle                       2.2.1\n",
      "colorama                          0.4.6\n",
      "comm                              0.1.3\n",
      "conda                             23.3.1\n",
      "conda-package-handling            2.0.2\n",
      "conda_package_streaming           0.8.0\n",
      "conifer                           0.2b0\n",
      "contourpy                         1.0.7\n",
      "cryptography                      40.0.2\n",
      "cycler                            0.11.0\n",
      "Cython                            0.29.35\n",
      "cytoolz                           0.12.0\n",
      "dask                              2023.5.1\n",
      "dataclasses                       0.8\n",
      "debugpy                           1.6.7\n",
      "decorator                         5.1.1\n",
      "defusedxml                        0.7.1\n",
      "dill                              0.3.6\n",
      "distributed                       2023.5.1\n",
      "dm-tree                           0.1.7\n",
      "docutils                          0.17.1\n",
      "entrypoints                       0.4\n",
      "et-xmlfile                        1.1.0\n",
      "etils                             1.3.0\n",
      "executing                         1.2.0\n",
      "fastjsonschema                    2.17.1\n",
      "flatbuffers                       23.5.26\n",
      "flit_core                         3.9.0\n",
      "fonttools                         4.39.4\n",
      "fsspec                            2023.5.0\n",
      "gast                              0.4.0\n",
      "gitdb                             4.0.10\n",
      "GitPython                         3.1.31\n",
      "gmpy2                             2.1.2\n",
      "google-auth                       2.17.3\n",
      "google-auth-oauthlib              0.4.6\n",
      "google-pasta                      0.2.0\n",
      "googleapis-common-protos          1.59.1\n",
      "greenlet                          2.0.2\n",
      "grpcio                            1.51.1\n",
      "h5py                              3.8.0\n",
      "hls4ml                            0.7.1\n",
      "idna                              3.4\n",
      "imagecodecs                       2023.1.23\n",
      "imageio                           2.28.1\n",
      "imagesize                         1.4.1\n",
      "importlib-metadata                6.6.0\n",
      "importlib-resources               5.12.0\n",
      "ipykernel                         6.23.1\n",
      "ipympl                            0.9.3\n",
      "ipython                           8.13.2\n",
      "ipython-genutils                  0.2.0\n",
      "ipywidgets                        8.0.6\n",
      "jedi                              0.18.2\n",
      "Jinja2                            3.1.2\n",
      "joblib                            1.2.0\n",
      "json5                             0.9.5\n",
      "jsonpatch                         1.32\n",
      "jsonpointer                       2.0\n",
      "jsonschema                        4.17.3\n",
      "jupyter-book                      0.15.1\n",
      "jupyter-cache                     0.6.1\n",
      "jupyter_client                    8.2.0\n",
      "jupyter-contrib-core              0.4.0\n",
      "jupyter-contrib-nbextensions      0.5.1\n",
      "jupyter_core                      5.3.0\n",
      "jupyter-events                    0.6.3\n",
      "jupyter-highlight-selected-word   0.2.0\n",
      "jupyter-latex-envs                1.4.6\n",
      "jupyter-lsp                       2.1.0\n",
      "jupyter-nbextensions-configurator 0.6.1\n",
      "jupyter_server                    2.6.0\n",
      "jupyter-server-mathjax            0.2.6\n",
      "jupyter_server_terminals          0.4.4\n",
      "jupyter-telemetry                 0.1.0\n",
      "jupyterhub                        4.0.0\n",
      "jupyterlab                        4.0.1\n",
      "jupyterlab-git                    0.41.0\n",
      "jupyterlab-pygments               0.2.2\n",
      "jupyterlab_server                 2.22.1\n",
      "jupyterlab-widgets                3.0.7\n",
      "keras                             2.11.0\n",
      "Keras-Preprocessing               1.1.2\n",
      "keras-tuner                       1.3.5\n",
      "kiwisolver                        1.4.4\n",
      "kt-legacy                         1.0.5\n",
      "latexcodec                        2.0.1\n",
      "lazy_loader                       0.2\n",
      "libmambapy                        1.4.2\n",
      "linkify-it-py                     2.0.0\n",
      "llvmlite                          0.40.0\n",
      "locket                            1.0.0\n",
      "lxml                              4.9.2\n",
      "lz4                               4.3.2\n",
      "Mako                              1.2.4\n",
      "mamba                             1.4.2\n",
      "Markdown                          3.4.3\n",
      "markdown-it-py                    2.2.0\n",
      "MarkupSafe                        2.1.2\n",
      "matplotlib                        3.7.1\n",
      "matplotlib-inline                 0.1.6\n",
      "mdit-py-plugins                   0.4.0\n",
      "mdurl                             0.1.0\n",
      "mistune                           2.0.5\n",
      "mpmath                            1.3.0\n",
      "msgpack                           1.0.5\n",
      "multidict                         6.0.4\n",
      "munkres                           1.1.4\n",
      "myst-nb                           0.17.2\n",
      "myst-parser                       0.18.1\n",
      "nbclassic                         1.0.0\n",
      "nbclient                          0.7.4\n",
      "nbconvert                         7.4.0\n",
      "nbdime                            3.2.1\n",
      "nbformat                          5.8.0\n",
      "nest-asyncio                      1.5.6\n",
      "networkx                          3.1\n",
      "notebook                          6.5.4\n",
      "notebook_shim                     0.2.3\n",
      "numba                             0.57.0\n",
      "numexpr                           2.8.4\n",
      "numpy                             1.24.3\n",
      "oauthlib                          3.2.2\n",
      "onnx                              1.14.0\n",
      "openpyxl                          3.1.2\n",
      "opt-einsum                        3.3.0\n",
      "overrides                         7.3.1\n",
      "packaging                         23.1\n",
      "pamela                            1.0.0\n",
      "pandas                            2.0.2\n",
      "pandocfilters                     1.5.0\n",
      "parse                             1.6.5\n",
      "parso                             0.8.3\n",
      "partd                             1.4.0\n",
      "patsy                             0.5.3\n",
      "pexpect                           4.8.0\n",
      "pickleshare                       0.7.5\n",
      "Pillow                            9.5.0\n",
      "pip                               23.1.2\n",
      "pkgutil_resolve_name              1.3.10\n",
      "platformdirs                      3.5.1\n",
      "pluggy                            1.0.0\n",
      "ply                               3.11\n",
      "pooch                             1.7.0\n",
      "prometheus-client                 0.17.0\n",
      "promise                           2.3\n",
      "prompt-toolkit                    3.0.38\n",
      "protobuf                          4.21.12\n",
      "psutil                            5.9.5\n",
      "ptyprocess                        0.7.0\n",
      "pure-eval                         0.2.2\n",
      "py-cpuinfo                        9.0.0\n",
      "pyarrow                           10.0.1\n",
      "pyasn1                            0.4.8\n",
      "pyasn1-modules                    0.2.7\n",
      "pybind11                          2.10.4\n",
      "pybtex                            0.24.0\n",
      "pybtex-docutils                   1.0.2\n",
      "pycosat                           0.6.4\n",
      "pycparser                         2.21\n",
      "pycurl                            7.45.1\n",
      "pydata-sphinx-theme               0.13.3\n",
      "pyDigitalWaveTools                1.1\n",
      "pydot                             1.4.2\n",
      "Pygments                          2.15.1\n",
      "PyJWT                             2.7.0\n",
      "pyOpenSSL                         23.1.1\n",
      "pyparser                          1.0\n",
      "pyparsing                         3.0.9\n",
      "pyrsistent                        0.19.3\n",
      "PySocks                           1.7.1\n",
      "python-dateutil                   2.8.2\n",
      "python-json-logger                2.0.7\n",
      "pytz                              2023.3\n",
      "pyu2f                             0.1.5\n",
      "PyWavelets                        1.4.1\n",
      "PyYAML                            6.0\n",
      "pyzmq                             25.0.2\n",
      "QKeras                            0.9.0\n",
      "requests                          2.31.0\n",
      "requests-oauthlib                 1.3.1\n",
      "rfc3339-validator                 0.1.4\n",
      "rfc3986-validator                 0.1.1\n",
      "rsa                               4.9\n",
      "ruamel.yaml                       0.17.29\n",
      "ruamel.yaml.clib                  0.2.7\n",
      "scikit-image                      0.20.0\n",
      "scikit-learn                      1.2.2\n",
      "scipy                             1.10.1\n",
      "seaborn                           0.12.2\n",
      "Send2Trash                        1.8.2\n",
      "setuptools                        67.7.2\n",
      "six                               1.16.0\n",
      "smmap                             3.0.5\n",
      "sniffio                           1.3.0\n",
      "snowballstemmer                   2.2.0\n",
      "sortedcontainers                  2.4.0\n",
      "soupsieve                         2.3.2.post1\n",
      "Sphinx                            4.5.0\n",
      "sphinx-book-theme                 1.0.1\n",
      "sphinx-comments                   0.0.3\n",
      "sphinx-copybutton                 0.5.2\n",
      "sphinx_design                     0.3.0\n",
      "sphinx_external_toc               0.3.1\n",
      "sphinx-jupyterbook-latex          0.5.2\n",
      "sphinx-multitoc-numbering         0.1.3\n",
      "sphinx-thebe                      0.2.1\n",
      "sphinx-togglebutton               0.3.2\n",
      "sphinxcontrib-applehelp           1.0.4\n",
      "sphinxcontrib-bibtex              2.5.0\n",
      "sphinxcontrib-devhelp             1.0.2\n",
      "sphinxcontrib-htmlhelp            2.0.1\n",
      "sphinxcontrib-jsmath              1.0.1\n",
      "sphinxcontrib-qthelp              1.0.3\n",
      "sphinxcontrib-serializinghtml     1.1.5\n",
      "SQLAlchemy                        2.0.15\n",
      "stack-data                        0.6.2\n",
      "statsmodels                       0.14.0\n",
      "sympy                             1.12\n",
      "tables                            3.8.0\n",
      "tabulate                          0.9.0\n",
      "tblib                             1.7.0\n",
      "tensorboard                       2.11.2\n",
      "tensorboard-data-server           0.6.1\n",
      "tensorboard-plugin-wit            1.8.1\n",
      "tensorflow                        2.11.1\n",
      "tensorflow-datasets               4.8.3+nightly\n",
      "tensorflow-estimator              2.11.0\n",
      "tensorflow-metadata               1.13.1\n",
      "tensorflow-model-optimization     0.7.5\n",
      "termcolor                         2.3.0\n",
      "terminado                         0.17.1\n",
      "threadpoolctl                     3.1.0\n",
      "tifffile                          2023.4.12\n",
      "tinycss2                          1.2.1\n",
      "toml                              0.10.2\n",
      "tomli                             2.0.1\n",
      "toolz                             0.12.0\n",
      "tornado                           6.3.2\n",
      "tqdm                              4.65.0\n",
      "traitlets                         5.9.0\n",
      "typing_extensions                 4.6.2\n",
      "typing-utils                      0.1.0\n",
      "tzdata                            2023.3\n",
      "uc-micro-py                       1.0.1\n",
      "unicodedata2                      15.0.0\n",
      "urllib3                           2.0.2\n",
      "wcwidth                           0.2.6\n",
      "webencodings                      0.5.1\n",
      "websocket-client                  1.5.2\n",
      "Werkzeug                          2.3.4\n",
      "wheel                             0.40.0\n",
      "widgetsnbextension                4.0.7\n",
      "wrapt                             1.15.0\n",
      "xlrd                              2.0.1\n",
      "xyzservices                       2023.5.0\n",
      "yarl                              1.9.2\n",
      "zict                              3.0.0\n",
      "zipp                              3.15.0\n",
      "zstandard                         0.19.0\n",
      "Note: you may need to restart the kernel to use updated packages.\n"
     ]
    }
   ],
   "source": [
    "pip list"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "## Start with the neccessary imports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-08-22 13:30:47.160325: I external/local_tsl/tsl/cuda/cudart_stub.cc:31] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2024-08-22 13:30:47.190716: E external/local_xla/xla/stream_executor/cuda/cuda_dnn.cc:9261] Unable to register cuDNN factory: Attempting to register factory for plugin cuDNN when one has already been registered\n",
      "2024-08-22 13:30:47.190744: E external/local_xla/xla/stream_executor/cuda/cuda_fft.cc:607] Unable to register cuFFT factory: Attempting to register factory for plugin cuFFT when one has already been registered\n",
      "2024-08-22 13:30:47.191643: E external/local_xla/xla/stream_executor/cuda/cuda_blas.cc:1515] Unable to register cuBLAS factory: Attempting to register factory for plugin cuBLAS when one has already been registered\n",
      "2024-08-22 13:30:47.196205: I external/local_tsl/tsl/cuda/cudart_stub.cc:31] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2024-08-22 13:30:47.196636: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2024-08-22 13:30:47.900426: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "import time\n",
    "import tensorflow.compat.v2 as tf\n",
    "from tensorflow import keras\n",
    "\n",
    "from tensorflow.keras.utils import to_categorical\n",
    "from sklearn.model_selection import train_test_split"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/conda/lib/python3.10/site-packages/hls4ml/converters/__init__.py:24: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "from tensorflow import keras\n",
    "from tensorflow.keras.utils import to_categorical\n",
    "from tensorflow.keras.models import Model\n",
    "from tensorflow.keras.layers import Dense,Conv2D,MaxPool2D,Flatten,Input,BatchNormalization\n",
    "from tensorflow.keras.layers import Activation,AveragePooling2D\n",
    "from tensorflow.keras.callbacks import EarlyStopping,ModelCheckpoint,ReduceLROnPlateau\n",
    "from tensorflow.keras.layers import Dropout\n",
    "from tensorflow.keras.regularizers import l2\n",
    "from tensorflow.keras.models import load_model\n",
    "from tensorflow.keras import optimizers\n",
    "from tensorflow.keras.metrics import Precision, Recall\n",
    "\n",
    "from sklearn.model_selection import train_test_split\n",
    "from sklearn.utils import resample, shuffle\n",
    "from sklearn.metrics import confusion_matrix\n",
    "from sklearn.metrics import precision_recall_fscore_support as score\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "import glob\n",
    "import os\n",
    "#Packages for Quantization and Pruning\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_callbacks\n",
    "import tensorflow.compat.v2 as tf\n",
    "from tensorflow_model_optimization.sparsity import keras as sparsity\n",
    "import tensorflow_model_optimization as tfmot\n",
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "from qkeras import QActivation\n",
    "from qkeras import QDense, QConv2DBatchnorm,QConv2D,InputLayer,QBatchNormalization\n",
    "from qkeras.autoqkeras.utils import print_qmodel_summary\n",
    "import hls4ml\n",
    "from hls4ml.converters import convert_from_keras_model\n",
    "import plotting"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "#pip install --force-reinstall protobuf==3.20.2"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "ame: protobuf\n",
    "Version: 4.24.0\n",
    "Summary: \n",
    "Home-page: https://developers.google.com/protocol-buffers/\n",
    "Author: protobuf@googlegroups.com\n",
    "Author-email: protobuf@googlegroups.com\n",
    "License: 3-Clause BSD License\n",
    "Location: /opt/conda/lib/python3.10/site-packages\n",
    "Requires: \n",
    "Required-by: googleapis-common-protos, onnx, tensorboard, tensorflow, tensorflow-datasets, tensorflow-metadata\n",
    "Note: you may need to restart the kernel to use updated packages."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "## Fetch the SVHN dataset using Tensorflow Dataset\n",
    "\n",
    "In this part we will fetch the trainining, validation and test dataset using Tensorflow Datasets (https://www.tensorflow.org/datasets). We will not use the 'extra' training in order to save time, but you could fetch it by adding `split='train[:90%]+extra'`. We will use the first 90% of the training data for training and the last 10% for validation."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "We'll use TensorFlow Dataset to prepare our datasets. We'll fetch the training dataset as tuples, and the test dataset as numpy arrays"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Treino No Event: (10688, 64, 32)\n",
      "Teste No Event: (1280, 64, 32)\n",
      "Treino Running: (689, 64, 32)\n",
      "Teste Running: (94, 64, 32)\n",
      "Treino Stone Crusher: (544, 64, 32)\n",
      "Teste Stone Crusher: (77, 64, 32)\n",
      "Treino Pickaxe: (770, 64, 32)\n",
      "Teste Pickaxe: (90, 64, 32)\n"
     ]
    }
   ],
   "source": [
    "# Treino Ambiente\n",
    "noevent_train = np.load('data/noevent_train.npy')\n",
    "print('Treino No Event:', np.shape(noevent_train))\n",
    "\n",
    "# Teste Ambiente\n",
    "noevent_test = np.load('data/noevent_test.npy')\n",
    "print('Teste No Event:', np.shape(noevent_test))\n",
    "\n",
    "# Treino Corrida\n",
    "running_train=np.load('data/running_train.npy')\n",
    "print('Treino Running:', np.shape(running_train))\n",
    "\n",
    "# Teste Corrida\n",
    "running_test=np.load('data/running_test.npy')\n",
    "print('Teste Running:', np.shape(running_test))\n",
    "\n",
    "# Treino Martelete\n",
    "stonecrusher_train = np.load('data/stonecrusher_train.npy')\n",
    "print('Treino Stone Crusher:', np.shape(stonecrusher_train))\n",
    "\n",
    "# Teste Martelete\n",
    "stonecrusher_test = np.load('data/stonecrusher_test.npy')\n",
    "print('Teste Stone Crusher:', np.shape(stonecrusher_test))\n",
    "\n",
    "# Treino Picareta\n",
    "pickaxe_train = np.load('data/pickaxe_train.npy')\n",
    "print('Treino Pickaxe:', np.shape(pickaxe_train))\n",
    "\n",
    "# Teste Picareta\n",
    "pickaxe_test = np.load('data/pickaxe_test.npy')\n",
    "print('Teste Pickaxe:', np.shape(pickaxe_test))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "x_andre=np.load('x_andre.npy')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(8883, 64, 32, 1)\n",
      "(8883, 4)\n",
      "(3808, 64, 32, 1)\n",
      "(3808, 4)\n",
      "(1541, 64, 32, 1)\n",
      "(1541, 4)\n"
     ]
    }
   ],
   "source": [
    "# Definitions about dataset\n",
    "n_classes=4   #number of classes\n",
    "n_rows=64     #number of rows in each image\n",
    "n_cols=32     #number of columns in each image\n",
    "\n",
    "# Add the fourth dimension that corresponds to channel\n",
    "noevent_train=noevent_train.reshape(-1,n_rows,n_cols,1)\n",
    "running_train=running_train.reshape(-1,n_rows,n_cols,1)\n",
    "stonecrusher_train=stonecrusher_train.reshape(-1,n_rows,n_cols,1)\n",
    "pickaxe_train=pickaxe_train.reshape(-1,n_rows,n_cols,1)\n",
    "\n",
    "noevent_test=noevent_test.reshape(-1,n_rows,n_cols,1)\n",
    "running_test=running_test.reshape(-1,n_rows,n_cols,1)\n",
    "stonecrusher_test=stonecrusher_test.reshape(-1,n_rows,n_cols,1)\n",
    "pickaxe_test=pickaxe_test.reshape(-1,n_rows,n_cols,1)\n",
    "\n",
    "# Assign a number for each train class\n",
    "y_noevent_train=np.zeros(np.shape(noevent_train)[0])\n",
    "y_running_train=np.ones(np.shape(running_train)[0])\n",
    "y_stonecrusher_train=2*np.ones(np.shape(stonecrusher_train)[0])\n",
    "y_pickaxe_train=3*np.ones(np.shape(pickaxe_train)[0])\n",
    "\n",
    "# Assign a number for each test class\n",
    "y_noevent_test=np.zeros(np.shape(noevent_test)[0])\n",
    "y_running_test=np.ones(np.shape(running_test)[0])\n",
    "y_stonecrusher_test=2*np.ones(np.shape(stonecrusher_test)[0])\n",
    "y_pickaxe_test=3*np.ones(np.shape(pickaxe_test)[0])\n",
    "\n",
    "# Concatenate all data and split in train and validation subset\n",
    "x_train=np.concatenate([noevent_train,running_train,stonecrusher_train,pickaxe_train])\n",
    "y_train=np.concatenate([y_noevent_train,y_running_train,y_stonecrusher_train,y_pickaxe_train])\n",
    "# Split the data\n",
    "x_train, x_val, y_train, y_val = train_test_split(x_train, y_train, test_size=0.3, random_state=42)\n",
    "\n",
    "# Concatenate all test data\n",
    "x_test=np.concatenate([noevent_test,running_test,stonecrusher_test,pickaxe_test])\n",
    "y_test=np.concatenate([y_noevent_test,y_running_test,y_stonecrusher_test,y_pickaxe_test])\n",
    "\n",
    "#Convert the class vector to categorical\n",
    "y_cat_train=to_categorical(y_train)\n",
    "y_cat_val=to_categorical(y_val)\n",
    "y_cat_test=to_categorical(y_test)\n",
    "\n",
    "# Verify the subsets\n",
    "print(np.shape(x_train))\n",
    "print(np.shape(y_cat_train))\n",
    "print(np.shape(x_val))\n",
    "print(np.shape(y_cat_val))\n",
    "print(np.shape(x_test))\n",
    "print(np.shape(y_cat_test))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(10688, 64, 32, 1)"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "np.shape(noevent_train)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "x_nada_andre_4_amostras =noevent_train[:4]\n",
    "y_nada_andre_4_amostras =y_noevent_train[:4]\n",
    "np.save('Amostras/x_nada_andre_4_amostras.npy',x_nada_andre_4_amostras)\n",
    "np.save('Amostras/y_nada_andre_4_amostras.npy',y_nada_andre_4_amostras)\n",
    "\n",
    "\n",
    "x_corrida_andre_4_amostras =running_train[:4]\n",
    "y_corrida_andre_4_amostras =y_running_train[:4]\n",
    "np.save('Amostras/x_corrida_andre_4_amostras.npy',x_corrida_andre_4_amostras)\n",
    "np.save('Amostras/y_corrida_andre_4_amostras.npy',y_corrida_andre_4_amostras)\n",
    "\n",
    "\n",
    "x_martelete_andre_4_amostras =stonecrusher_train[:4]\n",
    "y_martelete_andre_4_amostras =y_stonecrusher_train[:4]\n",
    "np.save('Amostras/x_martelete_andre_4_amostras.npy',x_martelete_andre_4_amostras)\n",
    "np.save('Amostras/y_martelete_andre_4_amostras.npy',y_martelete_andre_4_amostras)\n",
    "\n",
    "x_picareta_andre_4_amostras =pickaxe_train[:4]\n",
    "y_picareta_andre_4_amostras =y_pickaxe_train[:4]\n",
    "np.save('Amostras/x_picareta_andre_4_amostras.npy',x_picareta_andre_4_amostras)\n",
    "np.save('Amostras/y_picareta_andre_4_amostras.npy',y_picareta_andre_4_amostras)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x7c55ddd1d220>"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAh8AAAGfCAYAAAD/BbCUAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjguMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy81sbWrAAAACXBIWXMAAA9hAAAPYQGoP6dpAAA6KklEQVR4nO3dfYxc5X3//c81+zD74PUCCd61g3G3yZIGGyhgauw8mJB6VbdFcFtqSUwjR9UdQQwpLqncGEvFjtJd4qiWI5m4Mq3AqHVc6VdokZqAff8A08o3qnHhxoLIpcWBbePtCmJ21/sws7tz3X/wY5Jljb1zPvY5s877JY0Es3N8nTlznbPfOfv9Xt8QY4wCAABISS7rHQAAAL9cCD4AAECqCD4AAECqCD4AAECqCD4AAECqCD4AAECqCD4AAECqCD4AAECqCD4AAECqCD4AAECqas/XP/z9739f3/3ud3XixAktXrxYO3bs0Gc/+9mzblcqlfTTn/5ULS0tCiGcr90DAADnUIxRQ0NDWrBggXK5s9zbiOfBvn37Yl1dXXz44Yfja6+9Fu+9997Y3Nwc33zzzbNu29vbGyXx4MGDBw8ePGbho7e396y/60OM576x3LJly3Tddddp165d5ec+9alP6bbbblNPT88Ztx0YGNBFF12kz+X/L9WGusoHr6mpfJtfEAvF5BsH769YucZ88o3N962a5DfBQo3517taY9/dsR0l79SJxfHkQ58csMZWLCXeNDQ2eGOXko8dJyatoYMx10KdeaO4Pvn5HZqyO+Zy70AXks/z6Oy3pHC2b99n4lyXJMXRseQbm+87FgrJNzY+74k4rudH/pfeffddtba2nvG15/zPLsViUUeOHNE3v/nNKc93dXXp0KFD015fKBRU+IUDNTQ09N6OhTrVhvrKdyCYEyYYv1Dc4CPJ+y2PbQYfOSP4cE5wc2y5Y1vM4COX/CQvJQnMp/4LibcMzjyVpGAEH2HCGzoY89zYVpKUS37cQs74YiLJ+bzt4MOY59HZb5nXJue6JCnmjH03vhxI7u8xP91hJikT5/zK/fbbb2tyclJtbW1Tnm9ra1NfX9+01/f09Ki1tbX8WLhw4bneJQAAUEXO29fGD0Y+McbTRkObNm3SwMBA+dHb23u+dgkAAFSBc/5nl49+9KOqqamZdpejv79/2t0QScrn88rnT3NLsa5OSnJredL8m3C9cUvZ/Dtdyfg7XTBzPpwbbXHce9/un6uyEuY0e/+AMVdDvflnF+c8Mee59b7d3CbnfTvXBpd9zI0/dTV47ztMGn/qOvcpiTMWi0b+n2Rd10Le+9Uc8sk/s2jMlVCqlYZn9tpzftWvr6/X9ddfrwMHDkx5/sCBA1qxYsW5Hg4AAMwy52Wdj/vuu09f/vKXtXTpUi1fvly7d+/WW2+9pbvuuut8DAcAAGaR8xJ83H777XrnnXf0rW99SydOnNCSJUv0wx/+UIsWLTofwwEAgFnkvK1wun79eq1fv/58/fMAAGCWmp2ZfgAAYNY6b3c+XCGERL1d3BXxspQ7XdXPjDfObiGgUGeuvmgsauOueGlxV1d1KjfMqi5ncTa34iQ61S7m6qrOqrI2Z0VcowLhve2NYz5qrJYpKQ7PsPzhtIN755hT9SFnhVJXc5O1eabXxRnizgcAAEgVwQcAAEgVwQcAAEgVwQcAAEhV1SacxokJxQTJRs7SsJK8xEu3G6DTsttNQDSS4UpDp6yhnSTC0GAmuxriz971/gHn886wm6+77HQ0lswO42ZXWydJ2O00OpY8gTGY7d2t5Gb3uuYk0jtJupJiwZirZhJ/dObqmJfk687V5OPO/Hhz5wMAAKSK4AMAAKSK4AMAAKSK4AMAAKSK4AMAAKSqaqtdFEKiLOtcc6M1rLP8cqj1DmccHkm+sbnktbNkdnCqNiRrCeU4nt1y2cFdAtn5vM0KhDiRPBPfXV49OC0QnMoJSSoZVWFm5UUI3vYW4/N2ry3W2G4Vn7M8u7u0u3NdNFs3xIJxfjtL0ldwbnPnAwAApIrgAwAApIrgAwAApIrgAwAApIrgAwAApKp6q10Ssnu7WGN7mdmhpSX5tg1eFUA8NWxt7wj1dck3dionXEaPEkle5YbRJ0Ty+hDZVV3OeeJUTkhWzwv32mL3fjI4+27vd86oljErjKz+LO77jtl93qHJqPp0jnkFFULc+QAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKmq2mqXODGpGBJktru9AJweJ3ZvF6PiZLxojR0aGpJv7PQCkLzsavfzdrg9LzLsS6Oc0U/HrDhxq8Isxvu2qz7cvjSO1jmJN43m+w4jRmWWW8VXNK6L7jwdN/qrzE1e+SjJ2vdYLCQfN878PXPnAwAApIrgAwAApIrgAwAApIrgAwAApKpqE05VilJIkIhYwfKup+Uk6phLAYc64+Mwx45O8mPBS3ZVjfGZuZ+3IbgJp4Y4Ouptb8zzUO8lGEcnEc895sZy/NFcTj84S303eAmIYcw4R91EW+eaOuLNc+vaUswuITwOj3j/gNOywpmnpZlvy50PAACQKoIPAACQKoIPAACQKoIPAACQKoIPAACQqqqtdsk1NygXKs+qj2PG0rCSYnQyfb1seGu5bidDWbKWAnbHDnXGEsoZVpzIqU6SJGM5/WAu1R2cyg2jYkSSd9zMyotoVDAEp3JCsiqz4ohX/WBVKJnnmFMlFNzWDXXJqz6cuWJzqlUkBaONgHPMQgW/A7nzAQAAUkXwAQAAUkXwAQAAUkXwAQAAUkXwAQAAUlW11S6lUyMqhQTZxnbvB7NixWBl09eaH6VT/WD0bpC8vjJWVrfLqRCSvLlqZuKXjKowqweRZJ1jbm+XMMesnnA45+hFXm8Xqy+NWWFkbW1eWzSR/Bx1+h+99w8Y89zt1SWjIs0YO1ZQCcedDwAAkCqCDwAAkCqCDwAAkCqCDwAAkCqCDwAAkKqK06+ff/55ffe739WRI0d04sQJPfHEE7rtttvKP48xauvWrdq9e7dOnjypZcuW6aGHHtLixYsrGifU1iiEBNnhbh8CIzvar/pIPrbZ2UUyeoUEoxeAJMWxseQbm2NbnAoCyZsvbgWCcZ4Et7LKeN+xWPTGzlBobkq+7Smvt4s1V91+OhPJP+9g9jix+hBlWklnznOnj5BTIRRnvt8V7+Hw8LCuueYa7dy587Q/37Ztm7Zv366dO3fq8OHDam9v16pVqzQ0NFTpUAAA4AJU8VeY1atXa/Xq1af9WYxRO3bs0ObNm7VmzRpJ0p49e9TW1qa9e/fqzjvvnLZNoVBQofDzNQcGBwcr3SUAADCLnNP7SsePH1dfX5+6urrKz+Xzea1cuVKHDh067TY9PT1qbW0tPxYuXHgudwkAAFSZcxp89PX1SZLa2tqmPN/W1lb+2Qdt2rRJAwMD5Udvb++53CUAAFBlzsvy6uEDCUoxxmnPvS+fzytvJDsCAIDZ5ZwGH+3t7ZLeuwMyf/788vP9/f3T7oacTYxSVIIMbadaRfIqENy+Mk52tZHdLElxZDT5xk5PGsk7bm5GupMN737eTtWI2VfG6SNkVYRJ1jmWm9PsjW0ojRpVWZKC85nVmz1p8tn1tAkNxpdLo1JG8uaqX2mTYb+sonM9N65rMaPeLh0dHWpvb9eBAwfKzxWLRR08eFArVqw4l0MBAIBZquKvXqdOndJ//Md/lP//+PHjevnll3XJJZfo8ssv14YNG9Td3a3Ozk51dnaqu7tbTU1NWrt27TndcQAAMDtVHHy8+OKL+vznP1/+//vuu0+StG7dOj366KPauHGjRkdHtX79+vIiY/v371dLi9cSGgAAXBhCjO4yjefW4OCgWltb9fn876s2ZLB6ZYY5H8H4u6676qT1t9EMcz5CQ4M3doYrIMZfWN+m4m3N/ANrldEMV3adzTkfOWcVYWN1VEmSm7/gcM4TN+fDWRHXzW3KNOfDeN/G9XgiFvXM8A80MDCguXPnnvG156Xa5VwINTmFUPlBiOaHFpwLhJuA2Jj8F+mHVRPNWM7Y3jnJJClnHLc6cwo7v0jN9+3MtVjwll+2llc3j3kcTr5UeJw0gkXJCjbtAN+4NgU34HPmi9s+YcRcGt5gJVa7gxtjBzNBOLSe+Rf/mcTR5MmqoZSThmf2WhrLAQCAVBF8AACAVBF8AACAVBF8AACAVBF8AACAVFVttYtqaqQE1S5uiVKmJYinZpgmfDpu1Yejzly6uWQc82FjGWFX6xxv+7d/dm72I4EsSxCd8yS457dbFeYM7Swz7lbSOe/bqYSTJKOk3H3fMZddibFVkeb+LnHOUWfbOPNtufMBAABSRfABAABSRfABAABSRfABAABSRfABAABSVb3VLuPjiTK03R4nVu8Is++ElQ3v9ldxuA2YjJ4ZobnRG9vhNr0KRt+JseyqfNweRlZfmQwbKNp9o0pGVZjZxNCqnnArhJyeVW7zRqtxpDnPG4ztx73eTVaVkPO7pIJ5xp0PAACQKoIPAACQKoIPAACQKoIPAACQKoIPAACQquqtdknI7q8Sjexoo3pBkkK90YfArAKw+i+YrCof9/N2uFUARs8Ma65IisXx5Bu7lRdO/ySzsio4lRfWyFJoSD52bPD6JwXn8zbneahLPlfjuLHf8qqj3LlmVQGa/bKc60PMGce8NPO5wp0PAACQKoIPAACQKoIPAACQKoIPAACQqupNOK2pkULlS8QGMwHR2dpddtpKAhwescYO9ckTnGI0kwCdpDLzmMtYftlaulnm520Kdcapb75vh7/EuXGGm2PH2uTnSTCX8rdaAeTMpG4jYdVeTn9sLPm2o8m3leSdJ0aSrs0pPogzXxaeOx8AACBVBB8AACBVBB8AACBVBB8AACBVBB8AACBV1VvtEqOS1J7Y2fBG9YSbme2IZtVHaGpMvq1b5TN0KvnYzU3W2BanckLysuHNJc5jceZZ6dOGzhvL4Wc99uho8o3NCoScs0y5W2HkXBfdNgLOMuNuNZshy+u5zV0aPgXc+QAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKmq3nTeEBJlWQczM9vJxHcz0kPr3OTbmn1CYiH5+w4NXgWCnAoGt5ePsb39vo2M9Oj0X5CsSp1oZtJbx9zpSSPJujrkzGvLSPJKG7PeRGpsSL6tW+1SY3zHnTSrfHJGtUzO7KeT4TnmnSfGMYsz35Y7HwAAIFUEHwAAIFUEHwAAIFUEHwAAIFUEHwAAIFXVW+2SlNl/wc6udhgVDKExeW8WSYoTRma3WXFicXvaOBub1Q8hX59429LIiDW2te9mVVccN6p8RsessZ1+HdG8NjiVeE6FkCSFDPsIWdfULHuUuH1lSsn33e4r41T5yPhdUJr5HOfOBwAASBXBBwAASBXBBwAASBXBBwAASFVFwUdPT49uuOEGtbS0aN68ebrtttt07NixKa+JMWrLli1asGCBGhsbddNNN+nVV189pzsNAABmr4pSag8ePKi7775bN9xwgyYmJrR582Z1dXXptddeU3NzsyRp27Zt2r59ux599FFdccUV+va3v61Vq1bp2LFjamlpmflgMUpKkOE97vU4CfXJq2WCmx0dkt+IsnrSSNJk8gzn0phZBdBkVOq4fSccbh8hI5M/1CevlJHMyoss+05k+XmbVT4yPrNgVvHFU8PJN3YrL4xri1t96FSURbOazao4MXs3xbHkVWFWf7Q482tDRbPqqaeemvL/jzzyiObNm6cjR47oc5/7nGKM2rFjhzZv3qw1a9ZIkvbs2aO2tjbt3btXd955ZyXDAQCAC5CV8zEwMCBJuuSSSyRJx48fV19fn7q6usqvyefzWrlypQ4dOnTaf6NQKGhwcHDKAwAAXLgSBx8xRt133336zGc+oyVLlkiS+vr6JEltbW1TXtvW1lb+2Qf19PSotbW1/Fi4cGHSXQIAALNA4uDjnnvu0SuvvKIf/OAH0372wb8ZxRg/9O9ImzZt0sDAQPnR29ubdJcAAMAskCiT6Otf/7qefPJJPf/887rsssvKz7e3t0t67w7I/Pnzy8/39/dPuxvyvnw+r3w+P+35OFlSDEaiUlJGMl0sesmujtxFrZmNHerM5Ed3SfysGMuES5IynC9u0mhmnORF+cuUW2M7Ccbu8uqtcxNvG2u8FRnCqJE8ab7v2Dj9d8tMWfstM+nTScKXpIJRgBCNJN94npZXjzHqnnvu0eOPP65nnnlGHR0dU37e0dGh9vZ2HThwoPxcsVjUwYMHtWLFikqGAgAAF6iK7nzcfffd2rt3r/7xH/9RLS0t5TyO1tZWNTY2KoSgDRs2qLu7W52dners7FR3d7eampq0du3a8/IGAADA7FJR8LFr1y5J0k033TTl+UceeURf+cpXJEkbN27U6Oio1q9fr5MnT2rZsmXav39/ZWt8AACAC1ZFwcdM/l4aQtCWLVu0ZcuWpPsEAAAuYPR2AQAAqTLXzT1/Qn2dQvCqKJIoDY8k3jaYy/GG01T9zFjJqwJwlut2l3aPxpL4IZdh/Owup2/Icjn9WMquYiRnVG1IUhwdTbytvaS9U8HgznNjaXi30iY6lRfj5rVlcCj5xsbS7JKs5dWjuay8tSS+U+1SwTzjzgcAAEgVwQcAAEgVwQcAAEgVwQcAAEgVwQcAAEhV1Va7xLGiYkiQZe1WnNQlPyR2Nnx98h4ncczsQ2D0GQlu7wfnuLkZ6U4mv5uRblQ3Bbc3i1OpY/ZXyVJoSH7M7d5NTlXXhzTmnDnjUu+e3y3NyTcumH2fjM+s9O6AN7ZRNeJWdVnX1Jj88w5UuwAAgGpF8AEAAFJF8AEAAFJF8AEAAFJF8AEAAFJVtdUuob5WIZiZzglEp4rA6J8gyaoiCHOMjHJJct63W/1gVJzEU8Pe2IbQ3OT9A0Y/ntDYYA0dR8eSj21WXjjnmN3TxuH28jF64tjv26k4qfXedxhK3i8rFrwqPoXk369z5jlmGfeq2SaN62Iw+sKU4sznKXc+AABAqgg+AABAqgg+AABAqgg+AABAqgg+AABAqqq22kW5XLJMZbfywshItxmZ2U4PA8nreeGKo6PJNzb6o9jcXh+55FUEcSR5BYEkyahYiW5PG2eem5xKG6cKwB0751ZWjSSvbnJ7u1iVdKZg9H6KRjVa1nJmj7OkQgX9bLjzAQAAUkXwAQAAUkXwAQAAUkXwAQAAUlW9CaeTk1KoPOEnmsvSqoKEmXPOSZatM5PhnKRPMxHPSUAMdekvwV/mJuKNJV86OprJrnE8+XLdoS55Ep8r1HtjB+M8cRNtQ4OxXLe7tLs7Vw1xwmgjYCaUx3HjPDF/l0SjbURoarTGduaa12Jk5omu3PkAAACpIvgAAACpIvgAAACpIvgAAACpIvgAAACpqt5ql4ScbHZJisXkVQBWlrDLXFbeOm7mctlhjpHZXWtWAWSpPnmljjvPraousyLMqVjJ8hxzluqWJGW05LUkyag4Uc48v41KG/vzHjWWlc+S+76NdhnBaL0QSiyvDgAAqhTBBwAASBXBBwAASBXBBwAASBXBBwAASFXVVruE2lqFkP7uOdUuLquCwe394Cgk71EiyatYcSsISsn7L9iVNkZ/FrfnRXD78RgyrVhx3rd5jsVTw4m3DRe1WmNbFStmX5g4anzebiVdy5zE20bzuhacfS951Yvx5EDybY3KyVKc+e9P7nwAAIBUEXwAAIBUEXwAAIBUEXwAAIBUEXwAAIBUVW21i2prpVzlu1cyMspdwa04MTLx3eqFODKafNtoVIxI0rhR9eFWbTj7PmZW+ThVBGbFiFPV5fRmkTKuOHEqGMxKuJxTsWL0AZLk9XYxen1IXmWWXRnl9Lya9HoYScb25nUtNBvnqHNtKAVphr+CufMBAABSRfABAABSRfABAABSRfABAABSVVFWy65du7Rr1y795Cc/kSQtXrxYf/Znf6bVq1dLei/xcOvWrdq9e7dOnjypZcuW6aGHHtLixYsr3rE4NqYYKk/YcZM+o7Hctrs0u5OIVyqYYzc0JN/WXArYSiI0l37OlJME6C6vXpc8IS2YyY9OEmEwkx+tRD53KX/juJVaGq2ho3GOxbx3Tc2NGgnlw2PW2E77BDuZ3Uh2jSUv2TU615ZxI8k3znzbiq7cl112mR588EG9+OKLevHFF3XzzTfr1ltv1auvvipJ2rZtm7Zv366dO3fq8OHDam9v16pVqzQ0NFTZGwAAABesioKPW265Rb/927+tK664QldccYX+/M//XHPmzNELL7ygGKN27NihzZs3a82aNVqyZIn27NmjkZER7d2793ztPwAAmGUS37OenJzUvn37NDw8rOXLl+v48ePq6+tTV1dX+TX5fF4rV67UoUOHPvTfKRQKGhwcnPIAAAAXroqDj6NHj2rOnDnK5/O666679MQTT+jKK69UX1+fJKmtrW3K69va2so/O52enh61traWHwsXLqx0lwAAwCxScfDxyU9+Ui+//LJeeOEFfe1rX9O6dev02muvlX/+wYSwGOMZk8Q2bdqkgYGB8qO3t7fSXQIAALNIxem89fX1+sQnPiFJWrp0qQ4fPqzvfe97+tM//VNJUl9fn+bPn19+fX9//7S7Ib8on88rf5rM/dzFFymXS5DR7y7H62TTu9nRRjZ9bGm2hi41GJU2dWY2/LiRmW0u7R7NfXfkxoy5ambDh4Ix9ohXgRByRoWSWWlj1as4+y0pGpVZ7jwNxjmWG/KuqWHgVPKNneXRpWwr6Yy5GuyWFcZnljcq4UoFaYaZE3adYoxRhUJBHR0dam9v14EDB8o/KxaLOnjwoFasWOEOAwAALhAVfd29//77tXr1ai1cuFBDQ0Pat2+fnnvuOT311FMKIWjDhg3q7u5WZ2enOjs71d3draamJq1du/Z87T8AAJhlKgo+/ud//kdf/vKXdeLECbW2turqq6/WU089pVWrVkmSNm7cqNHRUa1fv768yNj+/fvV0tJyXnYeAADMPiHa/dDPrcHBQbW2tuo3P3aXasn5mLGSmfMRyflI3WzN+Qhmzod1jrqt5R0Z5nyUWpussZ2cjzDpnWO/tDkfzthZ5nwYJkoF/T///ZcaGBjQ3Llzz/jaWbw2NQAAmI3Mr+rnT+mdn6kUKs+6dW/kWL0jzG9Gzl2XMGh8u5AUjG8YObPPiIzeMKHJ+0Zo3UFwvwmPFZJvOzJijV0qJB87uJ+3cdyC+23U6PVh93YxjlvNKe/zjpPOPPfet3VFHvXusln9tszz2+4N46gzxjbumsQ48+PNnQ8AAJAqgg8AAJAqgg8AAJAqgg8AAJAqgg8AAJCqqq12UU2NFCqvk3aqNmY18307VULBqJyQpNCcvGLFqRiR5FXaNDZaQwejh4Kz35IUjDUIonuOOdub1S4lo3rCrrQxKk7CXHOhRuf8Nqs+SoNDyTd2K07mJF//KJ4atsa2Kk6y5Ox3BdWD3PkAAACpIvgAAACpIvgAAACpIvgAAACpIvgAAACpqtp03DgxqRjS78xn9XbJktlvIzj9G9z+C6OjibcNLWYVQJacvjIZ9o0IZhZ/HE7epySa3TpDg9mXJituF2OnasTpziqv4kRmJZ1Cdt+vnXke6o1KOMn7feB0na6gqoo7HwAAIFUEHwAAIFUEHwAAIFUEHwAAIFVVm3Cay9crFypPuonFojWutcy4mxRmJBm5Sz/HgnHc3GWES8mPuZxEWcla8tpKzJIUx4xEXTMJMBbHk29sznPnHMu5c60uuyXtlTM+s/o6a2gn+VET5vuOxnxxE0adsc1zzGJ+3vZcTQF3PgAAQKoIPgAAQKoIPgAAQKoIPgAAQKoIPgAAQKqqttolxqioBFnxzjLCkqzaCbMKwKkaiWblhV01Ygh5owLBqdpwmUucR6PSJjgVQqbgVtoYczWOecttR6MVgNt6ITQ3Jd/YqUaTrPPE2m9JsWhUXrhVHwZ7Kf7J6q84yRJ3PgAAQKoIPgAAQKoIPgAAQKoIPgAAQKoIPgAAQKqqt9qlOK6YILnczUi3qkbMPgTWnjs9SiQvM9uslIlO5UaG2fBy+mWY7B5GxnzJrs5GUoNRGSW//5LFOcfqvHkemhoTbxvneNUuetd4327FiFOZ5fTikSTnd5Fbxef0QHKu56WZb8udDwAAkCqCDwAAkCqCDwAAkCqCDwAAkCqCDwAAkKqqrXbJ5euVC5VntpcKXu8Hq2Ilepn00clwHveyo8Oc5uQbm70+rAqlxgZrbE04VT5m7G5UXpTeGbWGDvVG1YhZUWZVMJjVD8GpjjKr2SxmtYvVE+ftk9bYqjGOm9uzKiavzbKux5J1ftt9ZZwKQqtn1cx/F3DnAwAApIrgAwAApIrgAwAApIrgAwAApKpqE05LhaJKofKkmWAly8hLaKsxl0DOG0mA7jLjRtJoMBMvo5OY5STSuYxkNkmSkRwd8l5CWjCWX7YT8Qzu+7baJ5S85MfQlHyZ8pg3ry3OsvK1XkJ56dSwsbGXxB/qkl9TQ95MrHYSlN3CCacIwBk7zrztA3c+AABAqgg+AABAqgg+AABAqgg+AABAqgg+AABAqqzSkJ6eHt1///269957tWPHDklSjFFbt27V7t27dfLkSS1btkwPPfSQFi9eXNG/nWtuUi5XeaaytYywpDhpZFc720pe9YS5xLlGx5Jva1bahAZziXSHc8zNJa+dZeXj+JA1tsOtKHMqTmJx5tn0p+VUZtnL6SevpAvD3nL60WgjEMxql9zclsTbWtVJrlGvqisa15bgLEkveUuk54wqnwqqkxK/w8OHD2v37t26+uqrpzy/bds2bd++XTt37tThw4fV3t6uVatWaWgou4slAACoHomCj1OnTumOO+7Qww8/rIsvvrj8fIxRO3bs0ObNm7VmzRotWbJEe/bs0cjIiPbu3XvOdhoAAMxeiYKPu+++W7/zO7+j3/zN35zy/PHjx9XX16eurq7yc/l8XitXrtShQ4dO+28VCgUNDg5OeQAAgAtXxX8Y2rdvn/7t3/5Nhw8fnvazvr4+SVJbW9uU59va2vTmm2+e9t/r6enR1q1bK90NAAAwS1V056O3t1f33nuv/uZv/kYNZ0gS/GAiXYzxQ5PrNm3apIGBgfKjt7e3kl0CAACzTEV3Po4cOaL+/n5df/315ecmJyf1/PPPa+fOnTp27Jik9+6AzJ8/v/ya/v7+aXdD3pfP55U/Xb+GiYlEa+OHeqM/iqRgVI042c2Sl8mfa2q0xraqPoyqDXt795g727uVVSMj1vaZcbLhJevzDg1ebxeNG9UTGb5vm7HvdoVRhue31avLreIzeruEJrMC0Oi/FIvGMatARUfnC1/4go4ePaqXX365/Fi6dKnuuOMOvfzyy/rVX/1Vtbe368CBA+VtisWiDh48qBUrVpzznQcAALNPRXc+WlpatGTJkinPNTc36yMf+Uj5+Q0bNqi7u1udnZ3q7OxUd3e3mpqatHbt2nO31wAAYNYy+89Pt3HjRo2Ojmr9+vXlRcb279+vlpbkC80AAIALR4huosI5Njg4qNbWVn1h7h+oNiTI33BX+jT+RphpzkfLHGvsLHM+grNSaJY5HyVz7AxzPkLdOf/eMWPRyLuY1TkfxqqT1jkiKVaw8uQ07iqjszXnw1zJN0nOYnnTTHM+kv8emigV9b9/9qgGBgY0d+7cM76W3i4AACBV2X39OYs4OakYEkStWUbpppqLL0q8rX0Dy+ntkuW3aLefjqPVu9sUjF4fbg8j965NZty7TU7lhtnbJRj7Ht07uoYwp9naPg4YC0ea79u5y+b26rJ6NxnXBptzzOLMt+XOBwAASBXBBwAASBXBBwAASBXBBwAASBXBBwAASFXVVrtoclJKUu2SJTMbvvTuQOJt3Z42TrVMcOvhHVlmhQ8NZze2KTpVYc6aEZJ1nlj7LXOdELfixOlp467zMTqafNsRszLqdL27Zsr8vJ31j+JI8mP23uBG5aR7TS0Y1XBO9WIF1wbufAAAgFQRfAAAgFQRfAAAgFQRfAAAgFRVbcJpjFJU5YlOOSe5SVLJSdRxlqWVlGtM3kwoOg2UJC9Z1jlmkqLxmYXGRmtsi5kM5yz97CZeOpxloyVZiZvu2Pay9IbQeuZGW2dUaya7OsvSB3OZ8TrjumaNbLadcBsJGoJZvBDrjAKElJL4ufMBAABSRfABAABSRfABAABSRfABAABSRfABAABSVbXVLqG+TiFUnrFrZTfLzKav8zLSrYoVMzvaEsyxjcoNNxs+U8YyxqFYtIZ2zpM4aS6vPmEsW51ldZOrOJ58W2dZeJnLypucpd2tKh3pvTYdSdV7S9o7ot3CwFjKvzZ5pUwlhVHc+QAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKmq3mqXmpxCkioKMzs6Gn0n7IoTI8M5NCTvnyBJcXg4+bbWyO991onlzJ4XhtDsVV6U3jlpjN1kjW11rXDPMaNSx5orklRjVH24VV0x+flt96RxKm1qvV8ToT559UQcN/ZbUshnN7acykm3ysepIDQqhGKc+bnNnQ8AAJAqgg8AAJAqgg8AAJAqgg8AAJAqgg8AAJCqqq12icVxxQTZwiUzKzw4/Tac7GZXwXzfTRn2zDAqjJxMeps714z5Uho85Y1tzHOrB5G89x3dijJj34NZ9aG8UWnT0mwNHU6NJN42jo1ZYys/J/GmwezV5VSsxOHkx0zy+iflnLkieX1pjL4wlVRscucDAACkiuADAACkiuADAACkiuADAACkqmoTTkM+rxAqTyasndviDdyQPNEn1ppLfRtLAU+2eAlKhUuSb19s8d53oTV5glPxIi/Jd/hjxpL25grIpdbkyXB1DcmXT5akj3303cTb3v6xF62xf7W+P/G2rxU+Zo19onhR8m3H5lpjX97Yl3jbuy75f62xL6tNnvT59mTy1guS9NDPbki87VM//ZQ1dt+bH0m87cX/n3ddu/jfk7cRyBW8pO5SffJ9rzHGnpgYk16Y2Wu58wEAAFJF8AEAAFJF8AEAAFJF8AEAAFJF8AEAAFJVtdUuw8s+rtq6hoq3m8x71Q/RCMdKtd7Yk/XJtx9e4I092p686sMt+6gZSb7vNUVv7Ib+5B94rbnqdOO/Ja9uqikYyydL0kDysf+26XetoZ1zLHhFAKodNea56Y05yd/4P7V/1hp7wumeYHaNCE5hljn2XOPjzo1715bCRcl/vdaOevcFwmTyfY9GG4GJiZlvy50PAACQKoIPAACQKoIPAACQKoIPAACQKoIPAACQqorSWrds2aKtW7dOea6trU19fe/1LIgxauvWrdq9e7dOnjypZcuW6aGHHtLixYsr3rE5P/4f1eYS9BsJZnp0yUmP9mK5WJN8+4/Wm9UPxeR9RsKkWUEQjaxyd+y65JndzuclSTI+szA86o09Vki8aXSPec44R0tmQ52YXbVLozHP506aZT6OuuSVUZKszzvUmdc157g51yVJqkneXyWOmaV0ueRjh6bKq0zfN1Ga+XWl4qvn4sWLdeLEifLj6NGj5Z9t27ZN27dv186dO3X48GG1t7dr1apVGhoaqnQYAABwgar4a19tba3a29unPR9j1I4dO7R582atWbNGkrRnzx61tbVp7969uvPOO0/77xUKBRUKP4+WBgcHK90lAAAwi1R85+P111/XggUL1NHRoS9+8Yt64403JEnHjx9XX1+furq6yq/N5/NauXKlDh069KH/Xk9Pj1pbW8uPhQsXJngbAABgtqgo+Fi2bJkee+wxPf3003r44YfV19enFStW6J133innfbS1tU3Z5hdzQk5n06ZNGhgYKD96e3sTvA0AADBbVPRnl9WrV5f/+6qrrtLy5cv18Y9/XHv27NGNN94oSQofSPiMMU577hfl83nl8wkSSwEAwKxk9XZpbm7WVVddpddff1233XabJKmvr0/z588vv6a/v3/a3ZCZiKMFxVyCbGM3G75gVAGY2dFnCtLOum1zkzW2k9mdafVDa4s3tvG+7Sqfnw0k39atrHIz+R2jyTP57XOsyWhyMuE0KZFXiWf025DkVW6UzEqb8eTbR2OuSLKq2ZyKEUnSePIKQnfsYFTSxRHj/CwVZ/xa6wpWKBT04x//WPPnz1dHR4fa29t14MCB8s+LxaIOHjyoFStWOMMAAIALSEVh4Z/8yZ/olltu0eWXX67+/n59+9vf1uDgoNatW6cQgjZs2KDu7m51dnaqs7NT3d3dampq0tq1a8/X/gMAgFmmouDjv/7rv/SlL31Jb7/9ti699FLdeOONeuGFF7Ro0SJJ0saNGzU6Oqr169eXFxnbv3+/WlrMW+MAAOCCEWKmf/ydbnBwUK2trfrCvP9btbkEK+uR85EMOR8Vs3M+nL9nuzkfTv7CbD7HZmvOhyvLy7yzyqg717LM+XByZbLM+TBWu54oFfW/3/5rDQwMaO7cuWd8Lb1dAABAqswU6vNobEwKlX+ztL7RmYKbke7cATBZdy/sfhlGH4LR5N+iXbE488zu0wkNRol5wRzbmatunxHjLp3zjU6SotHTxn7fzrd4o0+IJGvf3XmeKeN9B+euieT1xDF/j1m/B61+OClVuwAAAFSK4AMAAKSK4AMAAKSK4AMAAKSqehNOcyFZaZqbmGWIZkJaMBIv7aQwo7TLTrR1ShBLZrKrsX2o85IfZZS02eXNTsJqjfmdxSlvNkuMM036DEY5++ioN7Zz3Nx57pxjmV7PvXMsOIfNvaY6Zb7RuB5XsC13PgAAQKoIPgAAQKoIPgAAQKoIPgAAQKoIPgAAQKqquNqlJlEFRnAbERmy7NDnVl44md3RXOrbWZ49XHyRN7ax3HZsMJZPlqR3B5OP7TSlkxQaG5Jv7FYgGEs/xzHvfVvVLm4bAWNsu3GkI8MGa06TM5fT6FOS9b5DvXltqU3euiGOjCQftzTzucKdDwAAkCqCDwAAkCqCDwAAkCqCDwAAkCqCDwAAkKqqrXaJhYJikl4IZn8VqweCmx1tsCtOcsa+O9tKCnPmJt94wvy8jR4KYcw75tGpGjH6o0iyKk5KQ6esoZ1M/pB3qwCMY24cM0lSffJri91HyGH204kFo5qtwajKkhTqkx+3OGL20zHEYaPiRFJoajQ2Nq7nFWzLnQ8AAJAqgg8AAJAqgg8AAJAqgg8AAJAqgg8AAJCqqq12eS+bv/KM/uhmpAcjI73GzAo3KnVCo5HdLK8CIY6b/ReM/g2xpdkb2xDcvhODQ8bgZmWVM8/NvhNOz4xgVCdJ5+D6kJFYyq6vjCaS9z+SZPXEiePm5zVhXNeKXjVbcKrZ8sl7s0hmpU6dcY5VUIXHnQ8AAJAqgg8AAJAqgg8AAJAqgg8AAJAqgg8AAJCq6q12CSFRRr+biW9nVxvCHKNyY9LLhrd6CZiZ2U7viOD2tHGYPS9Cy5zkG5v9VZx+PE61iuRVnMR3B6yxraout59O0ehxYl7XnIoTOVUbkjSe/LgFp/JCst63PbZTmVUye1Y51+Rx45oaZ77f3PkAAACpIvgAAACpIvgAAACpIvgAAACpqt6E04TLq7usJCNzCeQ4OpZ4Wzs5qr4u+bZOMpukWEi+fHPIt1hjV7Ic8LkWjaRRd5nw4HzeRrKqJO88MZN8nXluL6dvLVttLq9uiGPm8urO2AWzAMBZVt6c5zmjgMAvnDDnagq48wEAAFJF8AEAAFJF8AEAAFJF8AEAAFJF8AEAAFJVtdUuobFRIZcg49esXohORru57HRoMJbEzZlLIDuZ3W4VgFN5YVYYWfPFyaSXrOoHp0JIknRqOPm2dcbnJTOT31zqOxrL8cdidkv559wWBga3ki4arR/c9x0nzWXKnbGNKiG3wig0NiTf2DnmpZn/HuHOBwAASBXBBwAASBXBBwAASBXBBwAASFXFwcd///d/6w/+4A/0kY98RE1NTfr1X/91HTlypPzzGKO2bNmiBQsWqLGxUTfddJNeffXVc7rTAABg9qoojfnkyZP69Kc/rc9//vP60Y9+pHnz5uk///M/ddFFF5Vfs23bNm3fvl2PPvqorrjiCn3729/WqlWrdOzYMbW0zLwPRxwbUwwJsqQzzG52ORnOVnazJE0YlRs13g20UGtUfQwMWWM7PTPCxRd5YxvVUcGs+rAqs8y+EVaNkFtpk09eaRPMajZULrrVi0YPJPfzDkZvF7vnlLO9U0kXZ14RVtFV/zvf+Y4WLlyoRx55pPzcr/zKr/x83Bi1Y8cObd68WWvWrJEk7dmzR21tbdq7d6/uvPPOSoYDAAAXoIq+sj755JNaunSpfu/3fk/z5s3Ttddeq4cffrj88+PHj6uvr09dXV3l5/L5vFauXKlDhw6d9t8sFAoaHByc8gAAABeuioKPN954Q7t27VJnZ6eefvpp3XXXXfqjP/ojPfbYY5Kkvr4+SVJbW9uU7dra2so/+6Cenh61traWHwsXLkzyPgAAwCxRUfBRKpV03XXXqbu7W9dee63uvPNOffWrX9WuXbumvO6DfyuLMX7o3882bdqkgYGB8qO3t7fCtwAAAGaTioKP+fPn68orr5zy3Kc+9Sm99dZbkqT29nZJmnaXo7+/f9rdkPfl83nNnTt3ygMAAFy4Kko4/fSnP61jx45Nee7f//3ftWjRIklSR0eH2tvbdeDAAV177bWSpGKxqIMHD+o73/lOZXuWy0khQRWFmyWcIbuCwRrcyOx2M9JHRhNv61Qv2Mz+C85xc3tWWP1V3IoyY547lVGSvGPuXlucPkS5DJdkGp+9FYROxYp1jrjGk1fpuJxrS4wz3++KzuQ//uM/1ooVK9Td3a3f//3f17/+679q9+7d2r17t6T3PugNGzaou7tbnZ2d6uzsVHd3t5qamrR27drK3gUAALggVRR83HDDDXriiSe0adMmfetb31JHR4d27NihO+64o/yajRs3anR0VOvXr9fJkye1bNky7d+/v6I1PgAAwIUrRPte4rk1ODio1tZW3dxyh2pDgttes3iRMeuWstOW3mXfjk6+faZ/djEXIXJatJdODVtjW7eUzUXGrD+7uLfCc8k/s1g03/ds/bOLs99ZM34f2HPNuSa7c83g/NllIhb1zPAPNDAwcNb8TXq7AACAVJnZW+fR5KQUKo/A7EQ84+5DpgmjbqRsfCN0hTlzkm+c5Y0799voRIbfyhzuEufOHSN3njrntzeydYfP2W9JVhsB99ri3FwPZusG5y6bszS7JIU64zNz57lzN7khn3zbUpBmeFOWOx8AACBVBB8AACBVBB8AACBVBB8AACBVBB8AACBVVVvtEscnFUPl2cZ2drSztKw3slfBYL9vIxs+yzVGzLU2HHFoyPsHMqyOsipOGhussaOzRolbzVZjVDCYFQjROcfMyguHNVcka12YWPLOEbdixWEdNfPaECeTH3Pr865gW+58AACAVBF8AACAVBF8AACAVBF8AACAVFVdwun7S/FOxGQJMyFml4Co6CUJBSdjtWTGkc7yy86y0ZLCLG1cFWPyxnCSJCOZLiY8P94XnHQ4c67Zx80QnHPUvLZE5xzLkDVXZH7e5jU1xuwajeZK2c1z5/oQnLzo//OeZ7KkftUFH0P/p4Lgnyf+Idk/kF0zQJ/XqBRIx2DWOwDMAoWsdyA7Q0NDam1tPeNrQnS6/pwHpVJJP/3pT9XS0nLakp/BwUEtXLhQvb29Z23Zi5/juFWOY5YMx61yHLNkOG6VO5/HLMaooaEhLViwQLmzNN6sujsfuVxOl1122VlfN3fuXCZbAhy3ynHMkuG4VY5jlgzHrXLn65id7Y7H+0g4BQAAqSL4AAAAqZp1wUc+n9cDDzygfD6f9a7MKhy3ynHMkuG4VY5jlgzHrXLVcsyqLuEUAABc2GbdnQ8AADC7EXwAAIBUEXwAAIBUEXwAAIBUEXwAAIBUzbrg4/vf/746OjrU0NCg66+/Xv/8z/+c9S5VrS1btiiEMOXR3t6e9W5Vneeff1633HKLFixYoBCC/uEf/mHKz2OM2rJlixYsWKDGxkbddNNNevXVV7PZ2SpxtmP2la98Zdrcu/HGG7PZ2SrR09OjG264QS0tLZo3b55uu+02HTt2bMprmGvTzeS4Md+m2rVrl66++uryKqbLly/Xj370o/LPq2Gezarg4+/+7u+0YcMGbd68WS+99JI++9nPavXq1Xrrrbey3rWqtXjxYp04caL8OHr0aNa7VHWGh4d1zTXXaOfOnaf9+bZt27R9+3bt3LlThw8fVnt7u1atWlVugvjL6GzHTJJ+67d+a8rc++EPf5jiHlafgwcP6u6779YLL7ygAwcOaGJiQl1dXRoe/nlHSebadDM5bhLz7RdddtllevDBB/Xiiy/qxRdf1M0336xbb721HGBUxTyLs8hv/MZvxLvuumvKc7/2a78Wv/nNb2a0R9XtgQceiNdcc03WuzGrSIpPPPFE+f9LpVJsb2+PDz74YPm5sbGx2NraGv/yL/8ygz2sPh88ZjHGuG7dunjrrbdmsj+zRX9/f5QUDx48GGNkrs3UB49bjMy3mbj44ovjX/3VX1XNPJs1dz6KxaKOHDmirq6uKc93dXXp0KFDGe1V9Xv99de1YMECdXR06Itf/KLeeOONrHdpVjl+/Lj6+vqmzLt8Pq+VK1cy787iueee07x583TFFVfoq1/9qvr7+7PepaoyMDAgSbrkkkskMddm6oPH7X3Mt9ObnJzUvn37NDw8rOXLl1fNPJs1wcfbb7+tyclJtbW1TXm+ra1NfX19Ge1VdVu2bJkee+wxPf3003r44YfV19enFStW6J133sl612aN9+cW864yq1ev1t/+7d/qmWee0V/8xV/o8OHDuvnmm1UoFLLetaoQY9R9992nz3zmM1qyZIkk5tpMnO64Scy30zl69KjmzJmjfD6vu+66S0888YSuvPLKqplntamNdI6EEKb8f4xx2nN4z+rVq8v/fdVVV2n58uX6+Mc/rj179ui+++7LcM9mH+ZdZW6//fbyfy9ZskRLly7VokWL9E//9E9as2ZNhntWHe655x698sor+pd/+ZdpP2OufbgPO27Mt+k++clP6uWXX9a7776rv//7v9e6det08ODB8s+znmez5s7HRz/6UdXU1EyLzPr7+6dFcDi95uZmXXXVVXr99dez3pVZ4/3qIOadZ/78+Vq0aBFzT9LXv/51Pfnkk3r22Wd12WWXlZ9nrp3Zhx2302G+SfX19frEJz6hpUuXqqenR9dcc42+973vVc08mzXBR319va6//nodOHBgyvMHDhzQihUrMtqr2aVQKOjHP/6x5s+fn/WuzBodHR1qb2+fMu+KxaIOHjzIvKvAO++8o97e3l/quRdj1D333KPHH39czzzzjDo6Oqb8nLl2emc7bqfDfJsuxqhCoVA98yy11NZzYN++fbGuri7+9V//dXzttdfihg0bYnNzc/zJT36S9a5VpW984xvxueeei2+88UZ84YUX4u/+7u/GlpYWjtcHDA0NxZdeeim+9NJLUVLcvn17fOmll+Kbb74ZY4zxwQcfjK2trfHxxx+PR48ejV/60pfi/Pnz4+DgYMZ7np0zHbOhoaH4jW98Ix46dCgeP348Pvvss3H58uXxYx/72C/1Mfva174WW1tb43PPPRdPnDhRfoyMjJRfw1yb7mzHjfk23aZNm+Lzzz8fjx8/Hl955ZV4//33x1wuF/fv3x9jrI55NquCjxhjfOihh+KiRYtifX19vO6666aUW2Gq22+/Pc6fPz/W1dXFBQsWxDVr1sRXX301692qOs8++2yUNO2xbt26GON7JZAPPPBAbG9vj/l8Pn7uc5+LR48ezXanM3amYzYyMhK7urripZdeGuvq6uLll18e161bF996662sdztTpztekuIjjzxSfg1zbbqzHTfm23R/+Id/WP49eemll8YvfOEL5cAjxuqYZyHGGNO7zwIAAH7ZzZqcDwAAcGEg+AAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKki+AAAAKn6/wF463MGc+riAQAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(x_picareta_andre_4_amostras[0],aspect='auto')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "# plt.imshow(running_test[60,:,:,0],aspect='auto')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "## Defining the model\n",
    "\n",
    "We then need to define a model. For the lowest possible latency, each layer should have a maximum number of trainable parameters of 4096. This is due to fixed limits in the Vivado compiler, beyond which maximally unrolled (=parallel) compilation will fail. This will allow us to use `strategy = 'latency'` in the hls4ml part, rather than `strategy = 'resource'`, in turn resulting in lower latency"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-08-19 11:58:24.959638: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE4.1 SSE4.2 AVX AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "#Modelo definido com sequencial\n",
    "\n",
    "from tensorflow.keras.models import Sequential\n",
    "from keras.layers import Input\n",
    "from keras.layers import BatchNormalization\n",
    "from keras.layers import Conv2D\n",
    "from keras.regularizers import l1\n",
    "from keras.layers import MaxPooling2D, AveragePooling2D\n",
    "from keras.layers import Activation\n",
    "from keras.layers import Flatten\n",
    "from keras.layers import Dense\n",
    "from keras.regularizers import l2\n",
    "from keras.models import load_model\n",
    "from tensorflow.keras.models import Model\n",
    "\n",
    "weight_decay=1.e-3\n",
    "filters=[16,32,64]                     #number of filter in each convolutional layer\n",
    "neurons=[30,30]                        #number of filter in each dense layer\n",
    "BN=True                                #if true apply batch normalization\n",
    "pool_size=[(2,1),[2,2],[2,2]]          #pool_size for MaxPooling2D layer\n",
    "#pool_size=(2,2)\n",
    "drop_prob=0.2                          #dropout probability\n",
    "x_in=x=Input(shape=(n_rows,n_cols,1))\n",
    "\n",
    "\n",
    "model_baseline_sequencial = Sequential([\n",
    "  Conv2D(filters=filters[0],kernel_size=[3,3],strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\n",
    "         kernel_regularizer=l2(weight_decay),activation='relu', input_shape=(64, 32, 1)),\n",
    "  BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "  AveragePooling2D(pool_size=pool_size[0]),\n",
    "\n",
    "  Conv2D(filters=filters[1],kernel_size=[3,3],strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\n",
    "         kernel_regularizer=l2(weight_decay),activation='relu'),\n",
    "  BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "  AveragePooling2D(pool_size=pool_size[1]),\n",
    "\n",
    "  Conv2D(filters=filters[1],kernel_size=[3,3],strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\n",
    "         kernel_regularizer=l2(weight_decay), activation='relu'),\n",
    "  BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "  AveragePooling2D(pool_size=pool_size[1]),\n",
    "\n",
    "  Flatten(),\n",
    "\n",
    "  Dense(units=neurons[0],kernel_regularizer=l2(weight_decay),use_bias=False,activation='relu'),\n",
    "  BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "\n",
    "  Dense(units=neurons[0],kernel_regularizer=l2(weight_decay),use_bias=False,activation='relu'),\n",
    "  BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "\n",
    "  Dense(units=n_classes),\n",
    "  Activation('softmax')\n",
    "\n",
    "])\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\nfrom tensorflow.keras.layers import Input\\nfrom tensorflow.keras.layers import BatchNormalization\\nfrom tensorflow.keras.layers import Conv2D\\nfrom tensorflow.keras.regularizers import l1\\nfrom tensorflow.keras.layers import MaxPooling2D, AveragePooling2D\\nfrom tensorflow.keras.layers import Activation\\nfrom tensorflow.keras.layers import Flatten\\nfrom tensorflow.keras.layers import Dense\\nfrom tensorflow.keras.regularizers import l2\\nfrom tensorflow.keras.models import load_model\\n\\nfrom tensorflow.keras.models import Model\\n\\nweight_decay=1.e-3\\nfilters=[16,32,64]                     #number of filter in each convolutional layer\\nneurons=[30,30]                        #number of filter in each dense layer\\nBN=True                                #if true apply batch normalization\\npool_size=[(2,1),[2,2],[2,2]]          #pool_size for MaxPooling2D layer\\n#pool_size=(2,2)\\ndrop_prob=0.2                          #dropout probability\\nx_in=x=Input(shape=(n_rows,n_cols,1))\\n\\n\\nx1=Conv2D(filters=filters[0],kernel_size=(3,3),strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\\n         kernel_regularizer=l2(weight_decay))(x)\\nx2 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x1)\\nx3=Activation(\\'relu\\')(x2)\\nx4=AveragePooling2D(pool_size=pool_size[0])(x3)\\n\\nx5=Conv2D(filters=filters[1],kernel_size=(3,3),strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\\n         kernel_regularizer=l2(weight_decay))(x4)\\nx6 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x5)\\nx7=Activation(\\'relu\\')(x6)\\nx8=AveragePooling2D(pool_size=pool_size[1])(x7)\\n\\nx9=Conv2D(filters=filters[2],kernel_size=(3,3),strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\\n         kernel_regularizer=l2(weight_decay))(x8)\\nx10 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay),)(x9)\\nx11=Activation(\\'relu\\')(x10)\\nx12=AveragePooling2D(pool_size=pool_size[2])(x11)\\n        \\nx13 = Flatten()(x12)\\n\\nx14=Dense(neurons[0],kernel_regularizer=l2(weight_decay),use_bias=False)(x13)\\nx15 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x14)\\nx16=Activation(\\'relu\\')(x15)\\n\\nx17=Dense(neurons[1],kernel_regularizer=l2(weight_decay),use_bias=False)(x16)\\nx18 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x17)\\nx19=Activation(\\'relu\\')(x18)\\n\\nx20=Dense(int(n_classes))(x19)\\nx_out_act=Activation(\\'softmax\\')(x20)\\n\\n\\n\\nmodel_baseline=Model(inputs=[x_in],outputs=[x_out_act],name=\\'keras_baseline\\')\\n'"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "from tensorflow.keras.layers import Input\n",
    "from tensorflow.keras.layers import BatchNormalization\n",
    "from tensorflow.keras.layers import Conv2D\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from tensorflow.keras.layers import MaxPooling2D, AveragePooling2D\n",
    "from tensorflow.keras.layers import Activation\n",
    "from tensorflow.keras.layers import Flatten\n",
    "from tensorflow.keras.layers import Dense\n",
    "from tensorflow.keras.regularizers import l2\n",
    "from tensorflow.keras.models import load_model\n",
    "\n",
    "from tensorflow.keras.models import Model\n",
    "\n",
    "weight_decay=1.e-3\n",
    "filters=[16,32,64]                     #number of filter in each convolutional layer\n",
    "neurons=[30,30]                        #number of filter in each dense layer\n",
    "BN=True                                #if true apply batch normalization\n",
    "pool_size=[(2,1),[2,2],[2,2]]          #pool_size for MaxPooling2D layer\n",
    "#pool_size=(2,2)\n",
    "drop_prob=0.2                          #dropout probability\n",
    "x_in=x=Input(shape=(n_rows,n_cols,1))\n",
    "\n",
    "\n",
    "x1=Conv2D(filters=filters[0],kernel_size=(3,3),strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\n",
    "         kernel_regularizer=l2(weight_decay))(x)\n",
    "x2 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x1)\n",
    "x3=Activation('relu')(x2)\n",
    "x4=AveragePooling2D(pool_size=pool_size[0])(x3)\n",
    "\n",
    "x5=Conv2D(filters=filters[1],kernel_size=(3,3),strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\n",
    "         kernel_regularizer=l2(weight_decay))(x4)\n",
    "x6 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x5)\n",
    "x7=Activation('relu')(x6)\n",
    "x8=AveragePooling2D(pool_size=pool_size[1])(x7)\n",
    "\n",
    "x9=Conv2D(filters=filters[2],kernel_size=(3,3),strides=[1,1],kernel_initializer=\"he_normal\",use_bias=False,\n",
    "         kernel_regularizer=l2(weight_decay))(x8)\n",
    "x10 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay),)(x9)\n",
    "x11=Activation('relu')(x10)\n",
    "x12=AveragePooling2D(pool_size=pool_size[2])(x11)\n",
    "        \n",
    "x13 = Flatten()(x12)\n",
    "\n",
    "x14=Dense(neurons[0],kernel_regularizer=l2(weight_decay),use_bias=False)(x13)\n",
    "x15 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x14)\n",
    "x16=Activation('relu')(x15)\n",
    "\n",
    "x17=Dense(neurons[1],kernel_regularizer=l2(weight_decay),use_bias=False)(x16)\n",
    "x18 = BatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay))(x17)\n",
    "x19=Activation('relu')(x18)\n",
    "\n",
    "x20=Dense(int(n_classes))(x19)\n",
    "x_out_act=Activation('softmax')(x20)\n",
    "\n",
    "\n",
    "\n",
    "model_baseline=Model(inputs=[x_in],outputs=[x_out_act],name='keras_baseline')\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "#model_baseline.summary()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "Lets check if this model can be implemented completely unrolled (=parallel)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Callbacks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.callbacks import EarlyStopping,ModelCheckpoint,ReduceLROnPlateau\n",
    "filepath_baseline=\"best_baseline_Andre_sequencial.h5\"\n",
    "\n",
    "patience     =30     #number of epochs with no improvement after which tranning will stop\n",
    "lr_factor    =0.1    #factor by which the learning rate will be reduced. new_lr = lr * factor\n",
    "lr_patience  =5     #number of epochs with no improvement after which learning rate will be reduced.\n",
    "lr_min_delta =0.0001 #threshold for measuring the new optimum, to only focus on significant changes (min_delta).\n",
    "lr_cooldown  =4     #number of epochs to wait before resuming normal operation after lr has been reduced.\n",
    "lr_minimum   =0     #lower bound on the learning rate.\n",
    "\n",
    "early_stop=EarlyStopping(monitor='val_accuracy',patience=patience,verbose=1,restore_best_weights=True) #early stopping\n",
    "\n",
    "#Save the best model\n",
    "checkpoint = ModelCheckpoint(filepath_baseline,save_weights_only=False, monitor='val_accuracy', verbose=1,\n",
    "                             save_best_only=True, mode='max')\n",
    "\n",
    "#Reduce the learning rate when the results are not improving\n",
    "reduce_lr = ReduceLROnPlateau(monitor='val_accuracy', factor=lr_factor, patience=lr_patience,\n",
    "                                mode='auto', verbose=1, min_delta=lr_min_delta,\n",
    "                                 cooldown=lr_cooldown, min_lr=lr_minimum)\n",
    "\n",
    "callbacks_list_baseline=[early_stop,checkpoint,reduce_lr]\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Training"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "validation_split = 0.20 # proportion of the trainning data that will be used for validation\n",
    "batch_size=32           #batch size\n",
    "lr=0.0001               #learning_rate\n",
    "epochs=100\n",
    "#number of epochs\n",
    "\n",
    "train_baseline_sequencial = False\n",
    "if train_baseline_sequencial==True:\n",
    "    opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "    model_baseline_sequencial.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n",
    "    history = model_baseline_sequencial.fit(x=x_train,y=y_cat_train,batch_size=batch_size ,epochs=epochs,\n",
    "              validation_data=[x_val,y_cat_val],callbacks=callbacks_list_baseline)\n",
    "else:\n",
    "    model_baseline_sequencial=load_model(filepath_baseline)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"\\nvalidation_split = 0.20 # proportion of the trainning data that will be used for validation\\nbatch_size=32           #batch size\\nlr=0.0001               #learning_rate\\nepochs=100\\n#number of epochs\\n\\ntrain_baseline = False\\nif train_baseline==True:\\n    opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\\n    model_baseline.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\\n    history = model_baseline.fit(x=x_train,y=y_cat_train,batch_size=batch_size ,epochs=epochs,\\n              validation_data=[x_val,y_cat_val],callbacks=callbacks_list_baseline)\\nelse:\\n    model_baseline=load_model(filepath_baseline)\\n\""
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "validation_split = 0.20 # proportion of the trainning data that will be used for validation\n",
    "batch_size=32           #batch size\n",
    "lr=0.0001               #learning_rate\n",
    "epochs=100\n",
    "#number of epochs\n",
    "\n",
    "train_baseline = False\n",
    "if train_baseline==True:\n",
    "    opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "    model_baseline.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n",
    "    history = model_baseline.fit(x=x_train,y=y_cat_train,batch_size=batch_size ,epochs=epochs,\n",
    "              validation_data=[x_val,y_cat_val],callbacks=callbacks_list_baseline)\n",
    "else:\n",
    "    model_baseline=load_model(filepath_baseline)\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Modelo no formato sequencial"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " conv2d (Conv2D)             (None, 62, 30, 16)        144       \n",
      "                                                                 \n",
      " batch_normalization (BatchN  (None, 62, 30, 16)       64        \n",
      " ormalization)                                                   \n",
      "                                                                 \n",
      " average_pooling2d (AverageP  (None, 31, 30, 16)       0         \n",
      " ooling2D)                                                       \n",
      "                                                                 \n",
      " conv2d_1 (Conv2D)           (None, 29, 28, 32)        4608      \n",
      "                                                                 \n",
      " batch_normalization_1 (Batc  (None, 29, 28, 32)       128       \n",
      " hNormalization)                                                 \n",
      "                                                                 \n",
      " average_pooling2d_1 (Averag  (None, 14, 14, 32)       0         \n",
      " ePooling2D)                                                     \n",
      "                                                                 \n",
      " conv2d_2 (Conv2D)           (None, 12, 12, 32)        9216      \n",
      "                                                                 \n",
      " batch_normalization_2 (Batc  (None, 12, 12, 32)       128       \n",
      " hNormalization)                                                 \n",
      "                                                                 \n",
      " average_pooling2d_2 (Averag  (None, 6, 6, 32)         0         \n",
      " ePooling2D)                                                     \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 1152)              0         \n",
      "                                                                 \n",
      " dense (Dense)               (None, 30)                34560     \n",
      "                                                                 \n",
      " batch_normalization_3 (Batc  (None, 30)               120       \n",
      " hNormalization)                                                 \n",
      "                                                                 \n",
      " dense_1 (Dense)             (None, 30)                900       \n",
      "                                                                 \n",
      " batch_normalization_4 (Batc  (None, 30)               120       \n",
      " hNormalization)                                                 \n",
      "                                                                 \n",
      " dense_2 (Dense)             (None, 4)                 124       \n",
      "                                                                 \n",
      " activation (Activation)     (None, 4)                 0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 50,112\n",
      "Trainable params: 49,832\n",
      "Non-trainable params: 280\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model_baseline_sequencial.summary()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "278/278 [==============================] - 2s 5ms/step - loss: 0.3222 - accuracy: 0.9976\n",
      "278/278 [==============================] - 1s 5ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[7438,    0,    0,    0],\n",
       "       [   4,  480,    7,    1],\n",
       "       [   0,    2,  399,    0],\n",
       "       [   7,    0,    0,  545]])"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from sklearn.metrics import confusion_matrix\n",
    "model_baseline_sequencial.evaluate(x_train,y_cat_train)\n",
    "y_pred_cat=model_baseline_sequencial.predict(x_train)\n",
    "y_pred=np.argmax(y_pred_cat,axis=1)\n",
    "cm=confusion_matrix(y_train,y_pred)\n",
    "cm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "119/119 [==============================] - 1s 5ms/step - loss: 0.3499 - accuracy: 0.9929\n",
      "119/119 [==============================] - 1s 5ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[3249,    0,    0,    1],\n",
       "       [   8,  176,    5,    8],\n",
       "       [   1,    0,  142,    0],\n",
       "       [   2,    2,    0,  214]])"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_baseline_sequencial.evaluate(x_val,y_cat_val)\n",
    "y_pred_val_cat=model_baseline_sequencial.predict(x_val)\n",
    "y_pred_val=np.argmax(y_pred_val_cat,axis=1)\n",
    "cm_val=confusion_matrix(np.argmax(y_cat_val, axis=1),y_pred_val) # create confusion matrix\n",
    "cm_val"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "49/49 [==============================] - 0s 6ms/step - loss: 0.3399 - accuracy: 0.9935\n",
      "49/49 [==============================] - 0s 5ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[1280,    0,    0,    0],\n",
       "       [   6,   86,    1,    1],\n",
       "       [   1,    1,   75,    0],\n",
       "       [   0,    0,    0,   90]])"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_baseline_sequencial.evaluate(x_test,y_cat_test)\n",
    "y_pred_test_cat=model_baseline_sequencial.predict(x_test)\n",
    "y_pred_test=np.argmax(y_pred_test_cat,axis=1)\n",
    "cm_test=confusion_matrix(np.argmax(y_cat_test, axis=1),y_pred_test)\n",
    "cm_test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "334/334 [==============================] - 2s 5ms/step\n",
      "22/22 [==============================] - 0s 5ms/step\n",
      "17/17 [==============================] - 0s 6ms/step\n",
      "25/25 [==============================] - 0s 5ms/step\n",
      "10688 689 544 770\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAnQAAAHbCAYAAABCywdpAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAABxyUlEQVR4nO3de1hU5fo//vcIM8MhGAWEAUVENwKGpmKhmIGioEHsstI25s5SszQNlUyynWh9oSwP5TENwQLFXYq51UhMJA0PeKA8ZZYnTBAj5KAICM/vj36sj8OAMMQAC9+v61rX5TzrXms991rM4z3rMKMQQggQERERkWy1a+kOEBEREdHfw4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMseCjqiFxMfHQ6FQSJOZmRm0Wi2GDBmCmJgY5OXlGW2bFy9ebPJ1G8rf3x/+/v5Ntr4NGzZg6dKlTba+u+3duxcKhQJ79+41yvpbs5UrVyI+Pr6lu0FE9WBBR9TC4uLicODAAaSmpmLFihXo06cPPvjgA3h6emL37t0t3T3ZMGZB169fPxw4cAD9+vUzyvpbMxZ0RPJg2tIdILrfeXl5oX///tLrp59+GjNmzMCjjz6KUaNG4dy5c3BwcGjBHrY9lZWVuHPnDtRqdYPira2tMWDAACP3ioio8XiGjqgV6tKlCxYtWoTi4mJ8+umnUvuRI0fw3HPPoWvXrjA3N0fXrl3xr3/9C5cuXdJbx8GDBzFo0CCYmZnByckJkZGRqKio0IurqqrCwoUL4eHhAbVaDXt7e/z73//GlStXdOKOHz+OkJAQ2NvbQ61Ww8nJCcHBwXpxNQkhsHDhQri4uMDMzAz9+vXDN998U2tsUVERIiIi4OrqCpVKhU6dOiE8PBw3b9685zb8/f2xY8cOXLp0SecyNgBcvHgRCoUCCxcuxHvvvQdXV1eo1WqkpaVJ+zQ0NBQ2NjYwMzND37598d///ldn/bVdch0/fjweeOAB/Prrr3j88cfxwAMPwNnZGbNmzUJZWZnO8vPnz4ePjw9sbGxgbW2Nfv36ITY2FkIInbiuXbsiJCQE27dvR9++fWFubg5PT09s374dwF+XzD09PWFpaYlHHnkER44c0dsXDcmn+tJ7WloaXn31VdjZ2cHW1hajRo3C1atXdfpz6tQppKenS/u0a9eu0vzLly/j+eefl/4mPD09sWjRIlRVVd3zeBFR0+MZOqJW6vHHH4eJiQm+//57qe3ixYtwd3fHc889BxsbG+Tk5GDVqlV4+OGHcfr0adjZ2QEATp8+jYCAAHTt2hXx8fGwsLDAypUrsWHDBr3tvPrqq1izZg1ee+01hISE4OLFi/jPf/6DvXv34tixY7Czs8PNmzcxfPhwuLq6YsWKFXBwcEBubi7S0tJQXFx8zzzmz5+P+fPnY8KECXjmmWeQnZ2NSZMmobKyEu7u7lLcrVu34OfnhytXruCtt95C7969cerUKbzzzjs4ceIEdu/eLRVpNa1cuRIvv/wyfvvtNyQnJ9ca88knn6BHjx746KOPYG1tDTc3N6SlpWHEiBHw8fHB6tWrodFokJSUhDFjxuDWrVsYP378PXOrqKhAaGgoJkyYgFmzZuH777/Hu+++C41Gg3feeUfnuE2ePBldunQB8FexPW3aNPz+++86cQDw448/IjIyEnPnzoVGo8H8+fMxatQoREZG4rvvvkN0dDQUCgXefPNNhISE4MKFCzA3NwcAg/OZOHEigoODsWHDBmRnZ+ONN97A888/jz179gAAkpOT8cwzz0Cj0WDlypUAIJ3VvH79Onx9fVFeXo53330XXbt2xfbt2xEREYHffvtNiieiZiKIqEXExcUJACIzM7POGAcHB+Hp6Vnn/Dt37oiSkhJhaWkpPv74Y6l9zJgxwtzcXOTm5urEenh4CADiwoULQgghzpw5IwCIKVOm6Kz30KFDAoB46623hBBCHDlyRAAQW7duNSjHgoICYWZmJp566imd9h9++EEAEH5+flJbTEyMaNeund7++OqrrwQAsXPnzntuKzg4WLi4uOi1X7hwQQAQ3bt3F+Xl5TrzPDw8RN++fUVFRYVOe0hIiHB0dBSVlZVCCCHS0tIEAJGWlibFvPDCCwKA+O9//6uz7OOPPy7c3d3r7GdlZaWoqKgQCxYsELa2tqKqqkqa5+LiIszNzcWVK1ektqysLAFAODo6ips3b0rtW7duFQDEtm3bDM6n+m+v5nFfuHChACBycnKktgcffFDnOFWbM2eOACAOHTqk0/7qq68KhUIhzp49W+c+IKKmx0uuRK2YqHFJrqSkBG+++Sb+8Y9/wNTUFKampnjggQdw8+ZNnDlzRopLS0tDQECAzr13JiYmGDNmjM76qi871jxz88gjj8DT0xPfffcdAOAf//gHOnTogDfffBOrV6/G6dOnG9T/AwcO4Pbt2xg7dqxOu6+vL1xcXHTatm/fDi8vL/Tp0wd37tyRpqCgoCZ5wjQ0NBRKpVJ6/euvv+Lnn3+W+nb3Nh9//HHk5OTg7Nmz91ynQqHAE088odPWu3dvvUvge/bswbBhw6DRaGBiYgKlUol33nkH+fn5ek8z9+nTB506dZJee3p6AvjrsrKFhYVee/W2GpNPaGioXt/vXue97NmzBz179sQjjzyi0z5+/HgIIaSzfETUPFjQEbVSN2/eRH5+PpycnKS2sLAwLF++HBMnTsS3336Lw4cPIzMzEx07dkRpaakUl5+fD61Wq7fOmm35+fkAAEdHR71YJycnab5Go0F6ejr69OmDt956Cw8++CCcnJwwb968Wu/Lq7n+hvTl2rVr+Omnn6BUKnUmKysrCCHwxx9/1LmdhqiZ47Vr1wAAERERetucMmUKANS7TQsLC5iZmem0qdVq3L59W3p9+PBhBAYGAgDWrl2LH374AZmZmZg7dy4A6Bw3ALCxsdF5rVKp7tleva3G5GNra6vX99r6VJv8/Pw6/26q5xNR8+E9dESt1I4dO1BZWSl9V1thYSG2b9+OefPmYc6cOVJcWVkZ/vzzT51lbW1tkZubq7fOmm3V/6Hn5OSgc+fOOvOuXr0q3ZMHAL169UJSUhKEEPjpp58QHx+PBQsWwNzcXKc/ta2/rr7cfYO9nZ0dzM3NsW7dulrXdXdfGqPm/XfV64uMjMSoUaNqXebue/waKykpCUqlEtu3b9cp/rZu3fq313235sqnmq2tLXJycvTaqx+q+LvHi4gMw4KOqBW6fPkyIiIioNFoMHnyZAB/FSRCCL2v2vjss89QWVmp0zZkyBBs27YN165dky67VlZWYtOmTTpxQ4cOBQAkJCTg4YcfltozMzNx5swZ6SzS3RQKBR566CEsWbIE8fHxOHbsWJ15DBgwAGZmZkhMTMTTTz8ttWdkZODSpUs6BV1ISAiio6Nha2sLV1fXe+2eWqnV6gadWarm7u4ONzc3/Pjjj4iOjjZ4ew2lUChgamoKExMTqa20tBRffPFFk27HWPnUtV8DAgIQExODY8eO6Xw/3+effw6FQoEhQ4Y0WR+IqH4s6Iha2MmTJ6V7nfLy8rBv3z7ExcXBxMQEycnJ6NixI4C/vgvtsccew4cffgg7Ozt07doV6enpiI2NRfv27XXW+fbbb2Pbtm0YOnQo3nnnHVhYWGDFihV6X//h7u6Ol19+GcuWLUO7du0wcuRI6SlXZ2dnzJgxA8Bf97etXLkSTz75JLp16wYhBLZs2YIbN25g+PDhdebWoUMHRERE4L333sPEiRPx7LPPIjs7G1FRUXqXXMPDw7F582Y89thjmDFjBnr37o2qqipcvnwZu3btwqxZs+Dj41Pntnr16oUtW7Zg1apV8Pb2Rrt27XS+3682n376KUaOHImgoCCMHz8enTp1wp9//okzZ87g2LFj+PLLL++5fEMEBwdj8eLFCAsLw8svv4z8/Hx89NFHDf4OPEMYI5/qM7ObNm1Ct27dYGZmhl69emHGjBn4/PPPERwcjAULFsDFxQU7duzAypUr8eqrr6JHjx5Nnh8R3UNLPpFBdD+rftKwelKpVMLe3l74+fmJ6OhokZeXp7fMlStXxNNPPy06dOggrKysxIgRI8TJkyeFi4uLeOGFF3Rif/jhBzFgwAChVquFVqsVb7zxhlizZo3OU65C/PXU5QcffCB69OghlEqlsLOzE88//7zIzs6WYn7++Wfxr3/9S3Tv3l2Ym5sLjUYjHnnkEREfH19vnlVVVSImJkY4OzsLlUolevfuLf73v/8JPz8/vacnS0pKxNtvvy3c3d2FSqUSGo1G9OrVS8yYMUPnid3a/Pnnn+KZZ54R7du3FwqFQlQPb9VPuX744Ye1Lvfjjz+K0aNHC3t7e6FUKoVWqxVDhw4Vq1evlmLqesrV0tJSb33z5s0TNYfWdevWCXd3d6FWq0W3bt1ETEyMiI2N1TsWLi4uIjg4WG+dAMTUqVN12urKqyH51PWEdW15Xrx4UQQGBgorKysBQOdJ4kuXLomwsDBha2srlEqlcHd3Fx9++KH0NC0RNR+FEDUeoyMiIiIiWeFTrkREREQyx4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FXSsVHx8PhUIhTWZmZtBqtRgyZAhiYmKQl5fX0l2UKBQKREVF1RtXndPFixebbNvjx49H165dm2x9d5s5cyYUCgVCQkKMsn7gr3332muv1Ru3d+9eKBQK7N2712h9AYCVK1ciPj7eqNsg4vjWMMYa3/bt24fRo0ejU6dOUKlU0Gg08PX1xapVq3Dz5s0m315tDBnTjDnOtyWmLd0Bure4uDh4eHigoqICeXl52L9/Pz744AN89NFH2LRpE4YNG9bSXcSBAwfQuXPnlu5Gk6qoqEBCQgIAICUlBb///js6derUYv3p168fDhw4gJ49exp1OytXroSdnR3Gjx9v1O0QARzfWsK8efOwYMEC+Pr64t1330X37t1x69YtZGRkICoqCr/88guWLFli9H4015h2P2FB18p5eXmhf//+0uunn34aM2bMwKOPPopRo0bh3LlzcHBwaMEeAgMGDGjR7RvD119/jevXryM4OBg7duzA+vXr8dZbb7VYf6ytrdvkfqb7G8e35vXll19iwYIFmDBhAtauXQuFQiHNGzlyJGbPno0DBw40ybZKS0thbm6u115RUQGFQsExzQh4yVWGunTpgkWLFqG4uBiffvqpzrwjR44gNDQUNjY2MDMzQ9++ffHf//5XJ6b60kBaWhpeffVV2NnZwdbWFqNGjcLVq1d1Yvfs2QN/f3/Y2trC3NwcXbp0wdNPP41bt25JMbVdkjh48CAGDRoEMzMzODk5ITIyEhUVFXq5bNq0CYGBgXB0dIS5uTk8PT0xZ86cWk/7x8fHw93dHWq1Gp6envj8889r3T/l5eV477334OHhAbVajY4dO+LFF1/E9evX77lf7xYbGwuVSoW4uDg4OzsjLi4OQgidmOpLBhs2bMCbb74JR0dHPPDAA3jiiSdw7do1FBcX4+WXX4adnR3s7Ozw4osvoqSkpNbtffrpp+jRowfUajV69uyJpKSkWrdV8/JEUx7vrl274tSpU0hPT5cuhd19maOoqAgRERFwdXWFSqVCp06dEB4e3myXaOj+wPHNeOPbggUL0KFDB3zyySc6xVw1KysrBAYGSq9v376NyMhInff81KlTcePGDZ3lunbtipCQEGzZsgV9+/aFmZkZ5s+fL41bX3zxBWbNmoVOnTpBrVbj119/rXNMa+h+mD9/Pnx8fGBjYwNra2v069cPsbGxeuP0fUVQqxQXFycAiMzMzFrnl5SUCBMTExEQECC17dmzR6hUKjF48GCxadMmkZKSIsaPHy8AiLi4OL11d+vWTUybNk18++234rPPPhMdOnQQQ4YMkeIuXLggzMzMxPDhw8XWrVvF3r17RWJiohg3bpwoKCiQ4gCIefPmSa9PnTolLCwsRM+ePcXGjRvF119/LYKCgkSXLl0EAHHhwgUp9t133xVLliwRO3bsEHv37hWrV68Wrq6uOv24u8///Oc/xf/+9z+RkJAg/vGPfwhnZ2fh4uIixVVWVooRI0YIS0tLMX/+fJGamio+++wz0alTJ9GzZ09x69atevd9dna2aNeunXj22WeFEEK8/fbbAoDYu3evTlxaWpoAIFxcXMT48eNFSkqKWL16tXjggQfEkCFDxPDhw0VERITYtWuX+OCDD4SJiYmYNm2azjoACGdnZ2lfbdu2TYwYMUIAEF9++aXettLS0qS2pj7ex44dE926dRN9+/YVBw4cEAcOHBDHjh0TQghx8+ZN0adPH2FnZycWL14sdu/eLT7++GOh0WjE0KFDRVVVVb37lagax7fmH9+uXr0qAIgxY8bUGXO3qqoqERQUJExNTcV//vMfsWvXLvHRRx8JS0tL0bdvX3H79m0p1sXFRTg6Oopu3bqJdevWibS0NHH48GFp3OrUqZN45plnxLZt28T27dtFfn5+rWNaQ/eDEEKMHz9exMbGitTUVJGamireffddYW5uLubPn9+g/NoiFnStVH0DnhBCODg4CE9PT+m1h4eH6Nu3r6ioqNCJCwkJEY6OjqKyslJn3VOmTNGJW7hwoQAgcnJyhBBCfPXVVwKAyMrKumdfaw54Y8aMEebm5iI3N1dqu3PnjvDw8NAb8O5WVVUlKioqRHp6ugAgfvzxRyHEX4OYk5OT6Nevn07hcPHiRaFUKnXe6Bs3bhQAxObNm3XWnZmZKQCIlStX3jMXIYRYsGCBACBSUlKEEEKcP39eKBQKMW7cOJ246gHpiSee0GkPDw8XAMT06dN12p988klhY2Oj0wagzn31j3/8Q29bdw9+TX28hRDiwQcfFH5+fnr7JCYmRrRr107v77H6b2Tnzp16yxDVheNb849vBw8eFADEnDlz7plvtZSUFAFALFy4UKd906ZNAoBYs2aN1Obi4iJMTEzE2bNndWKrx63HHntMb/01xzRD9kNNlZWVoqKiQixYsEDY2tretx8weclVxsRdp5Z//fVX/Pzzzxg7diwA4M6dO9L0+OOPIycnB2fPntVZPjQ0VOd17969AQCXLl0CAPTp0wcqlQovv/wy1q9fj/PnzzeoX2lpaQgICNC598XExARjxozRiz1//jzCwsKg1WphYmICpVIJPz8/AMCZM2cAAGfPnsXVq1cRFhamc5nAxcUFvr6+Ouvbvn072rdvjyeeeEJnH/Tp0wdarbbeJ6qEENJl1uHDhwMAXF1d4e/vj82bN6OoqEhvmZpPwXp6egIAgoOD9dr//PNPvcuude2rX3/9FVeuXKm1n8Y43veyfft2eHl5oU+fPjrbCgoKapanb+n+w/Gt6cc3Q+zZswcA9B6QevbZZ2FpaYnvvvtOp713797o0aNHret6+umn692eIfuhun/Dhg2DRqOR9u0777yD/Pz8VvWUdHNiQSdTN2/eRH5+PpycnAAA165dAwBERERAqVTqTFOmTAEA/PHHHzrrsLW11XmtVqsB/HUzKwB0794du3fvhr29PaZOnYru3buje/fu+Pjjj+/Zt/z8fGi1Wr32mm0lJSUYPHgwDh06hPfeew979+5FZmYmtmzZotOP/Pz8Wpevre3atWu4ceMGVCqV3n7Izc3V2wc17dmzBxcuXMCzzz6LoqIi3LhxAzdu3MDo0aNx69YtbNy4UW8ZGxsbndcqleqe7bdv375nDne3VedekzGO971cu3YNP/30k962rKysIISod78SGYLjW+3r/DvjW5cuXQAAFy5cuGd+d+dpamqKjh076rQrFApotVq9scnR0bHOdd1r3t3bAxq2Hw4fPizd67d27Vr88MMPyMzMxNy5cwE0bExri/iUq0zt2LEDlZWV8Pf3BwDY2dkBACIjIzFq1Khal3F3dzd4O4MHD8bgwYNRWVmJI0eOYNmyZQgPD4eDgwOee+65WpextbVFbm6uXnvNtj179uDq1avYu3ev9KkVgN4Nt9UDc0PWWX0DdEpKSq19s7KyqrW9WmxsLABg8eLFWLx4ca3zJ0+efM91GOpeedX8T6masY53Xezs7GBubo5169bdsz9ETYHjW+3r/Dvjm6OjI3r16oVdu3bh1q1bsLCwqDO2ul937tzB9evXdYo6IQRyc3Px8MMP68TX9pBFQ+bdvT2gYfshKSkJSqUS27dvh5mZmdS+devWerfTlrGgk6HLly8jIiICGo1GKi7c3d3h5uaGH3/8EdHR0U2+TRMTE/j4+MDDwwOJiYk4duxYnQPekCFDsG3bNly7dk26LFFZWYlNmzbpxFW/yas/OVer+WSbu7s7HB0dsXHjRunLfoG/Lp1kZGRIn+KBvy5/JiUlobKyEj4+PgblWFBQgOTkZAwaNAjvvfee3vzPPvsMiYmJOHnyJLy8vAxa97189913te6r7t271/n9V8Y63mq1utZPtyEhIYiOjoatrS1cXV2bbHtENXF8M874BgD/+c9/MHr0aEyfPl3va0uAv84qZmRkIDAwEAEBAVi4cCESEhIwY8YMKWbz5s24efMmAgICDN7+vRiyHxQKBUxNTWFiYiK1lZaW4osvvmjSPskNC7pW7uTJk9J9Enl5edi3bx/i4uJgYmKC5ORknU9On376KUaOHImgoCCMHz8enTp1wp9//okzZ87g2LFj+PLLLw3a9urVq7Fnzx4EBwejS5cuuH37tnSG5l5f+Pn2229j27ZtGDp0KN555x1YWFhgxYoVeo/q+/r6okOHDnjllVcwb948KJVKJCYm4scff9SJa9euHd59911MnDgRTz31FCZNmoQbN24gKipK71T8c889h8TERDz++ON4/fXX8cgjj0CpVOLKlStIS0vDP//5Tzz11FO19jsxMRG3b9/G9OnTpTMDd7O1tUViYiJiY2Ob9Is37ezsMHToUPznP/+BpaUlVq5ciZ9//lnvq0tqaurjDQC9evVCUlISNm3ahG7dusHMzAy9evVCeHg4Nm/ejMceewwzZsxA7969UVVVhcuXL2PXrl2YNWtWo/6Dofsbx7fmG9+Av+5/+89//oN3330XP//8MyZMmCB9sfChQ4fw6aefYsyYMQgMDMTw4cMRFBSEN998E0VFRRg0aBB++uknzJs3D3379sW4ceMM2t/1MWQ/BAcHY/HixQgLC8PLL7+M/Px8fPTRR3rF832nRR/JoDpVP6lVPalUKmFvby/8/PxEdHS0yMvLq3W5H3/8UYwePVrY29sLpVIptFqtGDp0qFi9erXeums+YVbzqaMDBw6Ip556Sri4uAi1Wi1sbW2Fn5+f2LZtm85yqPEUmBBC/PDDD2LAgAFCrVYLrVYr3njjDbFmzRq9p8AyMjLEwIEDhYWFhejYsaOYOHGiOHbsmN5XEQghxGeffSbc3NyESqUSPXr0EOvWrRMvvPCC3tNPFRUV4qOPPhIPPfSQMDMzEw888IDw8PAQkydPFufOnatzn/fp00fY29uLsrKyOmMGDBgg7OzsRFlZmbS/7v56kXvt33nz5gkA4vr16zr7burUqWLlypWie/fuQqlUCg8PD5GYmKizbG1PuQrRtMdbiL+eKAsMDBRWVlbSV7JUKykpEW+//bZwd3cXKpVKaDQa0atXLzFjxgydJ/6I6sPxrfnHt7ulp6eLZ555Rjg6OgqlUimsra3FwIEDxYcffiiKioqkuNLSUvHmm28KFxcXoVQqhaOjo3j11Vd1vtZFiL+ecg0ODtbbTl1j5N3zao5pDd0P69atE+7u7kKtVotu3bqJmJgYERsbe88njds6hRD387fwEREREckfn3IlIiIikjkWdEREREQyx4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdE1AC///47nn/+edja2sLCwgJ9+vTB0aNHpflCCERFRcHJyQnm5ubw9/fHqVOndNZRVlaGadOmwc7ODpaWlggNDa3z93qJiAxxX3+xcFVVFa5evQorK6sG/TQJEcmLEALFxcVwcnJCu3aN//xaUFCAQYMGYciQIfjmm29gb2+P3377De3bt5diFi5ciMWLFyM+Ph49evTAe++9h+HDh+Ps2bPSTzKFh4fjf//7H5KSkmBra4tZs2YhJCQER48e1fnW+3vhuEXUtjV63GrRb8FrYdnZ2TpfbsmJE6e2OWVnZ/+tseLNN98Ujz76aJ3zq6qqhFarFe+//77Udvv2baHRaKQvvb1x44ZQKpUiKSlJivn9999Fu3btREpKSoP7wnGLE6f7YzJ03Lqvz9BVf2rOzs6GtbV1C/eGiJpaUVERnJ2d7/mj5Q2xbds2BAUF4dlnn0V6ejo6deqEKVOmYNKkSQCACxcuIDc3F4GBgdIyarUafn5+yMjIwOTJk3H06FFUVFToxDg5OcHLywsZGRkICgqqddtlZWUoKyuTXov//7vgOW4RtU2NHbfu64Ku+nKFtbU1B0aiNuzvXpo8f/48Vq1ahZkzZ+Ktt97C4cOHMX36dKjVavz73/9Gbm4uAEg/1l7NwcEBly5dAgDk5uZCpVKhQ4cOejHVy9cmJiYG8+fP12vnuEXUthk6bvGhCCKielRVVaFfv36Ijo5G3759MXnyZEyaNAmrVq3Sias5AAsh6h2U64uJjIxEYWGhNGVnZzc+ESJqs1jQERHVw9HRET179tRp8/T0xOXLlwEAWq0WAPTOtOXl5Uln7bRaLcrLy1FQUFBnTG3UarV0No5n5YioLizoiIjqMWjQIJw9e1an7ZdffoGLiwsAwNXVFVqtFqmpqdL88vJypKenw9fXFwDg7e0NpVKpE5OTk4OTJ09KMUREjXVf30NHRNQQM2bMgK+vL6KjozF69GgcPnwYa9aswZo1awD8dak1PDwc0dHRcHNzg5ubG6Kjo2FhYYGwsDAAgEajwYQJEzBr1izY2trCxsYGERER6NWrF4YNG9aS6RFRG8CCjoioHg8//DCSk5MRGRmJBQsWwNXVFUuXLsXYsWOlmNmzZ6O0tBRTpkxBQUEBfHx8sGvXLp0n1ZYsWQJTU1OMHj0apaWlCAgIQHx8fIO/g46IqC4KUf0M/H2oqKgIGo0GhYWFvC+FqIl1nbPDaOu++H5wg+La4nu8LeZE1FoYa9xq6JgFNP49znvoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMmdwQff999/jiSeegJOTExQKBbZu3aozXwiBqKgoODk5wdzcHP7+/jh16pROTFlZGaZNmwY7OztYWloiNDQUV65c0YkpKCjAuHHjoNFooNFoMG7cONy4cUMn5vLly3jiiSdgaWkJOzs7TJ8+HeXl5YamRERERCRrBhd0N2/exEMPPYTly5fXOn/hwoVYvHgxli9fjszMTGi1WgwfPhzFxcVSTHh4OJKTk5GUlIT9+/ejpKQEISEhqKyslGLCwsKQlZWFlJQUpKSkICsrC+PGjZPmV1ZWIjg4GDdv3sT+/fuRlJSEzZs3Y9asWYamRERERCRrBn8P3ciRIzFy5Mha5wkhsHTpUsydOxejRo0CAKxfvx4ODg7YsGEDJk+ejMLCQsTGxuKLL76QvkwzISEBzs7O2L17N4KCgnDmzBmkpKTg4MGD8PHxAQCsXbsWAwcOxNmzZ+Hu7o5du3bh9OnTyM7OhpOTEwBg0aJFGD9+PP7f//t/fJyfiIiI7htNeg/dhQsXkJubi8DAQKlNrVbDz88PGRkZAICjR4+ioqJCJ8bJyQleXl5SzIEDB6DRaKRiDgAGDBgAjUajE+Pl5SUVcwAQFBSEsrIyHD16tNb+lZWVoaioSGciIiIikrsmLeiqf5i65g9NOzg4SPNyc3OhUqnQoUOHe8bY29vrrd/e3l4npuZ2OnToAJVKpfcD2dViYmKke/I0Gg2cnZ0bkSURERFR62KUp1wVCoXOayGEXltNNWNqi29MzN0iIyNRWFgoTdnZ2ffsExEREZEcNGlBp9VqAUDvDFleXp50Nk2r1aK8vBwFBQX3jLl27Zre+q9fv64TU3M7BQUFqKio0DtzV02tVsPa2lpnIiIiIpK7Ji3oXF1dodVqkZqaKrWVl5cjPT0dvr6+AABvb28olUqdmJycHJw8eVKKGThwIAoLC3H48GEp5tChQygsLNSJOXnyJHJycqSYXbt2Qa1Ww9vbuynTIiIiImrVDH7KtaSkBL/++qv0+sKFC8jKyoKNjQ26dOmC8PBwREdHw83NDW5uboiOjoaFhQXCwsIAABqNBhMmTMCsWbNga2sLGxsbREREoFevXtJTr56enhgxYgQmTZqETz/9FADw8ssvIyQkBO7u7gCAwMBA9OzZE+PGjcOHH36IP//8ExEREZg0aRLPvBEREdF9xeCC7siRIxgyZIj0eubMmQCAF154AfHx8Zg9ezZKS0sxZcoUFBQUwMfHB7t27YKVlZW0zJIlS2BqaorRo0ejtLQUAQEBiI+Ph4mJiRSTmJiI6dOnS0/DhoaG6nz3nYmJCXbs2IEpU6Zg0KBBMDc3R1hYGD766CPD9wIRERGRjCmEEKKlO9FSioqKoNFoUFhYyLN6RE2s65wdRlv3xfeDGxTXFt/jbTEnotbCWONWQ8csoPHvcf6WKxEREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMNXlB17VrVygUCr1p6tSpAIDx48frzRswYIDOOsrKyjBt2jTY2dnB0tISoaGhuHLlik5MQUEBxo0bB41GA41Gg3HjxuHGjRtNnQ4RERFRq9fkBV1mZiZycnKkKTU1FQDw7LPPSjEjRozQidm5c6fOOsLDw5GcnIykpCTs378fJSUlCAkJQWVlpRQTFhaGrKwspKSkICUlBVlZWRg3blxTp0NEpCcmJgYKhQLh4eFSmxACUVFRcHJygrm5Ofz9/XHq1Cmd5RryYZWIqDGavKDr2LEjtFqtNG3fvh3du3eHn5+fFKNWq3VibGxspHmFhYWIjY3FokWLMGzYMPTt2xcJCQk4ceIEdu/eDQA4c+YMUlJS8Nlnn2HgwIEYOHAg1q5di+3bt+Ps2bNNnRIRkSQzMxNr1qxB7969ddoXLlyIxYsXY/ny5cjMzIRWq8Xw4cNRXFwsxTTkwyoRUWMY9R668vJyJCQk4KWXXoJCoZDa9+7dC3t7e/To0QOTJk1CXl6eNO/o0aOoqKhAYGCg1Obk5AQvLy9kZGQAAA4cOACNRgMfHx8pZsCAAdBoNFJMbcrKylBUVKQzERE1VElJCcaOHYu1a9eiQ4cOUrsQAkuXLsXcuXMxatQoeHl5Yf369bh16xY2bNgAoGEfVomIGsuoBd3WrVtx48YNjB8/XmobOXIkEhMTsWfPHixatAiZmZkYOnQoysrKAAC5ublQqVQ6gyUAODg4IDc3V4qxt7fX2569vb0UU5uYmBjpnjuNRgNnZ+cmyJKI7hdTp05FcHAwhg0bptN+4cIF5Obm6nwQVavV8PPzkz5kNuTDam34QZSIGsLUmCuPjY3FyJEj4eTkJLWNGTNG+reXlxf69+8PFxcX7NixA6NGjapzXUIInbN8d/+7rpiaIiMjMXPmTOl1UVERizoiapCkpCQcO3YMmZmZevOqP0g6ODjotDs4OODSpUtSTH0fVmsTExOD+fPn/93uE1EbZ7QzdJcuXcLu3bsxceLEe8Y5OjrCxcUF586dAwBotVqUl5ejoKBAJy4vL08aLLVaLa5du6a3ruvXr+sNqHdTq9WwtrbWmYiI6pOdnY3XX38dCQkJMDMzqzOu5gfK+j5kNiQmMjIShYWF0pSdnW1Y54novmC0gi4uLg729vYIDg6+Z1x+fj6ys7Ph6OgIAPD29oZSqZSejgWAnJwcnDx5Er6+vgCAgQMHorCwEIcPH5ZiDh06hMLCQimGiKipHD16FHl5efD29oapqSlMTU2Rnp6OTz75BKamptIHyZpn2mp+EK3vw2pt+EGUiBrCKAVdVVUV4uLi8MILL8DU9P+u6paUlCAiIgIHDhzAxYsXsXfvXjzxxBOws7PDU089BQDQaDSYMGECZs2ahe+++w7Hjx/H888/j169ekn3rXh6emLEiBGYNGkSDh48iIMHD2LSpEkICQmBu7u7MVIiovtYQEAATpw4gaysLGnq378/xo4di6ysLHTr1g1arVbng2h5eTnS09OlD5kN+bBKRNRYRrmHbvfu3bh8+TJeeuklnXYTExOcOHECn3/+OW7cuAFHR0cMGTIEmzZtgpWVlRS3ZMkSmJqaYvTo0SgtLUVAQADi4+NhYmIixSQmJmL69OnSDcahoaFYvny5MdIhovuclZUVvLy8dNosLS1ha2srtYeHhyM6Ohpubm5wc3NDdHQ0LCwsEBYWBkD3w6qtrS1sbGwQERGh82GViKixjFLQBQYGQgih125ubo5vv/223uXNzMywbNkyLFu2rM4YGxsbJCQk/K1+EhE1ldmzZ6O0tBRTpkxBQUEBfHx8sGvXLoM/rBIRNYZC1FZ53SeKioqg0WhQWFjI+1KImljXOTuMtu6L79/73txqbfE93hZzImotjDVuNXTMAhr/Hjfq99ARERERkfGxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHNNXtBFRUVBoVDoTFqtVpovhEBUVBScnJxgbm4Of39/nDp1SmcdZWVlmDZtGuzs7GBpaYnQ0FBcuXJFJ6agoADjxo2DRqOBRqPBuHHjcOPGjaZOh4iIiKjVM8oZugcffBA5OTnSdOLECWnewoULsXjxYixfvhyZmZnQarUYPnw4iouLpZjw8HAkJycjKSkJ+/fvR0lJCUJCQlBZWSnFhIWFISsrCykpKUhJSUFWVhbGjRtnjHSIiIiIWjVTo6zU1FTnrFw1IQSWLl2KuXPnYtSoUQCA9evXw8HBARs2bMDkyZNRWFiI2NhYfPHFFxg2bBgAICEhAc7Ozti9ezeCgoJw5swZpKSk4ODBg/Dx8QEArF27FgMHDsTZs2fh7u5ujLSIiIiIWiWjnKE7d+4cnJyc4Orqiueeew7nz58HAFy4cAG5ubkIDAyUYtVqNfz8/JCRkQEAOHr0KCoqKnRinJyc4OXlJcUcOHAAGo1GKuYAYMCAAdBoNFJMbcrKylBUVKQzEREREcldkxd0Pj4++Pzzz/Htt99i7dq1yM3Nha+vL/Lz85GbmwsAcHBw0FnGwcFBmpebmwuVSoUOHTrcM8be3l5v2/b29lJMbWJiYqR77jQaDZydnf9WrkREREStQZMXdCNHjsTTTz+NXr16YdiwYdixYweAvy6tVlMoFDrLCCH02mqqGVNbfH3riYyMRGFhoTRlZ2c3KCciIiKi1szoX1tiaWmJXr164dy5c9J9dTXPouXl5Uln7bRaLcrLy1FQUHDPmGvXrult6/r163pn/+6mVqthbW2tMxERERHJndELurKyMpw5cwaOjo5wdXWFVqtFamqqNL+8vBzp6enw9fUFAHh7e0OpVOrE5OTk4OTJk1LMwIEDUVhYiMOHD0sxhw4dQmFhoRRDREREdL9o8qdcIyIi8MQTT6BLly7Iy8vDe++9h6KiIrzwwgtQKBQIDw9HdHQ03Nzc4ObmhujoaFhYWCAsLAwAoNFoMGHCBMyaNQu2trawsbFBRESEdAkXADw9PTFixAhMmjQJn376KQDg5ZdfRkhICJ9wJSIiovtOkxd0V65cwb/+9S/88ccf6NixIwYMGICDBw/CxcUFADB79myUlpZiypQpKCgogI+PD3bt2gUrKytpHUuWLIGpqSlGjx6N0tJSBAQEID4+HiYmJlJMYmIipk+fLj0NGxoaiuXLlzd1OkREREStnkIIIVq6Ey2lqKgIGo0GhYWFvJ+OqIl1nbPDaOu++H5wg+La4nu8LeZE1FoYa9xq6JgFNP49zt9yJSIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdEVE9YmJi8PDDD8PKygr29vZ48skncfbsWZ0YIQSioqLg5OQEc3Nz+Pv749SpUzoxZWVlmDZtGuzs7GBpaYnQ0FBcuXKlOVMhojaKBR0RUT3S09MxdepUHDx4EKmpqbhz5w4CAwNx8+ZNKWbhwoVYvHgxli9fjszMTGi1WgwfPhzFxcVSTHh4OJKTk5GUlIT9+/ejpKQEISEhqKysbIm0iKgNafKf/iIiamtSUlJ0XsfFxcHe3h5Hjx7FY489BiEEli5dirlz52LUqFEAgPXr18PBwQEbNmzA5MmTUVhYiNjYWHzxxRfS71InJCTA2dkZu3fvRlBQULPnRURtB8/QEREZqLCwEABgY2MDALhw4QJyc3Ol35YGALVaDT8/P2RkZAAAjh49ioqKCp0YJycneHl5STFERI3FM3RERAYQQmDmzJl49NFH4eXlBQDIzc0FADg4OOjEOjg44NKlS1KMSqVChw4d9GKql69NWVkZysrKpNdFRUVNkgcRtS08Q0dEZIDXXnsNP/30EzZu3Kg3T6FQ6LwWQui11VRfTExMDDQajTQ5Ozs3ruNE1KaxoCMiaqBp06Zh27ZtSEtLQ+fOnaV2rVYLAHpn2vLy8qSzdlqtFuXl5SgoKKgzpjaRkZEoLCyUpuzs7KZKh4jaEBZ0RET1EELgtddew5YtW7Bnzx64urrqzHd1dYVWq0VqaqrUVl5ejvT0dPj6+gIAvL29oVQqdWJycnJw8uRJKaY2arUa1tbWOhMRUU28h46IqB5Tp07Fhg0b8PXXX8PKyko6E6fRaGBubg6FQoHw8HBER0fDzc0Nbm5uiI6OhoWFBcLCwqTYCRMmYNasWbC1tYWNjQ0iIiLQq1cv6alXIqLGYkFHRFSPVatWAQD8/f112uPi4jB+/HgAwOzZs1FaWoopU6agoKAAPj4+2LVrF6ysrKT4JUuWwNTUFKNHj0ZpaSkCAgIQHx8PExOT5kqFiNooFnRERPUQQtQbo1AoEBUVhaioqDpjzMzMsGzZMixbtqwJe0dExHvoiIiIiGSPBR0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyVyTF3QxMTF4+OGHYWVlBXt7ezz55JM4e/asTsz48eOhUCh0pgEDBujElJWVYdq0abCzs4OlpSVCQ0Nx5coVnZiCggKMGzdO+o3DcePG4caNG02dEhEREVGr1uQFXXp6OqZOnYqDBw8iNTUVd+7cQWBgIG7evKkTN2LECOTk5EjTzp07deaHh4cjOTkZSUlJ2L9/P0pKShASEoLKykopJiwsDFlZWUhJSUFKSgqysrIwbty4pk6JiIiIqFVr8i8WTklJ0XkdFxcHe3t7HD16FI899pjUrlarpR+0rqmwsBCxsbH44osvpJ/ESUhIgLOzM3bv3o2goCCcOXMGKSkpOHjwIHx8fAAAa9euxcCBA3H27Fm4u7s3dWpERERErZLR76ErLCwEANjY2Oi07927F/b29ujRowcmTZqEvLw8ad7Ro0dRUVGBwMBAqc3JyQleXl7IyMgAABw4cAAajUYq5gBgwIAB0Gg0UkxNZWVlKCoq0pmIiIiI5M6oBZ0QAjNnzsSjjz4KLy8vqX3kyJFITEzEnj17sGjRImRmZmLo0KEoKysDAOTm5kKlUqFDhw4663NwcJB+FDs3Nxf29vZ627S3t5diaoqJiZHut9NoNHB2dm6qVImIiIhajFF/y/W1117DTz/9hP379+u0jxkzRvq3l5cX+vfvDxcXF+zYsQOjRo2qc31CCCgUCun13f+uK+ZukZGRmDlzpvS6qKiIRR0RERHJntHO0E2bNg3btm1DWloaOnfufM9YR0dHuLi44Ny5cwAArVaL8vJyFBQU6MTl5eXBwcFBirl27Zreuq5fvy7F1KRWq2Ftba0zEREREcldkxd0Qgi89tpr2LJlC/bs2QNXV9d6l8nPz0d2djYcHR0BAN7e3lAqlUhNTZVicnJycPLkSfj6+gIABg4ciMLCQhw+fFiKOXToEAoLC6UYIiIiovtBk19ynTp1KjZs2ICvv/4aVlZW0v1sGo0G5ubmKCkpQVRUFJ5++mk4Ojri4sWLeOutt2BnZ4ennnpKip0wYQJmzZoFW1tb2NjYICIiAr169ZKeevX09MSIESMwadIkfPrppwCAl19+GSEhIXzClYiIiO4rTV7QrVq1CgDg7++v0x4XF4fx48fDxMQEJ06cwOeff44bN27A0dERQ4YMwaZNm2BlZSXFL1myBKamphg9ejRKS0sREBCA+Ph4mJiYSDGJiYmYPn269DRsaGgoli9f3tQpEREREbVqTV7QCSHuOd/c3BzffvttvesxMzPDsmXLsGzZsjpjbGxskJCQYHAfiYiIiNoS/pYrERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMmfa0h0gIiIiaqiuc3a0dBdaJZ6hIyIiIpI5FnREREREMseCjoiIiEjmeA8dERERNSne59b8WNAREbVhxvyP9eL7wUZbNxEZRvaXXFeuXAlXV1eYmZnB29sb+/bta+kuERHdE8ctImpqsi7oNm3ahPDwcMydOxfHjx/H4MGDMXLkSFy+fLmlu0ZEVCuOW0RkDLK+5Lp48WJMmDABEydOBAAsXboU3377LVatWoWYmJgW7h0RkT6OW/WT62Vi3jdGLUm2BV15eTmOHj2KOXPm6LQHBgYiIyOj1mXKyspQVlYmvS4sLAQAFBUVGa+jRPepqrJbRlt3Q9+z1XFCCKP1xRAtMW4Z8zh0mfGl0dZtLMYc7425r0neDPm7a+y4JduC7o8//kBlZSUcHBx02h0cHJCbm1vrMjExMZg/f75eu7Ozs1H6SETGoVlqWHxxcTE0Go1R+mIIjlstz9C/HaKm0Ji/O0PHLdkWdNUUCoXOayGEXlu1yMhIzJw5U3pdVVWFP//8E7a2tnUu01hFRUVwdnZGdnY2rK2tm3TdLakt5tUWcwKYF/DXeFBcXAwnJ6dm6l3DNNe41Vb/Bu7W1nNs6/kBbT9HQ/Nr7Lgl24LOzs4OJiYmep9q8/Ly9D79VlOr1VCr1Tpt7du3N1YXAQDW1tZt8g+0LebVFnMCmFdrODNXraXGrbb6N3C3tp5jW88PaPs5GpJfY8Yt2T7lqlKp4O3tjdTUVJ321NRU+Pr6tlCviIjqxnGLiIxFtmfoAGDmzJkYN24c+vfvj4EDB2LNmjW4fPkyXnnllZbuGhFRrThuEZExyLqgGzNmDPLz87FgwQLk5OTAy8sLO3fuhIuLS0t3DWq1GvPmzdO7VCJ3bTGvtpgTwLxaq+Yct+S+rxqirefY1vMD2n6OzZWfQrSW5/mJiIiIqFFkew8dEREREf2FBR0RERGRzLGgIyIiIpI5FnREREREMseCrpFWrlwJV1dXmJmZwdvbG/v27aszdsuWLRg+fDg6duwIa2trDBw4EN9++20z9rbhDMnrbj/88ANMTU3Rp08f43awkQzNq6ysDHPnzoWLiwvUajW6d++OdevWNVNvG87QvBITE/HQQw/BwsICjo6OePHFF5Gfn99MvW2Y77//Hk888QScnJygUCiwdevWepdJT0+Ht7c3zMzM0K1bN6xevdr4HW0Bhh7vhuyXzZs3o2fPnlCr1ejZsyeSk5ON1f0GaeqxNT4+HgqFQm+6ffu2sVOpkyE57t27t9b+//zzzzpxrek4GpLf+PHja83vwQcflGJa0zE01vjUJMdPkMGSkpKEUqkUa9euFadPnxavv/66sLS0FJcuXao1/vXXXxcffPCBOHz4sPjll19EZGSkUCqV4tixY83c83szNK9qN27cEN26dROBgYHioYceap7OGqAxeYWGhgofHx+RmpoqLly4IA4dOiR++OGHZux1/QzNa9++faJdu3bi448/FufPnxf79u0TDz74oHjyySebuef3tnPnTjF37lyxefNmAUAkJyffM/78+fPCwsJCvP766+L06dNi7dq1QqlUiq+++qp5OtxMDD3eDdkvGRkZwsTERERHR4szZ86I6OhoYWpqKg4ePNhcaekwxtgaFxcnrK2tRU5Ojs7UUgzNMS0tTQAQZ8+e1en/nTt3pJjWdBwNze/GjRs6eWVnZwsbGxsxb948KaY1HUNjjE9NdfxY0DXCI488Il555RWdNg8PDzFnzpwGr6Nnz55i/vz5Td21v6WxeY0ZM0a8/fbbYt68ea2yoDM0r2+++UZoNBqRn5/fHN1rNEPz+vDDD0W3bt102j755BPRuXNno/Xx72rIgDl79mzh4eGh0zZ58mQxYMAAI/as+Rl6vBuyX0aPHi1GjBihExMUFCSee+65Juq1YYwxtsbFxQmNRtNUXfzbDM2xuqArKCioc52t6Tj+3WOYnJwsFAqFuHjxotTW2o5htaYan5rq+PGSq4HKy8tx9OhRBAYG6rQHBgYiIyOjQeuoqqpCcXExbGxsjNHFRmlsXnFxcfjtt98wb948Y3exURqT17Zt29C/f38sXLgQnTp1Qo8ePRAREYHS0tLm6HKDNCYvX19fXLlyBTt37oQQAteuXcNXX32F4ODg5uiy0Rw4cEBvPwQFBeHIkSOoqKhooV41rcYc74bsl7piGjqWNSVjjq0lJSVwcXFB586dERISguPHjzdZvw3xd3Ls27cvHB0dERAQgLS0NJ15reU4NsUxjI2NxbBhw/S+aLu1HENDNef7kAWdgf744w9UVlbq/ZC2g4OD3g9u12XRokW4efMmRo8ebYwuNkpj8jp37hzmzJmDxMREmJq2zh8daUxe58+fx/79+3Hy5EkkJydj6dKl+OqrrzB16tTm6HKDNCYvX19fJCYmYsyYMVCpVNBqtWjfvj2WLVvWHF02mtzc3Fr3w507d/DHH3+0UK+aVmOOd0P2S10xDR3LmpKxxlYPDw/Ex8dj27Zt2LhxI8zMzDBo0CCcO3euSfvfEI3J0dHREWvWrMHmzZuxZcsWuLu7IyAgAN9//70U01qO4989hjk5Ofjmm28wceJEnfbWdAwN1Zzvw9b5v7AMKBQKnddCCL222mzcuBFRUVH4+uuvYW9vb6zuNVpD86qsrERYWBjmz5+PHj16NFf3Gs2Q41VVVQWFQoHExERoNBoAwOLFi/HMM89gxYoVMDc3N3p/G8qQvE6fPo3p06fjnXfeQVBQEHJycvDGG2/glVdeQWxsbHN012hq2w+1tcudoeNOQ/ZLY8cyY2nqsXXAgAEYMGCA9HrQoEHo168fli1bhk8++aTpOm4AQ3J0d3eHu7u79HrgwIHIzs7GRx99hMcee6xR6zS2xvYlPj4e7du3x5NPPqnT3hqPoSGa633Igs5AdnZ2MDEx0auc8/Ly9CrsmjZt2oQJEybgyy+/xLBhw4zZTYMZmldxcTGOHDmC48eP47XXXgPwVyEkhICpqSl27dqFoUOHNkvf76Uxx8vR0RGdOnWSijkA8PT0hBACV65cgZubm1H73BCNySsmJgaDBg3CG2+8AQDo3bs3LC0tMXjwYLz33ntwdHQ0er+NQavV1rofTE1NYWtr20K9alqNOd4N2S91xdQ3lhlDc42t7dq1w8MPP9wiZ3f+To53GzBgABISEqTXreU4/p38hBBYt24dxo0bB5VKdc/YljyGhmrO9yEvuRpIpVLB29sbqampOu2pqanw9fWtc7mNGzdi/Pjx2LBhQ6u8Z8nQvKytrXHixAlkZWVJ0yuvvAJ3d3dkZWXBx8enubp+T405XoMGDcLVq1dRUlIitf3yyy9o164dOnfubNT+NlRj8rp16xbatdN9y5uYmAD4v0+McjRw4EC9/bBr1y70798fSqWyhXrVtBpzvBuyX+qKuddYZizNNbYKIZCVldUiH2Aam2NNx48f1+l/azmOfye/9PR0/Prrr5gwYUK922nJY2ioZn0fGvQIBQkh/u+x7NjYWHH69GkRHh4uLC0tpady5syZI8aNGyfFb9iwQZiamooVK1boPHJ948aNlkqhVobmVVNrfcrV0LyKi4tF586dxTPPPCNOnTol0tPThZubm5g4cWJLpVArQ/OKi4sTpqamYuXKleK3334T+/fvF/379xePPPJIS6VQq+LiYnH8+HFx/PhxAUAsXrxYHD9+XPrag5p5VX8twIwZM8Tp06dFbGxsm/7akoYe74bslx9++EGYmJiI999/X5w5c0a8//77reJrS5pybI2KihIpKSnit99+E8ePHxcvvviiMDU1FYcOHWr2/IQwPMclS5aI5ORk8csvv4iTJ0+KOXPmCABi8+bNUkxrOo6N/X/k+eefFz4+PrWuszUdQ2OMT011/FjQNdKKFSuEi4uLUKlUol+/fiI9PV2a98ILLwg/Pz/ptZ+fnwCgN73wwgvN3/F6GJJXTa21oBPC8LzOnDkjhg0bJszNzUXnzp3FzJkzxa1bt5q51/UzNK9PPvlE9OzZU5ibmwtHR0cxduxYceXKlWbu9b1Vf01DXe+X2vLau3ev6Nu3r1CpVKJr165i1apVzd/xZmDo8W7Ifvnyyy+Fu7u7UCqVwsPDQ6dQaAlNPbaGh4eLLl26CJVKJTp27CgCAwNFRkZGM2akz5AcP/jgA9G9e3dhZmYmOnToIB599FGxY8cOvXW2puNo6N/pjRs3hLm5uVizZk2t62tNx9BY41NTHD+FEDK+1kJEREREvIeOiIiISO5Y0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQtWLx8fFQKBTSZGZmBq1WiyFDhiAmJgZ5eXkt3UWJQqFAVFRUvXHVOV28eLHJtj1+/Hh07dq1ydYXFRUFhUKBdu3a4fz583rzb968CWtraygUCowfP77JtgsAt27dQlRUFPbu3dvodVy8eBEKhQLx8fEGL3v16lVERUUhKyur0dsnqoljWcMYayyrnlQqFVxdXfH666/jxo0bUpy/vz/8/f2bbLvGEB0dja1bt7Z0N1o105buANUvLi4OHh4eqKioQF5eHvbv348PPvgAH330ETZt2oRhw4a1dBdx4MABdO7cuaW70aQeeOABxMXF4d1339Vp//LLL1FRUQGlUtnk27x16xbmz58PAC0ywF69ehXz589H165d0adPn2bfPrVtHMtaRkpKCjQaDYqLi7Fz5058/PHHOHz4MDIyMqBQKLBy5cqW7mK9oqOj8cwzz+DJJ59s6a60WizoZMDLywv9+/eXXj/99NOYMWMGHn30UYwaNQrnzp2Dg4NDC/YQGDBgQItu3xjGjBmD9evXY/78+WjX7v9OZsfGxuKpp57Ctm3bmmxbQgjcvn27ydZH1BpxLGsZ3t7esLOzAwAMHz4c+fn5+OKLL5CRkYFBgwahZ8+ezd6nW7duwcLCotm325bxkqtMdenSBYsWLUJxcTE+/fRTnXlHjhxBaGgobGxsYGZmhr59++K///2vTkz15YK0tDS8+uqrsLOzg62tLUaNGoWrV6/qxO7Zswf+/v6wtbWFubk5unTpgqeffhq3bt2SYmq7THHw4EEMGjQIZmZmcHJyQmRkJCoqKvRy2bRpEwIDA+Ho6Ahzc3N4enpizpw5uHnzpl5sfHw83N3doVar4enpic8//7zW/VNeXo733nsPHh4eUKvV6NixI1588UVcv379nvv1bi+99BKys7ORmpoqtf3yyy/Yv38/XnrpJb3427dvY9asWejTpw80Gg1sbGwwcOBAfP3113qxCoUCr732GlavXg1PT0+o1WqsX78eHTt2BADMnz9fukxy92Xdc+fOISwsDPb29tI+WLFiRYPyqW/ZvXv34uGHHwYAvPjii9L27z6uDfnbIjIExzLjj2U1VRetly5dAlD7JdeysjIsWLAAnp6eMDMzg62tLYYMGYKMjAwpZsWKFXjsscdgb28PS0tL9OrVCwsXLtTbN/7+/vDy8sL3338PX19fWFhYSGNoUVERIiIi4OrqCpVKhU6dOiE8PFxnnykUCty8eRPr16+XxqXq/l6/fh1TpkxBz5498cADD8De3h5Dhw7Fvn37Gr1/5Ipn6GTs8ccfh4mJCb7//nupLS0tDSNGjICPjw9Wr14NjUaDpKQkjBkzBrdu3dK752vixIkIDg7Ghg0bkJ2djTfeeAPPP/889uzZA+Cv+7GCg4MxePBgrFu3Du3bt8fvv/+OlJQUlJeX1/kJ6/Tp0wgICEDXrl0RHx8PCwsLrFy5Ehs2bNCLPXfuHB5//HGEh4fD0tISP//8Mz744AMcPnxY6gfw1wD44osv4p///CcWLVqEwsJCREVFoaysTOcMWlVVFf75z39i3759mD17Nnx9fXHp0iXMmzcP/v7+OHLkCMzNzevdv25ublLeQUFBAIB169aha9euCAgI0IsvKyvDn3/+iYiICHTq1Anl5eXYvXs3Ro0ahbi4OPz73//Wid+6dSv27duHd955B1qtFjY2NkhJScGIESMwYcIETJw4EQCkIu/06dPw9fWV/gPUarX49ttvMX36dPzxxx+YN29enbk0ZNl+/fohLi4OL774It5++20EBwcDgHT5ydC/LaKG4lhm3LGspl9//RXA/40tNd25cwcjR47Evn37EB4ejqFDh+LOnTs4ePAgLl++DF9fXwDAb7/9hrCwMKkY+/HHH/H//t//w88//4x169bprDMnJwfPP/88Zs+ejejoaLRr1w63bt2Cn58frly5grfeegu9e/fGqVOn8M477+DEiRPYvXs3FAoFDhw4gKFDh2LIkCH4z3/+AwCwtrYGAPz5558AgHnz5kGr1aKkpATJycnw9/fHd9991+rvDWxSglqtuLg4AUBkZmbWGePg4CA8PT2l1x4eHqJv376ioqJCJy4kJEQ4OjqKyspKnXVPmTJFJ27hwoUCgMjJyRFCCPHVV18JACIrK+uefQUg5s2bJ70eM2aMMDc3F7m5uVLbnTt3hIeHhwAgLly4UOt6qqqqREVFhUhPTxcAxI8//iiEEKKyslI4OTmJfv36iaqqKin+4sWLQqlUChcXF6lt48aNAoDYvHmzzrozMzMFALFy5cp75jJv3jwBQFy/fl3ExcUJtVot8vPzxZ07d4Sjo6OIiooSQghhaWkpXnjhhTrXc+fOHVFRUSEmTJgg+vbtqzMPgNBoNOLPP//Uab9+/brevqwWFBQkOnfuLAoLC3XaX3vtNWFmZiat68KFCwKAiIuLM3jZ6n1097LVGvq3RVQTx7KWHctyc3NFRUWFKCgoEAkJCcLc3Fw4OzuL0tJSIYQQfn5+ws/PT1ru888/FwDE2rVr77n+u1VWVoqKigrx+eefCxMTE52xzc/PTwAQ3333nc4yMTExol27dnp/F9XHaufOnVJbfeNttepxNyAgQDz11FMN7n9bwEuuMieEkP7966+/4ueff8bYsWMB/PUpq3p6/PHHkZOTg7Nnz+osHxoaqvO6d+/eAP7vVHyfPn2gUqnw8ssvY/369bU+9VmbtLQ0BAQE6NwPY2JigjFjxujFnj9/HmFhYdBqtTAxMYFSqYSfnx8A4MyZMwCAs2fP4urVqwgLC4NCoZCWdXFxkT4tVtu+fTvat2+PJ554Qmcf9OnTB1qt1qAnSJ999lmoVCokJiZi586dyM3NveeZqC+//BKDBg3CAw88AFNTUyiVSsTGxkp53G3o0KHo0KFDg/px+/ZtfPfdd3jqqadgYWGhd2xv376NgwcPNvmy1Rrzt0VkCI5lxhvLtFotlEolOnTogOeffx79+vVDSkoKzMzMao3/5ptvYGZmVuutJXc7fvw4QkNDYWtrK+X773//G5WVlfjll190Yjt06IChQ4fq5efl5YU+ffro5BcUFASFQtHg/FavXo1+/frBzMxMGne/++67WsfdtowFnYzdvHkT+fn5cHJyAgBcu3YNABAREQGlUqkzTZkyBQDwxx9/6KzD1tZW57VarQYAlJaWAgC6d++O3bt3w97eHlOnTkX37t3RvXt3fPzxx/fsW35+PrRarV57zbaSkhIMHjwYhw4dwnvvvYe9e/ciMzMTW7Zs0elHfn5+rcvX1nbt2jXcuHEDKpVKbz/k5ubq7YN7sbS0xJgxY7Bu3TrExsZi2LBhcHFxqTV2y5YtGD16NDp16oSEhAQcOHAAmZmZeOmll2p94MHR0bHB/cjPz8edO3ewbNkyvZwef/xxAPrHtimWrdaYvy2ihuJYVvs6m2os2717NzIzM5GVlYU//vgD+/fvv+eDENevX4eTk5PO5d+aLl++jMGDB+P333/Hxx9/jH379iEzM1O6L7c632q1jXfXrl3DTz/9pJeblZUVhBANym/x4sV49dVX4ePjg82bN+PgwYPIzMzEiBEj9PrQ1vEeOhnbsWMHKisrpXsEqp9iioyMxKhRo2pdxt3d3eDtDB48GIMHD0ZlZSWOHDmCZcuWITw8HA4ODnjuuedqXcbW1ha5ubl67TXb9uzZg6tXr2Lv3r3SJ1kAOt+RVL2+2pavra36puiUlJRa+2ZlZVVre11eeuklfPbZZ/jpp5+QmJhYZ1xCQgJcXV2xadMmnU/eZWVltcbfHVOfDh06wMTEBOPGjcPUqVNrjXF1dW3yZasZ62+LCOBYVtc6m2ose+ihh6R92hAdO3bE/v37UVVVVWdRt3XrVty8eRNbtmzR+ZBb13dY1jbe2dnZwdzcXO9+u7vn1ychIQH+/v5YtWqVTntxcXG9y7Y1LOhk6vLly4iIiIBGo8HkyZMB/DXAubm54ccff0R0dHSTb9PExAQ+Pj7w8PBAYmIijh07VucgOGTIEGzbtg3Xrl2TLlVUVlZi06ZNOnHVb/LqT9PVaj7t5u7uDkdHR2zcuBEzZ86Ulrt06RIyMjKkT/YAEBISgqSkJFRWVsLHx+fvJQ1g4MCBeOmll1BYWIinnnqqzrjqL+68e+DKzc2t9SnXutQ8q1DNwsICQ4YMwfHjx9G7d2+oVKoGr9OQZevavrH/tuj+xbGs+cayhho5ciQ2btyI+Pj4Oi+71pavEAJr165t8HZCQkIQHR0NW1vbej9UqtXqWs+4KRQKvX3+008/4cCBA3B2dm5wX9oCFnQycPLkSenegry8POzbtw9xcXEwMTFBcnKyzpNKn376KUaOHImgoCCMHz8enTp1wp9//okzZ87g2LFj+PLLLw3a9urVq7Fnzx4EBwejS5cuuH37tvRp6l5fAvr2229j27ZtGDp0KN555x1YWFhgxYoVeo/v+/r6okOHDnjllVcwb948KJVKJCYm4scff9SJa9euHd59911MnDgRTz31FCZNmoQbN24gKipK7zLFc889h8TERDz++ON4/fXX8cgjj0CpVOLKlStIS0vDP//5z3sWZrWJjY2tNyYkJARbtmzBlClT8MwzzyA7OxvvvvsuHB0dce7cuQZtx8rKCi4uLvj6668REBAAGxsb2NnZoWvXrvj444/x6KOPYvDgwXj11VfRtWtXFBcX49dff8X//vc/nafoamrost27d4e5uTkSExPh6emJBx54AE5OTnBycmryvy26/3Asa/mxrCH+9a9/IS4uDq+88grOnj2LIUOGoKqqCocOHYKnpyeee+45DB8+HCqVCv/6178we/Zs3L59G6tWrUJBQUGDtxMeHo7Nmzfjsccew4wZM9C7d29UVVXh8uXL2LVrF2bNmiUVsr169cLevXvxv//9D46OjrCysoK7uztCQkLw7rvvYt68efDz88PZs2exYMECuLq64s6dO02+b1q1ln0mg+6l+umt6kmlUgl7e3vh5+cnoqOjRV5eXq3L/fjjj2L06NHC3t5eKJVKodVqxdChQ8Xq1av11l3z6aK0tDQBQKSlpQkhhDhw4IB46qmnhIuLi1Cr1cLW1lb4+fmJbdu26SyHWp7M/OGHH8SAAQOEWq0WWq1WvPHGG2LNmjV6T4ZlZGSIgQMHCgsLC9GxY0cxceJEcezYsVqftvzss8+Em5ubUKlUokePHmLdunXihRde0HkyTAghKioqxEcffSQeeughYWZmJh544AHh4eEhJk+eLM6dO3fP/X73U673UttTV++//77o2rWrUKvVwtPTU6xdu1ZaX839NXXq1FrXu3v3btG3b1+hVqsFAJ1tXLhwQbz00kuiU6dOQqlUio4dOwpfX1/x3nvv6cTUtu8asqwQfz1Z5+HhIZRKpd5xbcjfFlFNHMta91hW8ylXIYQoLS0V77zzjtRHW1tbMXToUJGRkSHF/O9//5P61alTJ/HGG2+Ib775Rme/V6//wQcfrHXbJSUl4u233xbu7u5CpVIJjUYjevXqJWbMmKHzZHFWVpYYNGiQsLCwEACk/paVlYmIiAjRqVMnYWZmJvr16ye2bt1a675s6xRC3PVoERERERHJDp9yJSIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHP39RcLV1VV4erVq7CysjLoZ5iISB6EECguLq73dynlhOMWUdvW2HHrvi7orl69et/9NAjR/Sg7OxudO3du6W40CY5bRPcHQ8et+7qgq/5h4+zsbFhbW7dwb4ioqRUVFcHZ2bnBP2IuBxy3iNq2xo5b93VBV325wtramgMjURvWli5Nctwiuj8YOm61jZtKiIiIiO5jLOiIiIiIZI4FHREREZHMsaAjIiIikrn7+qEIIjKernN2GG3dF98PNtq6iej+ZaxxqznGLJ6hIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdERERkcyxoCMiaoDff/8dzz//PGxtbWFhYYE+ffrg6NGj0nwhBKKiouDk5ARzc3P4+/vj1KlTOusoKyvDtGnTYGdnB0tLS4SGhuLKlSvNnQoRtUEs6IiI6lFQUIBBgwZBqVTim2++wenTp7Fo0SK0b99eilm4cCEWL16M5cuXIzMzE1qtFsOHD0dxcbEUEx4ejuTkZCQlJWH//v0oKSlBSEgIKisrWyArImpL+NNfRET1+OCDD+Ds7Iy4uDiprWvXrtK/hRBYunQp5s6di1GjRgEA1q9fDwcHB2zYsAGTJ09GYWEhYmNj8cUXX2DYsGEAgISEBDg7O2P37t0ICgpq1pyIqG3hGToionps27YN/fv3x7PPPgt7e3v07dsXa9euleZfuHABubm5CAwMlNrUajX8/PyQkZEBADh69CgqKip0YpycnODl5SXF1KasrAxFRUU6ExFRTSzoiIjqcf78eaxatQpubm749ttv8corr2D69On4/PPPAQC5ubkAAAcHB53lHBwcpHm5ublQqVTo0KFDnTG1iYmJgUajkSZnZ+emTI2I2ggWdERE9aiqqkK/fv0QHR2Nvn37YvLkyZg0aRJWrVqlE6dQKHReCyH02mqqLyYyMhKFhYXSlJ2d3fhEiKjNYkFHRFQPR0dH9OzZU6fN09MTly9fBgBotVoA0DvTlpeXJ52102q1KC8vR0FBQZ0xtVGr1bC2ttaZiIhqYkFHRFSPQYMG4ezZszptv/zyC1xcXAAArq6u0Gq1SE1NleaXl5cjPT0dvr6+AABvb28olUqdmJycHJw8eVKKISJqLD7lSkRUjxkzZsDX1xfR0dEYPXo0Dh8+jDVr1mDNmjUA/rrUGh4ejujoaLi5ucHNzQ3R0dGwsLBAWFgYAECj0WDChAmYNWsWbG1tYWNjg4iICPTq1Ut66pWIqLFY0BER1ePhhx9GcnIyIiMjsWDBAri6umLp0qUYO3asFDN79myUlpZiypQpKCgogI+PD3bt2gUrKyspZsmSJTA1NcXo0aNRWlqKgIAAxMfHw8TEpCXSIqI2RCGEEC3diZZSVFQEjUaDwsJC3pdC1MS6ztlhtHVffD+4QXFt8T3eFnMiai2MNW41dMwCGv8e5z10RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZavKCLiYmRfti6mhACUVFRcHJygrm5Ofz9/XHq1Cmd5crKyjBt2jTY2dnB0tISoaGhuHLlSjP3noiIiKjltWhBl5mZiTVr1qB379467QsXLsTixYuxfPlyZGZmQqvVYvjw4SguLpZiwsPDkZycjKSkJOzfvx8lJSUICQlBZWVlc6dBRERE1KJarKArKSnB2LFjsXbtWnTo0EFqF0Jg6dKlmDt3LkaNGgUvLy+sX78et27dwoYNGwAAhYWFiI2NxaJFizBs2DD07dsXCQkJOHHiBHbv3t1SKRERERG1iBYr6KZOnYrg4GAMGzZMp/3ChQvIzc1FYGCg1KZWq+Hn54eMjAwAwNGjR1FRUaET4+TkBC8vLymmNmVlZSgqKtKZiIiIiOTOtCU2mpSUhGPHjiEzM1NvXm5uLgDAwcFBp93BwQGXLl2SYlQqlc6ZveqY6uVrExMTg/nz5//d7hMRERG1Ks1+hi47Oxuvv/46EhISYGZmVmecQqHQeS2E0Gurqb6YyMhIFBYWSlN2drZhnSciIiJqhZq9oDt69Cjy8vLg7e0NU1NTmJqaIj09HZ988glMTU2lM3M1z7Tl5eVJ87RaLcrLy1FQUFBnTG3UajWsra11JiIiIiK5a/aCLiAgACdOnEBWVpY09e/fH2PHjkVWVha6desGrVaL1NRUaZny8nKkp6fD19cXAODt7Q2lUqkTk5OTg5MnT0oxRERERPeLZr+HzsrKCl5eXjptlpaWsLW1ldrDw8MRHR0NNzc3uLm5ITo6GhYWFggLCwMAaDQaTJgwAbNmzYKtrS1sbGwQERGBXr166T1kQURERNTWtchDEfWZPXs2SktLMWXKFBQUFMDHxwe7du2ClZWVFLNkyRKYmppi9OjRKC0tRUBAAOLj42FiYtKCPSciIiJqfgohhGjpTrSUoqIiaDQaFBYW8n46oibWdc4Oo6374vvBDYpri+/xtpgTUWthrHGroWMW0Pj3eIv/9BcRERER/T0s6IiIiIhkjgUdERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZY0BERGSgmJgYKhQLh4eFSmxACUVFRcHJygrm5Ofz9/XHq1Cmd5crKyjBt2jTY2dnB0tISoaGhuHLlSjP3nojaIhZ0REQGyMzMxJo1a9C7d2+d9oULF2Lx4sVYvnw5MjMzodVqMXz4cBQXF0sx4eHhSE5ORlJSEvbv34+SkhKEhISgsrKyudMgojaGBR0RUQOVlJRg7NixWLt2LTp06CC1CyGwdOlSzJ07F6NGjYKXlxfWr1+PW7duYcOGDQCAwsJCxMbGYtGiRRg2bBj69u2LhIQEnDhxArt3726plIiojWBBR0TUQFOnTkVwcDCGDRum037hwgXk5uYiMDBQalOr1fDz80NGRgYA4OjRo6ioqNCJcXJygpeXlxRTm7KyMhQVFelMREQ1mbZ0B4iI5CApKQnHjh1DZmam3rzc3FwAgIODg067g4MDLl26JMWoVCqdM3vVMdXL1yYmJgbz58//u90nojaOZ+iIiOqRnZ2N119/HQkJCTAzM6szTqFQ6LwWQui11VRfTGRkJAoLC6UpOzvbsM4T0X2BBR0RUT2OHj2KvLw8eHt7w9TUFKampkhPT8cnn3wCU1NT6cxczTNteXl50jytVovy8nIUFBTUGVMbtVoNa2trnYmIqCYWdERE9QgICMCJEyeQlZUlTf3798fYsWORlZWFbt26QavVIjU1VVqmvLwc6enp8PX1BQB4e3tDqVTqxOTk5ODkyZNSDBFRY/EeOiKielhZWcHLy0unzdLSEra2tlJ7eHg4oqOj4ebmBjc3N0RHR8PCwgJhYWEAAI1GgwkTJmDWrFmwtbWFjY0NIiIi0KtXL72HLIiIDMWCjoioCcyePRulpaWYMmUKCgoK4OPjg127dsHKykqKWbJkCUxNTTF69GiUlpYiICAA8fHxMDExacGeE1FboBBCiJbuREspKiqCRqNBYWEh70shamJd5+ww2rovvh/coLi2+B5vizkRtRbGGrcaOmYBjX+P8x46IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZapKCLiYnBww8/DCsrK9jb2+PJJ5/E2bNndWKEEIiKioKTkxPMzc3h7++PU6dO6cSUlZVh2rRpsLOzg6WlJUJDQ3HlypXmTIWIiIioxbVIQZeeno6pU6fi4MGDSE1NxZ07dxAYGIibN29KMQsXLsTixYuxfPlyZGZmQqvVYvjw4SguLpZiwsPDkZycjKSkJOzfvx8lJSUICQlBZWVlS6RFRERE1CJMW2KjKSkpOq/j4uJgb2+Po0eP4rHHHoMQAkuXLsXcuXMxatQoAMD69evh4OCADRs2YPLkySgsLERsbCy++OILDBs2DACQkJAAZ2dn7N69G0FBQc2eFxEREVFLaBX30BUWFgIAbGxsAAAXLlxAbm4uAgMDpRi1Wg0/Pz9kZGQAAI4ePYqKigqdGCcnJ3h5eUkxNZWVlaGoqEhnIiIiIpK7Fi/ohBCYOXMmHn30UXh5eQEAcnNzAQAODg46sQ4ODtK83NxcqFQqdOjQoc6YmmJiYqDRaKTJ2dm5qdMhIiIianYtXtC99tpr+Omnn7Bx40a9eQqFQue1EEKvraZ7xURGRqKwsFCasrOzG99xIiIiolaiRQu6adOmYdu2bUhLS0Pnzp2ldq1WCwB6Z9ry8vKks3ZarRbl5eUoKCioM6YmtVoNa2trnYmIiIhI7lqkoBNC4LXXXsOWLVuwZ88euLq66sx3dXWFVqtFamqq1FZeXo709HT4+voCALy9vaFUKnVicnJycPLkSSmGiIiI6H7QIk+5Tp06FRs2bMDXX38NKysr6UycRqOBubk5FAoFwsPDER0dDTc3N7i5uSE6OhoWFhYICwuTYidMmIBZs2bB1tYWNjY2iIiIQK9evaSnXomIiIjuBy1S0K1atQoA4O/vr9MeFxeH8ePHAwBmz56N0tJSTJkyBQUFBfDx8cGuXbtgZWUlxS9ZsgSmpqYYPXo0SktLERAQgPj4eJiYmDRXKkREREQtrkUKOiFEvTEKhQJRUVGIioqqM8bMzAzLli3DsmXLmrB3RERERPLS4k+5EhEREdHfw4KOiKge/P1pImrtWNAREdWDvz9NRK1di9xDR0QkJ/z9aSJq7XiGjojIQM31+9MAf4OaiBqGBR0RkQGa8/enAf4GNRE1DAs6IiIDNOfvTwP8DWoiahgWdEREDdTcvz8N8DeoiahhWNAREdWDvz9NRK0dn3IlIqoHf3+aiFo7FnRERPXg708TUWvHgo6IqB78/Wkiau14Dx0RERGRzLGgIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHMs6IiIiIhkjgUdERERkcyxoCMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZY0BERERHJHAs6IiIiIpljQUdEREQkcyzoiIiIiGSOBR0RERGRzLGgIyIiIpI5FnREREREMmfa0h0gIiIiaqiuc3a0dBdaJZ6hIyIiIpI5FnREREREMseCjoiIiEjmWNARERERyRwLOiIiIiKZY0FHREREJHP82hIiIiJqUvxqkeYn+4Ju5cqV+PDDD5GTk4MHH3wQS5cuxeDBg1u6W0SywYG3+XHcIqKmJutLrps2bUJ4eDjmzp2L48ePY/DgwRg5ciQuX77c0l0jIqoVxy0iMgaFEEK0dCcay8fHB/369cOqVaukNk9PTzz55JOIiYmpd/mioiJoNBoUFhbC2tramF0larXkeIbu4vvBDYprje9xjltkKDm+R0lXQ8csoPHvcdleci0vL8fRo0cxZ84cnfbAwEBkZGTUukxZWRnKysqk14WFhQD+2nlErZnXvG9bugutSkPfs9VxreVzK8ethpHr3/vJ+UFGWW9V2S2jrJeajyHv18aOW7It6P744w9UVlbCwcFBp93BwQG5ubm1LhMTE4P58+frtTs7Oxulj0RkHJqlhsUXFxdDo9EYpS+G4LjVthn6d0n3j8b8bRg6bsm2oKumUCh0Xgsh9NqqRUZGYubMmdLrqqoq/Pnnn7C1ta1zmZZSVFQEZ2dnZGdny/aySlvIAWAerY0heQghUFxcDCcnp2bqXcM0xbilVCrRpUsX2R/Phmgrf7sNwVzbHkPzbOy4JduCzs7ODiYmJnqfavPy8vQ+/VZTq9VQq9U6be3btzdWF5uEtbW17P/Q20IOAPNobRqaR2s4M1etKcet6ssybeV4NgRzbZvul1wNybMx45Zsn3JVqVTw9vZGamqqTntqaip8fX1bqFdERHXjuEVExiLbM3QAMHPmTIwbNw79+/fHwIEDsWbNGly+fBmvvPJKS3eNiKhWHLeIyBhkXdCNGTMG+fn5WLBgAXJycuDl5YWdO3fCxcWlpbv2t6nVasybN0/vUouctIUcAObR2sg9j6Yat+S+HwzBXNum+yXX5spT1t9DR0REREQyvoeOiIiIiP7Cgo6IiIhI5ljQEREREckcCzoiIiIimWNB10JWrlwJV1dXmJmZwdvbG/v27aszdsuWLRg+fDg6duwIa2trDBw4EN9+2zp+69CQPO72ww8/wNTUFH369DFuBxvI0DzKysowd+5cuLi4QK1Wo3v37li3bl0z9bZuhuaRmJiIhx56CBYWFnB0dMSLL76I/Pz8Zuqtvu+//x5PPPEEnJycoFAosHXr1nqXSU9Ph7e3N8zMzNCtWzesXr3a+B01AkOPXUPy3rx5M3r27Am1Wo2ePXsiOTnZWN03SFOPf/Hx8VAoFHrT7du3jZ1KvQzJde/evbXm8fPPP+vEtYXjOn78+FpzffDBB6WY1nhcjTVGNckxFdTskpKShFKpFGvXrhWnT58Wr7/+urC0tBSXLl2qNf71118XH3zwgTh8+LD45ZdfRGRkpFAqleLYsWPN3HNdhuZR7caNG6Jbt24iMDBQPPTQQ83T2XtoTB6hoaHCx8dHpKamigsXLohDhw6JH374oRl7rc/QPPbt2yfatWsnPv74Y3H+/Hmxb98+8eCDD4onn3yymXv+f3bu3Cnmzp0rNm/eLACI5OTke8afP39eWFhYiNdff12cPn1arF27ViiVSvHVV181T4ebiKHHriF5Z2RkCBMTExEdHS3OnDkjoqOjhampqTh48GBzpVUrY4x/cXFxwtraWuTk5OhMLc3QXNPS0gQAcfbsWZ087ty5I8W0leN648YNnRyzs7OFjY2NmDdvnhTTGo+rMcaopjqmLOhawCOPPCJeeeUVnTYPDw8xZ86cBq+jZ8+eYv78+U3dNYM0No8xY8aIt99+W8ybN69VFHSG5vHNN98IjUYj8vPzm6N7DWZoHh9++KHo1q2bTtsnn3wiOnfubLQ+GqIhg+Xs2bOFh4eHTtvkyZPFgAEDjNizpmfosWtI3qNHjxYjRozQiQkKChLPPfdcE/W6cYwx/sXFxQmNRtNUXWwyhuZaXdAVFBTUuc62elyTk5OFQqEQFy9elNpa63Gt1lRjVFMdU15ybWbl5eU4evQoAgMDddoDAwORkZHRoHVUVVWhuLgYNjY2xuhigzQ2j7i4OPz222+YN2+esbvYII3JY9u2bejfvz8WLlyITp06oUePHoiIiEBpaWlzdLlWjcnD19cXV65cwc6dOyGEwLVr1/DVV18hODi4ObrcJA4cOKCXc1BQEI4cOYKKiooW6pVhGnPsGpJ3XTENHWeMwZjjX0lJCVxcXNC5c2eEhITg+PHjTdbvxvg7ufbt2xeOjo4ICAhAWlqazry2elxjY2MxbNgwvS/Ybm3H1VDN+V5lQdfM/vjjD1RWVur9ELeDg4PeD3bXZdGiRbh58yZGjx5tjC42SGPyOHfuHObMmYPExESYmraOHylpTB7nz5/H/v37cfLkSSQnJ2Pp0qX46quvMHXq1Obocq0ak4evry8SExMxZswYqFQqaLVatG/fHsuWLWuOLjeJ3NzcWnO+c+cO/vjjjxbqlWEac+waknddMQ0dZ4zBWOOfh4cH4uPjsW3bNmzcuBFmZmYYNGgQzp0716T9N0RjcnV0dMSaNWuwefNmbNmyBe7u7ggICMD3338vxbTF45qTk4NvvvkGEydO1GlvjcfVUM35Xm0d/6vehxQKhc5rIYReW202btyIqKgofP3117C3tzdW9xqsoXlUVlYiLCwM8+fPR48ePZqrew1myPGoqqqCQqFAYmIiNBoNAGDx4sV45plnsGLFCpibmxu9v3UxJI/Tp09j+vTpeOeddxAUFIScnBy88cYbeOWVVxAbG9sc3W0SteVcW3trZ+iY0JC8GzvOGFtTj38DBgzAgAEDpNeDBg1Cv379sGzZMnzyySdN1/FGMCRXd3d3uLu7S68HDhyI7OxsfPTRR3jssccatc7m1Nh+xcfHo3379njyySd12lvzcTVEc71XWdA1Mzs7O5iYmOhV3nl5eXoVek2bNm3ChAkT8OWXX2LYsGHG7Ga9DM2juLgYR44cwfHjx/Haa68B+KswEkLA1NQUu3btwtChQ5ul73drzPFwdHREp06dpGIOADw9PSGEwJUrV+Dm5mbUPtemMXnExMRg0KBBeOONNwAAvXv3hqWlJQYPHoz33nsPjo6ORu/336XVamvN2dTUFLa2ti3UK8M05tg1JO+6YuobZ4ypuca/du3a4eGHH27RMzl/J9e7DRgwAAkJCdLrtnZchRBYt24dxo0bB5VKdc/Y1nBcDdWc71Vecm1mKpUK3t7eSE1N1WlPTU2Fr69vnctt3LgR48ePx4YNG1rFPU6G5mFtbY0TJ04gKytLml555RW4u7sjKysLPj4+zdV1HY05HoMGDcLVq1dRUlIitf3yyy9o164dOnfubNT+1qUxedy6dQvt2ukOASYmJgD+7xNkazdw4EC9nHft2oX+/ftDqVS2UK8M05hj15C864q51zhjbM01/gkhkJWV1aIfShqba03Hjx/XyaMtHVfgr6/0+PXXXzFhwoR6t9MajquhmvW9atAjFNQkqh/vjo2NFadPnxbh4eHC0tJSerpnzpw5Yty4cVL8hg0bhKmpqVixYoXOo9s3btxoqRSEEIbnUVNrecrV0DyKi4tF586dxTPPPCNOnTol0tPThZubm5g4cWJLpSCEMDyPuLg4YWpqKlauXCl+++03sX//ftG/f3/xyCOPtFQKori4WBw/flwcP35cABCLFy8Wx48fl776oGYO1V8JMGPGDHH69GkRGxsr668taeixa0jeP/zwgzAxMRHvv/++OHPmjHj//fdb1ddbNOX4FxUVJVJSUsRvv/0mjh8/Ll588UVhamoqDh061Oz53c3QXJcsWSKSk5PFL7/8Ik6ePCnmzJkjAIjNmzdLMW3luFZ7/vnnhY+PT63rbI3H1RhjVFMdUxZ0LWTFihXCxcVFqFQq0a9fP5Geni7Ne+GFF4Sfn5/02s/PTwDQm1544YXm73gNhuRRU2sp6IQwPI8zZ86IYcOGCXNzc9G5c2cxc+ZMcevWrWbutT5D8/jkk09Ez549hbm5uXB0dBRjx44VV65caeZe/5/qr22o62+9thz27t0r+vbtK1QqlejatatYtWpV83e8CRh67BqS95dffinc3d2FUqkUHh4eOoVBS2rq8S88PFx06dJFqFQq0bFjRxEYGCgyMjKaMaO6GZLrBx98ILp37y7MzMxEhw4dxKOPPip27Niht862cFyF+Ou76MzNzcWaNWtqXV9rPK7GGqOa4pgqhJDJtRUiIiIiqhXvoSMiIiKSORZ0RERERDLHgo6IiIhI5ljQEREREckcCzoiIiIimWNBR0RERCRzLOiIiIiIZI4FHREREZHMsaAjIiIikjkWdEREREQyx4KOiIiISOZY0BERERHJ3P8H53u6Mb48/osAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 640x480 with 4 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Histograma da distribuio das probabilidades por classe\n",
    "ambiente = model_baseline_sequencial.predict(noevent_train)\n",
    "ambiente_prob = []\n",
    "\n",
    "for i in range(len(ambiente)):\n",
    "    ambiente_prob.append(ambiente[i][0])\n",
    "\n",
    "corrida = model_baseline_sequencial.predict(running_train)\n",
    "corrida_prob = []\n",
    "\n",
    "for i in range(len(corrida)):\n",
    "    corrida_prob.append(corrida[i][1])\n",
    "\n",
    "martelete = model_baseline_sequencial.predict(stonecrusher_train)\n",
    "martelete_prob = []\n",
    "\n",
    "for i in range(len(martelete)):\n",
    "    martelete_prob.append(martelete[i][2])\n",
    "\n",
    "picareta = model_baseline_sequencial.predict(pickaxe_train)\n",
    "picareta_prob = []\n",
    "\n",
    "for i in range(len(picareta)):\n",
    "    picareta_prob.append(picareta[i][3])\n",
    "\n",
    "print(len(ambiente_prob), len(corrida_prob), len(martelete_prob), len(picareta_prob))\n",
    "\n",
    "fig, axs = plt.subplots(2, 2, tight_layout=True)\n",
    "\n",
    "# We can set the number of bins with the *bins* keyword argument.\n",
    "axs[0][0].hist(ambiente_prob)\n",
    "axs[0][0].set_title('Densidade Ambiente')\n",
    "axs[0][1].hist(corrida_prob)\n",
    "axs[0][1].set_title('Densidade Corrida')\n",
    "axs[1][0].hist(martelete_prob)\n",
    "axs[1][0].set_title('Densidade Martelete')\n",
    "axs[1][1].hist(picareta_prob)\n",
    "axs[1][1].set_title('Densidade Picareta')\n",
    "fig.suptitle('Dados de treinamento')\n",
    "\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "40/40 [==============================] - 0s 6ms/step\n",
      "3/3 [==============================] - 0s 6ms/step\n",
      "3/3 [==============================] - 0s 4ms/step\n",
      "3/3 [==============================] - 0s 5ms/step\n",
      "1280 94 77 90\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAnAAAAHbCAYAAABLIKcTAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAABiQElEQVR4nO3de1xU1f4//tfIZRgUUEEYUAT0oGBe8JIoZuANUynTSj2aJ0tLU1M0M80KML9QnvLoSdE0BUu8nFKLykhMRQ0veK3U1BIVU0RRAUUR4f37ox/74ziADDEMG1/Px2M/Hs7aa+/93os9y/esvdeMRkQERERERKQadSwdABERERGZhgkcERERkcowgSMiIiJSGSZwRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHNFDJj4+HhqNRlns7Oyg1+vRo0cPxMTEICsry2zHPHPmTJXv21QhISEICQmpsv2tXr0a8+fPr7L9lSY/Px+RkZHYvn27WY9DROrBBI7oIRUXF4fdu3cjOTkZixYtQkBAAD744AP4+/tjy5Ytlg5PNaorgYuKimICR0QKa0sHQESW0bp1a3Tq1El5/cwzz2DKlCl47LHHMHjwYJw6dQpubm4WjJCIiMrCETgiUjRt2hQfffQR8vLy8Mknnyjl+/fvx7Bhw+Dt7Q2dTgdvb2/885//xNmzZ432sWfPHnTr1g12dnbw8PDAzJkzUVhYaFSvuLgYc+fOhZ+fH7RaLVxdXfGvf/0L58+fN6h36NAhhIWFwdXVFVqtFh4eHhgwYIBRvfuJCObOnQsvLy/Y2dmhQ4cO+P7770utm5ubi2nTpsHHxwe2trZo3LgxwsPDcfPmzXKPERISgu+++w5nz541uC1d4s6dO5gzZ45yjo0aNcKLL76Iy5cvG+xn69atCAkJgbOzM3Q6HZo2bYpnnnkG+fn5OHPmDBo1agQAiIqKUo4xatQoZftTp05h+PDhShv5+/tj0aJF5cZOROrGETgiMtC/f39YWVlhx44dStmZM2fQsmVLDBs2DA0bNsTFixexePFiPProozh27BhcXFwAAMeOHUOvXr3g7e2N+Ph42NvbIzY2FqtXrzY6zquvvoqlS5di4sSJCAsLw5kzZ/DOO+9g+/btOHjwIFxcXHDz5k306dMHPj4+WLRoEdzc3JCZmYlt27YhLy+v3POIiopCVFQURo8ejWeffRYZGRl4+eWXUVRUhJYtWyr18vPzERwcjPPnz+Ott95C27ZtcfToUbz77rv45ZdfsGXLFoOk7F6xsbF45ZVX8Mcff2Djxo0G64qLizFw4EDs3LkT06dPR1BQEM6ePYuIiAiEhIRg//790Ol0OHPmDAYMGIDu3btjxYoVqF+/Pv78808kJSXhzp07cHd3R1JSEp544gmMHj0aY8aMAQAlqTt27BiCgoKU5Fuv1+OHH37ApEmTcOXKFURERFTgr05EqiNE9FCJi4sTAJKWllZmHTc3N/H39y9z/d27d+XGjRtSt25dWbBggVI+dOhQ0el0kpmZaVDXz89PAEh6erqIiBw/flwAyPjx4w32u3fvXgEgb731loiI7N+/XwDIV199ZdI5Xrt2Tezs7GTQoEEG5T/99JMAkODgYKUsJiZG6tSpY9QeX375pQCQTZs2lXusAQMGiJeXl1H5mjVrBICsX7/eoDwtLU0ASGxsrMFxDh8+XOYxLl++LAAkIiLCaF3fvn2lSZMmkpOTY1A+ceJEsbOzk6tXr5YbPxGpE2+hEpERETF4fePGDbz55pv4xz/+AWtra1hbW6NevXq4efMmjh8/rtTbtm0bevXqZfDsnJWVFYYOHWqwv23btgGAwW1AAOjcuTP8/f3x448/AgD+8Y9/oEGDBnjzzTexZMkSHDt2rELx7969G7dv38aIESMMyoOCguDl5WVQ9u2336J169YICAjA3bt3laVv377QaDSVnjjw7bffon79+njyyScN9hsQEAC9Xq/sNyAgALa2tnjllVewcuVKnD59usLHuH37Nn788UcMGjQI9vb2Bsfp378/bt++jT179lQqfiKq2ZjAEZGBmzdvIjs7Gx4eHkrZ8OHDsXDhQowZMwY//PAD9u3bh7S0NDRq1Ai3bt1S6mVnZ0Ov1xvt8/6y7OxsAIC7u7tRXQ8PD2W9k5MTUlJSEBAQgLfeeguPPPIIPDw8EBERUepzdffvvyKxXLp0CT///DNsbGwMFgcHB4gIrly5UuZxynPp0iVcv34dtra2RvvOzMxU9tu8eXNs2bIFrq6umDBhApo3b47mzZtjwYIFDzxGdnY27t69i48//tjoGP379weASsdPRDUbn4EjIgPfffcdioqKlO9Ky8nJwbfffouIiAjMmDFDqVdQUICrV68abOvs7IzMzEyjfd5f5uzsDAC4ePEimjRpYrDuwoULyjN1ANCmTRusXbsWIoKff/4Z8fHxmD17NnQ6nUE8pe2/rFi8vb2V1y4uLtDpdFixYkWp+7o3FlO4uLjA2dkZSUlJpa53cHBQ/t29e3d0794dRUVF2L9/Pz7++GOEh4fDzc0Nw4YNK/MYDRo0gJWVFUaOHIkJEyaUWsfHx6dS8RNRzcYEjogU586dw7Rp0+Dk5ISxY8cCADQaDUQEWq3WoO6nn36KoqIig7IePXogMTERly5dUm6jFhUVYd26dQb1evbsCQBYtWoVHn30UaU8LS0Nx48fx6xZs4xi02g0aNeuHf7zn/8gPj4eBw8eLPM8unTpAjs7OyQkJOCZZ55RylNTU3H27FmDBC4sLAzR0dFwdnauVLKj1WoNRiHv3e/atWtRVFSEwMDACu3LysoKgYGB8PPzQ0JCAg4ePIhhw4YpbX//cezt7dGjRw8cOnQIbdu2ha2trcnxE5E6MYEjekj9+uuvyvNSWVlZ2LlzJ+Li4mBlZYWNGzcqsxwdHR3x+OOP49///jdcXFzg7e2NlJQULF++HPXr1zfY59tvv43ExET07NkT7777Luzt7bFo0SKjr+No2bIlXnnlFXz88ceoU6cO+vXrp8xC9fT0xJQpUwD89RxZbGwsnn76aTRr1gwigg0bNuD69evo06dPmefWoEEDTJs2DXPmzMGYMWPw3HPPISMjA5GRkUa3UMPDw7F+/Xo8/vjjmDJlCtq2bYvi4mKcO3cOmzdvxuuvv15uAtamTRts2LABixcvRseOHVGnTh106tQJw4YNQ0JCAvr374/Jkyejc+fOsLGxwfnz57Ft2zYMHDgQgwYNwpIlS7B161YMGDAATZs2xe3bt5XRwN69ewP4a7TOy8sLX3/9NXr16oWGDRsqf4sFCxbgscceQ/fu3fHqq6/C29sbeXl5+P333/HNN99g69atFbsgiEhdLDqFgoiqXcks1JLF1tZWXF1dJTg4WKKjoyUrK8tom/Pnz8szzzwjDRo0EAcHB3niiSfk119/FS8vL3nhhRcM6v7000/SpUsX0Wq1otfr5Y033pClS5cazEIVESkqKpIPPvhAWrRoITY2NuLi4iLPP/+8ZGRkKHV+++03+ec//ynNmzcXnU4nTk5O0rlzZ4mPj3/geRYXF0tMTIx4enqKra2ttG3bVr755hsJDg42mIUqInLjxg15++23pWXLlmJraytOTk7Spk0bmTJlisGM2tJcvXpVnn32Walfv75oNBq5t1stLCyUDz/8UNq1ayd2dnZSr1498fPzk7Fjx8qpU6dERGT37t0yaNAg8fLyEq1WK87OzhIcHCyJiYkGx9myZYu0b99etFqtADBo9/T0dHnppZekcePGYmNjI40aNZKgoCCZM2fOA9uJiNRJI3LfdDMiIiIiqtE4C5WIiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4IiIiIhUhgkcERERkcowgasB4uPjodFolMXOzg56vR49evRATEwMsrKyLB2iQqPRIDIy8oH1Ss7pzJkzVXbsUaNGwdvbu8r2d6+pU6dCo9EgLCzMLPsH/mq7iRMnPrDe9u3bodFosH37drPFAgCxsbGIj4836zGISrCfqxhz9XM7d+7EkCFD0LhxY9ja2sLJyQlBQUFYvHgxbt68WeXHK40pfZs5+/vawtrSAdD/iYuLg5+fHwoLC5GVlYVdu3bhgw8+wIcffoh169ahd+/elg4Ru3fvRpMmTSwdRpUqLCzEqlWrAABJSUn4888/0bhxY4vF06FDB+zevRutWrUy63FiY2Ph4uKCUaNGmfU4RPdiP1f9IiIiMHv2bAQFBeG9995D8+bNkZ+fj9TUVERGRuLkyZP4z3/+Y/Y4qqtve1gwgatBWrdujU6dOimvn3nmGUyZMgWPPfYYBg8ejFOnTsHNzc2CEQJdunSx6PHN4euvv8bly5cxYMAAfPfdd1i5ciXeeusti8Xj6OhYK9uZCGA/V92++OILzJ49G6NHj8ayZcug0WiUdf369cP06dOxe/fuKjnWrVu3oNPpjMoLCwuh0WjYt1Ux3kKt4Zo2bYqPPvoIeXl5+OSTTwzW7d+/H0899RQaNmwIOzs7tG/fHv/73/8M6pQM8W/btg2vvvoqXFxc4OzsjMGDB+PChQsGdbdu3YqQkBA4OztDp9OhadOmeOaZZ5Cfn6/UKe3Wwp49e9CtWzfY2dnBw8MDM2fORGFhodG5rFu3DqGhoXB3d4dOp4O/vz9mzJhR6vB9fHw8WrZsCa1WC39/f3z22Welts+dO3cwZ84c+Pn5QavVolGjRnjxxRdx+fLlctv1XsuXL4etrS3i4uLg6emJuLg4iIhBnZKh/9WrV+PNN9+Eu7s76tWrhyeffBKXLl1CXl4eXnnlFbi4uMDFxQUvvvgibty4UerxPvnkE7Ro0QJarRatWrXC2rVrSz3W/bcZqvLv7e3tjaNHjyIlJUW5pXXv7Yrc3FxMmzYNPj4+sLW1RePGjREeHl5tt1ro4cJ+znz93OzZs9GgQQP897//NUjeSjg4OCA0NFR5ffv2bcycOdPgvT9hwgRcv37dYDtvb2+EhYVhw4YNaN++Pezs7BAVFaX0X59//jlef/11NG7cGFqtFr///nuZfVtF2yEqKgqBgYFo2LAhHB0d0aFDByxfvtyov35oCFlcXFycAJC0tLRS19+4cUOsrKykV69eStnWrVvF1tZWunfvLuvWrZOkpCQZNWqUAJC4uDijfTdr1kxee+01+eGHH+TTTz+VBg0aSI8ePZR66enpYmdnJ3369JGvvvpKtm/fLgkJCTJy5Ei5du2aUg+AREREKK+PHj0q9vb20qpVK1mzZo18/fXX0rdvX2natKkAkPT0dKXue++9J//5z3/ku+++k+3bt8uSJUvEx8fHII57Yx44cKB88803smrVKvnHP/4hnp6e4uXlpdQrKiqSJ554QurWrStRUVGSnJwsn376qTRu3FhatWol+fn5D2z7jIwMqVOnjjz33HMiIvL2228LANm+fbtBvW3btgkA8fLyklGjRklSUpIsWbJE6tWrJz169JA+ffrItGnTZPPmzfLBBx+IlZWVvPbaawb7ACCenp5KWyUmJsoTTzwhAOSLL74wOta2bduUsqr+ex88eFCaNWsm7du3l927d8vu3bvl4MGDIiJy8+ZNCQgIEBcXF5k3b55s2bJFFixYIE5OTtKzZ08pLi5+YLsS3Y/9XPX3cxcuXBAAMnTo0DLr3Ku4uFj69u0r1tbW8s4778jmzZvlww8/lLp160r79u3l9u3bSl0vLy9xd3eXZs2ayYoVK2Tbtm2yb98+pf9q3LixPPvss5KYmCjffvutZGdnl9q3VbQdRERGjRoly5cvl+TkZElOTpb33ntPdDqdREVFVej8ahsmcDXAgzo2ERE3Nzfx9/dXXvv5+Un79u2lsLDQoF5YWJi4u7tLUVGRwb7Hjx9vUG/u3LkCQC5evCgiIl9++aUAkMOHD5cb6/0d29ChQ0Wn00lmZqZSdvfuXfHz8zPq2O5VXFwshYWFkpKSIgDkyJEjIvJXZ+Xh4SEdOnQwSBTOnDkjNjY2Bm/oNWvWCABZv369wb7T0tIEgMTGxpZ7LiIis2fPFgCSlJQkIiKnT58WjUYjI0eONKhX0vE8+eSTBuXh4eECQCZNmmRQ/vTTT0vDhg0NygCU2Vb/+Mc/jI51bydX1X9vEZFHHnlEgoODjdokJiZG6tSpY3Q9llwjmzZtMtqG6EHYz1V/P7dnzx4BIDNmzCj3fEskJSUJAJk7d65B+bp16wSALF26VCnz8vISKysrOXHihEHdkv7r8ccfN9r//X2bKe1wv6KiIiksLJTZs2eLs7PzQ/nBkrdQVULuGSL+/fff8dtvv2HEiBEAgLt37ypL//79cfHiRZw4ccJg+6eeesrgddu2bQEAZ8+eBQAEBATA1tYWr7zyClauXInTp09XKK5t27ahV69eBs+sWFlZYejQoUZ1T58+jeHDh0Ov18PKygo2NjYIDg4GABw/fhwAcOLECVy4cAHDhw83GO738vJCUFCQwf6+/fZb1K9fH08++aRBGwQEBECv1z9wppOIKLdN+/TpAwDw8fFBSEgI1q9fj9zcXKNt7p+l6u/vDwAYMGCAUfnVq1eNbqOW1Va///47zp8/X2qc5vh7l+fbb79F69atERAQYHCsvn37VsvsWHp4sZ+r+n7OFFu3bgUAo4lNzz33HOrWrYsff/zRoLxt27Zo0aJFqft65plnHng8U9qhJL7evXvDyclJadt3330X2dnZNWoWc3VhAqcCN2/eRHZ2Njw8PAAAly5dAgBMmzYNNjY2Bsv48eMBAFeuXDHYh7Ozs8FrrVYL4K+HTgGgefPm2LJlC1xdXTFhwgQ0b94czZs3x4IFC8qNLTs7G3q93qj8/rIbN26ge/fu2Lt3L+bMmYPt27cjLS0NGzZsMIgjOzu71O1LK7t06RKuX78OW1tbo3bIzMw0aoP7bd26Fenp6XjuueeQm5uL69ev4/r16xgyZAjy8/OxZs0ao20aNmxo8NrW1rbc8tu3b5d7DveWlZz7/czx9y7PpUuX8PPPPxsdy8HBASLywHYlqgz2c6Xv8+/0c02bNgUApKenl3t+956ntbU1GjVqZFCu0Wig1+uN+ih3d/cy91XeunuPB1SsHfbt26c8q7ds2TL89NNPSEtLw6xZswBUrG+rbTgLVQW+++47FBUVISQkBADg4uICAJg5cyYGDx5c6jYtW7Y0+Tjdu3dH9+7dUVRUhP379+Pjjz9GeHg43NzcMGzYsFK3cXZ2RmZmplH5/WVbt27FhQsXsH37duXTKACjB2NLOuCK7LPkQeWkpKRSY3NwcCi1vMTy5csBAPPmzcO8efNKXT927Nhy92Gq8s7r/v98Spjr710WFxcX6HQ6rFixotx4iKoS+7nS9/l3+jl3d3e0adMGmzdvRn5+Puzt7cusWxLX3bt3cfnyZYMkTkSQmZmJRx991KB+aZMiKrLu3uMBFWuHtWvXwsbGBt9++y3s7OyU8q+++uqBx6mtmMDVcOfOncO0adPg5OSkJBMtW7aEr68vjhw5gujo6Co/ppWVFQIDA+Hn54eEhAQcPHiwzI6tR48eSExMxKVLl5TbC0VFRVi3bp1BvZI3c8kn4hL3zzhr2bIl3N3dsWbNGuXLdYG/boGkpqYqn86Bv25nrl27FkVFRQgMDDTpHK9du4aNGzeiW7dumDNnjtH6Tz/9FAkJCfj111/RunVrk/Zdnh9//LHUtmrevHmZ3ztlrr+3Vqst9VNrWFgYoqOj4ezsDB8fnyo7HlFZ2M+Zp58DgHfeeQdDhgzBpEmTjL5GBPhr1DA1NRWhoaHo1asX5s6di1WrVmHKlClKnfXr1+PmzZvo1auXyccvjyntoNFoYG1tDSsrK6Xs1q1b+Pzzz6s0JjVhAleD/Prrr8rzDVlZWdi5cyfi4uJgZWWFjRs3Gnwi+uSTT9CvXz/07dsXo0aNQuPGjXH16lUcP34cBw8exBdffGHSsZcsWYKtW7diwIABaNq0KW7fvq2MwJT3xZpvv/02EhMT0bNnT7z77ruwt7fHokWLjKbMBwUFoUGDBhg3bhwiIiJgY2ODhIQEHDlyxKBenTp18N5772HMmDEYNGgQXn75ZVy/fh2RkZFGQ+rDhg1DQkIC+vfvj8mTJ6Nz586wsbHB+fPnsW3bNgwcOBCDBg0qNe6EhATcvn0bkyZNUj7x38vZ2RkJCQlYvnx5lX7BpYuLC3r27Il33nkHdevWRWxsLH777TejrxK5X1X/vQGgTZs2WLt2LdatW4dmzZrBzs4Obdq0QXh4ONavX4/HH38cU6ZMQdu2bVFcXIxz585h8+bNeP311yv1HwkRwH4OqL5+Dvjr+bV33nkH7733Hn777TeMHj1a+SLfvXv34pNPPsHQoUMRGhqKPn36oG/fvnjzzTeRm5uLbt264eeff0ZERATat2+PkSNHmtTeD2JKOwwYMADz5s3D8OHD8corryA7OxsffvihUbL8ULHoFAoSkf+bQVWy2NraiqurqwQHB0t0dLRkZWWVut2RI0dkyJAh4urqKjY2NqLX66Vnz56yZMkSo33fP/Pr/tlAu3fvlkGDBomXl5dotVpxdnaW4OBgSUxMNNgO983OEhH56aefpEuXLqLVakWv18sbb7whS5cuNZqdlZqaKl27dhV7e3tp1KiRjBkzRg4ePGj0lQAiIp9++qn4+vqKra2ttGjRQlasWCEvvPCC0aykwsJC+fDDD6Vdu3ZiZ2cn9erVEz8/Pxk7dqycOnWqzDYPCAgQV1dXKSgoKLNOly5dxMXFRQoKCpT2uvfrPspr34iICAEgly9fNmi7CRMmSGxsrDRv3lxsbGzEz89PEhISDLYtbRaqSNX+vUX+mukVGhoqDg4OyleklLhx44a8/fbb0rJlS7G1tRUnJydp06aNTJkyxWAmHlFFsZ+r/n7uXikpKfLss8+Ku7u72NjYiKOjo3Tt2lX+/e9/S25urlLv1q1b8uabb4qXl5fY2NiIu7u7vPrqqwZfsyLy1yzUAQMGGB2nrL7y3nX3920VbYcVK1ZIy5YtRavVSrNmzSQmJkaWL19e7kzg2kwj8rB+Ax4RERGROnEWKhEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpWptV/kW1xcjAsXLsDBwaFCP+lBRLWHiCAvLw8eHh6oU0d9n1PZfxE9vCraf9XaBO7ChQvw9PS0dBhEZEEZGRll/kRZTcb+i4ge1H/V2gSu5Ad+MzIy4OjoaOFoiKg65ebmwtPTs9wf+q7J2H8RPbwq2n/V2gSu5LaDo6MjO0Cih5Rabz+y/yKiB/Vf6ns4hIiIiOghxwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMrV2FioRVT/vGd+Zbd9n3h9gtn0TEamt/+IIHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjojIRH/++Seef/55ODs7w97eHgEBAThw4ICyXkQQGRkJDw8P6HQ6hISE4OjRoxaMmIhqGyZwREQmuHbtGrp16wYbGxt8//33OHbsGD766CPUr19fqTN37lzMmzcPCxcuRFpaGvR6Pfr06YO8vDzLBU5EtYq1pQMgIlKTDz74AJ6enoiLi1PKvL29lX+LCObPn49Zs2Zh8ODBAICVK1fCzc0Nq1evxtixY6s7ZCKqhTgCR0RkgsTERHTq1AnPPfccXF1d0b59eyxbtkxZn56ejszMTISGhiplWq0WwcHBSE1NLXWfBQUFyM3NNViIiMrDBI6IyASnT5/G4sWL4evrix9++AHjxo3DpEmT8NlnnwEAMjMzAQBubm4G27m5uSnr7hcTEwMnJydl8fT0NO9JEJHqMYEjIjJBcXExOnTogOjoaLRv3x5jx47Fyy+/jMWLFxvU02g0Bq9FxKisxMyZM5GTk6MsGRkZZoufiGoHJnBERCZwd3dHq1atDMr8/f1x7tw5AIBerwcAo9G2rKwso1G5ElqtFo6OjgYLEVF5mMAREZmgW7duOHHihEHZyZMn4eXlBQDw8fGBXq9HcnKysv7OnTtISUlBUFBQtcZKRLUXZ6ESEZlgypQpCAoKQnR0NIYMGYJ9+/Zh6dKlWLp0KYC/bp2Gh4cjOjoavr6+8PX1RXR0NOzt7TF8+HALR09EtQUTOCIiEzz66KPYuHEjZs6cidmzZ8PHxwfz58/HiBEjlDrTp0/HrVu3MH78eFy7dg2BgYHYvHkzHBwcLBg5EdUmTOCIiEwUFhaGsLCwMtdrNBpERkYiMjKy+oIioocKn4EjIiIiUhmTE7gdO3bgySefhIeHBzQaDb766iuD9RX5DcCCggK89tprcHFxQd26dfHUU0/h/PnzBnWuXbuGkSNHKt+LNHLkSFy/ft3kEyQiIiKqbUxO4G7evIl27dph4cKFpa6vyG8AhoeHY+PGjVi7di127dqFGzduICwsDEVFRUqd4cOH4/Dhw0hKSkJSUhIOHz6MkSNHVuIUiYiIiGoXk5+B69evH/r161fquor8BmBOTg6WL1+Ozz//HL179wYArFq1Cp6entiyZQv69u2L48ePIykpCXv27EFgYCAAYNmyZejatStOnDiBli1bVvZ8iYiIiFSvSp+Bq8hvAB44cACFhYUGdTw8PNC6dWulzu7du+Hk5KQkbwDQpUsXODk58bcEiYiI6KFXpQlcRX4DMDMzE7a2tmjQoEG5dVxdXY327+rqyt8SJCIiooeeWWahmvIbgGXVKa0+f0uQiIiIqIoTuIr8BqBer8edO3dw7dq1cutcunTJaP+XL1/mbwkSERHRQ69KE7iK/AZgx44dYWNjY1Dn4sWL+PXXX5U6Xbt2RU5ODvbt26fU2bt3L3JycvhbgkRERPTQM3kW6o0bN/D7778rr9PT03H48GE0bNgQTZs2feBvADo5OWH06NF4/fXX4ezsjIYNG2LatGlo06aNMivV398fTzzxBF5++WV88sknAIBXXnkFYWFhnIFKREREDz2TE7j9+/ejR48eyuupU6cCAF544QXEx8dX6DcA//Of/8Da2hpDhgzBrVu30KtXL8THx8PKykqpk5CQgEmTJimzVZ966qkyv3uOiIiI6GGiERGxdBDmkJubCycnJ+Tk5PB5OKJq4j3jO7Pt+8z7AypcV+3vf7XHT6RGauu/+FuoRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4IiIiIhUhgkcEVElxcTEQKPRIDw8XCkTEURGRsLDwwM6nQ4hISE4evSo5YIkolqJCRwRUSWkpaVh6dKlaNu2rUH53LlzMW/ePCxcuBBpaWnQ6/Xo06cP8vLyLBQpEdVGTOCIiEx048YNjBgxAsuWLUODBg2UchHB/PnzMWvWLAwePBitW7fGypUrkZ+fj9WrV1swYiKqbZjAERGZaMKECRgwYAB69+5tUJ6eno7MzEyEhoYqZVqtFsHBwUhNTS1zfwUFBcjNzTVYiIjKY23pAIiI1GTt2rU4ePAg0tLSjNZlZmYCANzc3AzK3dzccPbs2TL3GRMTg6ioqKoNlIhqNY7AERFVUEZGBiZPnoxVq1bBzs6uzHoajcbgtYgYld1r5syZyMnJUZaMjIwqi5mIaieOwBERVdCBAweQlZWFjh07KmVFRUXYsWMHFi5ciBMnTgD4ayTO3d1dqZOVlWU0KncvrVYLrVZrvsCJqNbhCBwRUQX16tULv/zyCw4fPqwsnTp1wogRI3D48GE0a9YMer0eycnJyjZ37txBSkoKgoKCLBg5EdU2HIEjIqogBwcHtG7d2qCsbt26cHZ2VsrDw8MRHR0NX19f+Pr6Ijo6Gvb29hg+fLglQiaiWooJHBFRFZo+fTpu3bqF8ePH49q1awgMDMTmzZvh4OBg6dCIqBZhAkdE9Dds377d4LVGo0FkZCQiIyMtEg8RPRz4DBwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4IiIiIhUhgkcERERkcowgSMiIiJSGSZwRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKVHkCFxkZCY1GY7Do9XplvYggMjISHh4e0Ol0CAkJwdGjRw32UVBQgNdeew0uLi6oW7cunnrqKZw/f76qQyUiIiJSJbOMwD3yyCO4ePGisvzyyy/Kurlz52LevHlYuHAh0tLSoNfr0adPH+Tl5Sl1wsPDsXHjRqxduxa7du3CjRs3EBYWhqKiInOES0RERKQq1mbZqbW1wahbCRHB/PnzMWvWLAwePBgAsHLlSri5uWH16tUYO3YscnJysHz5cnz++efo3bs3AGDVqlXw9PTEli1b0LdvX3OETERERKQaZhmBO3XqFDw8PODj44Nhw4bh9OnTAID09HRkZmYiNDRUqavVahEcHIzU1FQAwIEDB1BYWGhQx8PDA61bt1bqlKagoAC5ubkGCxEREVFtVOUJXGBgID777DP88MMPWLZsGTIzMxEUFITs7GxkZmYCANzc3Ay2cXNzU9ZlZmbC1tYWDRo0KLNOaWJiYuDk5KQsnp6eVXxmRERERDVDlSdw/fr1wzPPPIM2bdqgd+/e+O677wD8dau0hEajMdhGRIzK7vegOjNnzkROTo6yZGRk/I2zICIiIqq5zP41InXr1kWbNm1w6tQp5bm4+0fSsrKylFE5vV6PO3fu4Nq1a2XWKY1Wq4Wjo6PBQkRERFQbmT2BKygowPHjx+Hu7g4fHx/o9XokJycr6+/cuYOUlBQEBQUBADp27AgbGxuDOhcvXsSvv/6q1CEiIiJ6mFX5LNRp06bhySefRNOmTZGVlYU5c+YgNzcXL7zwAjQaDcLDwxEdHQ1fX1/4+voiOjoa9vb2GD58OADAyckJo0ePxuuvvw5nZ2c0bNgQ06ZNU27JEhERET3sqjyBO3/+PP75z3/iypUraNSoEbp06YI9e/bAy8sLADB9+nTcunUL48ePx7Vr1xAYGIjNmzfDwcFB2cd//vMfWFtbY8iQIbh16xZ69eqF+Ph4WFlZVXW4RERERKqjERGxdBDmkJubCycnJ+Tk5PB5OKJq4j3jO7Pt+8z7AypcV+3vf7XHT6RGauu/+FuoRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBGRCWJiYvDoo4/CwcEBrq6uePrpp3HixAmDOiKCyMhIeHh4QKfTISQkBEePHrVQxERUGzGBIyIyQUpKCiZMmIA9e/YgOTkZd+/eRWhoKG7evKnUmTt3LubNm4eFCxciLS0Ner0effr0QV5engUjJ6LapMp/iYGIqDZLSkoyeB0XFwdXV1ccOHAAjz/+OEQE8+fPx6xZszB48GAAwMqVK+Hm5obVq1dj7NixlgibiGoZjsAREf0NOTk5AICGDRsCANLT05GZmYnQ0FCljlarRXBwMFJTU0vdR0FBAXJzcw0WIqLyMIEjIqokEcHUqVPx2GOPoXXr1gCAzMxMAICbm5tBXTc3N2Xd/WJiYuDk5KQsnp6e5g2ciFSPCRwRUSVNnDgRP//8M9asWWO0TqPRGLwWEaOyEjNnzkROTo6yZGRkmCVeIqo9+AwcEVElvPbaa0hMTMSOHTvQpEkTpVyv1wP4ayTO3d1dKc/KyjIalSuh1Wqh1WrNGzAR1SocgSMiMoGIYOLEidiwYQO2bt0KHx8fg/U+Pj7Q6/VITk5Wyu7cuYOUlBQEBQVVd7hEVEtxBI6IyAQTJkzA6tWr8fXXX8PBwUF5rs3JyQk6nQ4ajQbh4eGIjo6Gr68vfH19ER0dDXt7ewwfPtzC0RNRbcEEjojIBIsXLwYAhISEGJTHxcVh1KhRAIDp06fj1q1bGD9+PK5du4bAwEBs3rwZDg4O1RwtEdVWTOCIiEwgIg+so9FoEBkZicjISPMHREQPJT4DR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqYy1pQMgIiIiqgjvGd9ZOoQagyNwRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMtaWDoCIiIiqj/eM78y27zPvDzDbvskQR+CIiIiIVIYjcEREtQBHVWoXc/49qXbgCBwRERGRynAEjughw0/2ZCqO7pWO7yWypBo/AhcbGwsfHx/Y2dmhY8eO2Llzp6VDIiKqEPZfRGQuNTqBW7duHcLDwzFr1iwcOnQI3bt3R79+/XDu3DlLh0ZEVC72X0RkThoREUsHUZbAwEB06NABixcvVsr8/f3x9NNPIyYmptxtc3Nz4eTkhJycHDg6Opo7VCLVUOttH1NutdWE9391919q/bsSPQzM0X/V2Gfg7ty5gwMHDmDGjBkG5aGhoUhNTTWqX1BQgIKCAuV1Tk4OgL8agkhNWkf8YOkQaiRT3ssldS31+dQS/VdxQX4loyUiczNH/1VjE7grV66gqKgIbm5uBuVubm7IzMw0qh8TE4OoqCijck9PT7PFSETVx2m+6dvk5eXBycmpymN5EPZfRHQvc/RfNTaBK6HRaAxei4hRGQDMnDkTU6dOVV4XFxfj6tWrcHZ2LrW+peTm5sLT0xMZGRm8tfv/Y5sYY5sYM6VNRAR5eXnw8PCopuhKVx39l5qvFbXGrta4AcZuCabGXdH+q8YmcC4uLrCysjL6tJqVlWX0qRYAtFottFqtQVn9+vXNGeLf4ujoqKoLsDqwTYyxTYxVtE0sMfJWwhL9l5qvFbXGrta4AcZuCabEXZH+q8bOQrW1tUXHjh2RnJxsUJ6cnIygoCALRUVE9GDsv4jI3GrsCBwATJ06FSNHjkSnTp3QtWtXLF26FOfOncO4ceMsHRoRUbnYfxGROdXoBG7o0KHIzs7G7NmzcfHiRbRu3RqbNm2Cl5eXpUOrNK1Wi4iICKPbJQ8ztokxtokxtbVJdfVfamuXe6k1drXGDTB2SzBX3DX6e+CIiIiIyFiNfQaOiIiIiErHBI6IiIhIZZjAEREREakMEzgiIiIilWEC9zfFxsbCx8cHdnZ26NixI3bu3Flu/YSEBLRr1w729vZwd3fHiy++iOzsbGV9fHw8NBqN0XL79m1zn0qVMbVNFi1aBH9/f+h0OrRs2RKfffaZUZ3169ejVatW0Gq1aNWqFTZu3Giu8M2iqttE7dfJjh078OSTT8LDwwMajQZfffXVA7dJSUlBx44dYWdnh2bNmmHJkiVGddR+nZTF1OunIm1VXUyJfcOGDejTpw8aNWoER0dHdO3aFT/8YJnfBja1zUv89NNPsLa2RkBAgHkDLIepsRcUFGDWrFnw8vKCVqtF8+bNsWLFimqK9v9U9f+n1cVc/dkDCVXa2rVrxcbGRpYtWybHjh2TyZMnS926deXs2bOl1t+5c6fUqVNHFixYIKdPn5adO3fKI488Ik8//bRSJy4uThwdHeXixYsGi1qY2iaxsbHi4OAga9eulT/++EPWrFkj9erVk8TERKVOamqqWFlZSXR0tBw/flyio6PF2tpa9uzZU12n9beYo03Ufp1s2rRJZs2aJevXrxcAsnHjxnLrnz59Wuzt7WXy5Mly7NgxWbZsmdjY2MiXX36p1FH7dVIWU6+firRVdTE19smTJ8sHH3wg+/btk5MnT8rMmTPFxsZGDh48WKPjLnH9+nVp1qyZhIaGSrt27aon2PtUJvannnpKAgMDJTk5WdLT02Xv3r3y008/VWPU5vn/tLqYoz+rCCZwf0Pnzp1l3LhxBmV+fn4yY8aMUuv/+9//lmbNmhmU/fe//5UmTZoor+Pi4sTJyanKY60uprZJ165dZdq0aQZlkydPlm7duimvhwwZIk888YRBnb59+8qwYcOqKGrzMkebqP06uVdFOrzp06eLn5+fQdnYsWOlS5cuymu1XydlMfX6qUhbVRdTYy9Nq1atJCoqqqpDK1dl4x46dKi8/fbbEhERYbEEztTYv//+e3FycpLs7OzqCK9M5vj/1BKqqj+rCN5CraQ7d+7gwIEDCA0NNSgPDQ1FampqqdsEBQXh/Pnz2LRpE0QEly5dwpdffokBAwYY1Ltx4wa8vLzQpEkThIWF4dChQ2Y7j6pUmTYpKCiAnZ2dQZlOp8O+fftQWFgIANi9e7fRPvv27VvmPmsSc7UJoN7rpDLKugb2799fK66TslTm+qlIW1WHysR+v+LiYuTl5aFhw4bmCLFUlY07Li4Of/zxByIiIswdYpkqE3tiYiI6deqEuXPnonHjxmjRogWmTZuGW7duVUfIAMz7/2lNVFXvUSZwlXTlyhUUFRUZ/TC1m5ub0Q9YlwgKCkJCQgKGDh0KW1tb6PV61K9fHx9//LFSx8/PD/Hx8UhMTMSaNWtgZ2eHbt264dSpU2Y9n6pQmTbp27cvPv30Uxw4cAAigv3792PFihUoLCzElStXAACZmZkm7bMmMVebqPk6qYyyroG7d+/WiuukLJW5firSVtWhMrHf76OPPsLNmzcxZMgQc4RYqsrEferUKcyYMQMJCQmwtrbcDxxVJvbTp09j165d+PXXX7Fx40bMnz8fX375JSZMmFAdIQMw3/+nNVVVvUeZwP1NGo3G4LWIGJWVOHbsGCZNmoR3330XBw4cQFJSEtLT0w1+G7FLly54/vnn0a5dO3Tv3h3/+9//0KJFC1VclCVMaZN33nkH/fr1Q5cuXWBjY4OBAwdi1KhRAAArK6tK7bMmquo2qQ3XialKa8P7y9V+nZTF1POqSFtVl8r+TdasWYPIyEisW7cOrq6u5gqvTBWNu6ioCMOHD0dUVBRatGhRXeGVy5Q2Ly4uhkajQUJCAjp37oz+/ftj3rx5iI+Pr9ZROKDq/z+tyariPcoErpJcXFxgZWVl9OkgKyvLKLMuERMTg27duuGNN95A27Zt0bdvX8TGxmLFihW4ePFiqdvUqVMHjz76qCpGVirTJjqdDitWrEB+fj7OnDmDc+fOwdvbGw4ODnBxcQEA6PV6k/ZZk5irTe6npuukMsq6BqytreHs7FxuHTVcJ2WpzPVTkbaqDpWJvcS6deswevRo/O9//0Pv3r3NGaYRU+POy8vD/v37MXHiRFhbW8Pa2hqzZ8/GkSNHYG1tja1bt1ZX6JVqc3d3dzRu3BhOTk5Kmb+/P0QE58+fN2u8Jarr/9Oaoqreo0zgKsnW1hYdO3ZEcnKyQXlycjKCgoJK3SY/Px916hg2ecmIipTxk7QigsOHD8Pd3b0KojavyrRJCRsbGzRp0gRWVlZYu3YtwsLClLbq2rWr0T43b978wH3WBOZqk/up6TqpjLKugU6dOsHGxqbcOmq4TspSmeunIm1VHSp77a9ZswajRo3C6tWrLfI8k6lxOzo64pdffsHhw4eVZdy4cWjZsiUOHz6MwMDA6gq9Um3erVs3XLhwATdu3FDKTp48iTp16qBJkyZmjbdEdf1/WlNU2XvUpCkPZKBk2vPy5cvl2LFjEh4eLnXr1pUzZ86IiMiMGTNk5MiRSv24uDixtraW2NhY+eOPP2TXrl3SqVMn6dy5s1InMjJSkpKS5I8//pBDhw7Jiy++KNbW1rJ3795qP7/KMLVNTpw4IZ9//rmcPHlS9u7dK0OHDpWGDRtKenq6Uuenn34SKysref/99+X48ePy/vvvq+rrIczRJmq/TvLy8uTQoUNy6NAhASDz5s2TQ4cOKV8ZcH+blEy7nzJlihw7dkyWL19uNO1e7ddJWUy9firSVjU19tWrV4u1tbUsWrTI4Otxrl+/XqPjvp8lZ6GaGnteXp40adJEnn32WTl69KikpKSIr6+vjBkzpkbHXZH/T6uLOfqzimAC9zctWrRIvLy8xNbWVjp06CApKSnKuhdeeEGCg4MN6v/3v/+VVq1aiU6nE3d3dxkxYoScP39eWR8eHi5NmzYVW1tbadSokYSGhkpqamp1nU6VMKVNjh07JgEBAaLT6cTR0VEGDhwov/32m9E+v/jiC2nZsqXY2NiIn5+frF+/vjpOpcpUdZuo/TrZtm2bADBaXnjhBREp/b2zfft2ad++vdja2oq3t7csXrzYaL9qv07KYmo/U5G2qi6mxB4cHFzudVFT476fJRM4EdNjP378uPTu3Vt0Op00adJEpk6dKvn5+dUcddX/f1pdzNWfPYhGpIaPNRIRERGRAT4DR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4GqA+Ph4aDQaZbGzs4Ner0ePHj0QExODrKwsS4eo0Gg0iIyMfGC9knM6c+ZMlR171KhR8Pb2rrL9RUZGQqPRoE6dOjh9+rTR+ps3b8LR0REajQajRo2qsuMCQH5+PiIjI7F9+/ZK7+PMmTPQaDSIj483edsLFy4gMjIShw8frvTxicrDfq1izNWvlSy2trbw8fHB5MmTcf36daVeSEgIQkJCquy45hAdHY2vvvrK0mHUWNaWDoD+T1xcHPz8/FBYWIisrCzs2rULH3zwAT788EOsW7cOvXv3tnSI2L17N5o0aWLpMKpUvXr1EBcXh/fee8+g/IsvvkBhYSFsbGyq/Jj5+fmIiooCAIt0ohcuXEBUVBS8vb0REBBQ7cenhwf7NctISkqCk5MT8vLysGnTJixYsAD79u1DamoqNBoNYmNjLR3iA0VHR+PZZ5/F008/belQaiQmcDVI69at0alTJ+X1M888gylTpuCxxx7D4MGDcerUKbi5uVkwQqBLly4WPb45DB06FCtXrkRUVBTq1Pm/Qenly5dj0KBBSExMrLJjiQhu375dZfsjqunYr1lGx44d4eLiAgDo06cPsrOz8fnnnyM1NRXdunVDq1atqj2m/Px82NvbV/txayveQq3hmjZtio8++gh5eXn45JNPDNbt378fTz31FBo2bAg7Ozu0b98e//vf/wzqlAz5b9u2Da+++ipcXFzg7OyMwYMH48KFCwZ1t27dipCQEDg7O0On06Fp06Z45plnkJ+fr9Qp7VbDnj170K1bN9jZ2cHDwwMzZ85EYWGh0bmsW7cOoaGhcHd3h06ng7+/P2bMmIGbN28a1Y2Pj0fLli2h1Wrh7++Pzz77rNT2uXPnDubMmQM/Pz9otVo0atQIL774Ii5fvlxuu97rpZdeQkZGBpKTk5WykydPYteuXXjppZeM6t++fRuvv/46AgIC4OTkhIYNG6Jr1674+uuvjepqNBpMnDgRS5Ysgb+/P7RaLVauXIlGjRoBAKKiopRbHffepj116hSGDx8OV1dXpQ0WLVpUofN50Lbbt2/Ho48+CgB48cUXlePf+3etyLVFVFns18zfr92vJEk9e/YsgNJvoRYUFGD27Nnw9/eHnZ0dnJ2d0aNHD6Smpip1Fi1ahMcffxyurq6oW7cu2rRpg7lz5xq1TUhICFq3bo0dO3YgKCgI9vb2Sn+am5uLadOmwcfHB7a2tmjcuDHCw8MN2kyj0eDmzZtYuXKl0keVxHv58mWMHz8erVq1Qr169eDq6oqePXti586dlW4fNeIInAr0798fVlZW2LFjh1K2bds2PPHEEwgMDMSSJUvg5OSEtWvXYujQocjPzzd6ZmvMmDEYMGAAVq9ejYyMDLzxxht4/vnnsXXrVgB/PU81YMAAdO/eHStWrED9+vXx559/IikpCXfu3CnzU9OxY8fQq1cveHt7Iz4+Hvb29oiNjcXq1auN6p46dQr9+/dHeHg46tati99++w0ffPAB9u3bp8QB/NXJvfjiixg4cCA++ugj5OTkIDIyEgUFBQYjZMXFxRg4cCB27tyJ6dOnIygoCGfPnkVERARCQkKwf/9+6HS6B7avr6+vct59+/YFAKxYsQLe3t7o1auXUf2CggJcvXoV06ZNQ+PGjXHnzh1s2bIFgwcPRlxcHP71r38Z1P/qq6+wc+dOvPvuu9Dr9WjYsCGSkpLwxBNPYPTo0RgzZgwAKEndsWPHEBQUpPwnp9fr8cMPP2DSpEm4cuUKIiIiyjyXimzboUMHxMXF4cUXX8Tbb7+NAQMGAIByC8nUa4uoMtivmbdfu9/vv/8O4P/6mfvdvXsX/fr1w86dOxEeHo6ePXvi7t272LNnD86dO4egoCAAwB9//IHhw4crydeRI0fw//7f/8Nvv/2GFStWGOzz4sWLeP755zF9+nRER0ejTp06yM/PR3BwMM6fP4+33noLbdu2xdGjR/Huu+/il19+wZYtW6DRaLB792707NkTPXr0wDvvvAMAcHR0BABcvXoVABAREQG9Xo8bN25g48aNCAkJwY8//ljjn+2rMkIWFxcXJwAkLS2tzDpubm7i7++vvPbz85P27dtLYWGhQb2wsDBxd3eXoqIig32PHz/eoN7cuXMFgFy8eFFERL788ksBIIcPHy43VgASERGhvB46dKjodDrJzMxUyu7evSt+fn4CQNLT00vdT3FxsRQWFkpKSooAkCNHjoiISFFRkXh4eEiHDh2kuLhYqX/mzBmxsbERLy8vpWzNmjUCQNavX2+w77S0NAEgsbGx5Z5LRESEAJDLly9LXFycaLVayc7Olrt374q7u7tERkaKiEjdunXlhRdeKHM/d+/elcLCQhk9erS0b9/eYB0AcXJykqtXrxqUX7582agtS/Tt21eaNGkiOTk5BuUTJ04UOzs7ZV/p6ekCQOLi4kzetqSN7t22REWvLaLysF+zbL+WmZkphYWFcu3aNVm1apXodDrx9PSUW7duiYhIcHCwBAcHK9t99tlnAkCWLVtW7v7vVVRUJIWFhfLZZ5+JlZWVQT8XHBwsAOTHH3802CYmJkbq1KljdF2U/K02bdqklD2o7y1R0gf36tVLBg0aVOH41Y63UFVCRJR///777/jtt98wYsQIAH99cipZ+vfvj4sXL+LEiRMG2z/11FMGr9u2bQvg/4bTAwICYGtri1deeQUrV64sdVZmabZt24ZevXoZPMNiZWWFoUOHGtU9ffo0hg8fDr1eDysrK9jY2CA4OBgAcPz4cQDAiRMncOHCBQwfPhwajUbZ1svLS/kEWOLbb79F/fr18eSTTxq0QUBAAPR6vUkzPJ977jnY2toiISEBmzZtQmZmZrkjTV988QW6deuGevXqwdraGjY2Nli+fLlyHvfq2bMnGjRoUKE4bt++jR9//BGDBg2Cvb290d/29u3b2LNnT5VvW6Iy1xZRZbFfM1+/ptfrYWNjgwYNGuD5559Hhw4dkJSUBDs7u1Lrf//997Czsyv1sZF7HTp0CE899RScnZ2V8/3Xv/6FoqIinDx50qBugwYN0LNnT6Pza926NQICAgzOr2/fvtBoNBU+vyVLlqBDhw6ws7NT+uAff/yx1D64tmICpwI3b95EdnY2PDw8AACXLl0CAEybNg02NjYGy/jx4wEAV65cMdiHs7OzwWutVgsAuHXrFgCgefPm2LJlC1xdXTFhwgQ0b94czZs3x4IFC8qNLTs7G3q93qj8/rIbN26ge/fu2Lt3L+bMmYPt27cjLS0NGzZsMIgjOzu71O1LK7t06RKuX78OW1tbo3bIzMw0aoPy1K1bF0OHDsWKFSuwfPly9O7dG15eXqXW3bBhA4YMGYLGjRtj1apV2L17N9LS0vDSSy+VOkHB3d29wnFkZ2fj7t27+Pjjj43OqX///gCM/7ZVsW2JylxbRJXBfq30fVZVv7ZlyxakpaXh8OHDuHLlCnbt2lXuxIXLly/Dw8PD4Hbu/c6dO4fu3bvjzz//xIIFC7Bz506kpaUpz9iWnG+J0vq+S5cu4eeffzY6NwcHB4hIhc5v3rx5ePXVVxEYGIj169djz549SEtLwxNPPGEUQ23GZ+BU4LvvvkNRUZFyX79kZtHMmTMxePDgUrdp2bKlycfp3r07unfvjqKiIuzfvx8ff/wxwsPD4ebmhmHDhpW6jbOzMzIzM43K7y/bunUrLly4gO3btyufTgEYfC9Ryf5K2760spIHl5OSkkqNzcHBodTysrz00kv49NNP8fPPPyMhIaHMeqtWrYKPjw/WrVtn8Gm6oKCg1Pr31nmQBg0awMrKCiNHjsSECRNKrePj41Pl25Yw17VFdD/2a6Xvs6r6tXbt2iltWhGNGjXCrl27UFxcXGYS99VXX+HmzZvYsGGDwQfcsr5PsrS+z8XFBTqdzuh5uXvXP8iqVasQEhKCxYsXG5Tn5eU9cNvahAlcDXfu3DlMmzYNTk5OGDt2LIC/OjFfX18cOXIE0dHRVX5MKysrBAYGws/PDwkJCTh48GCZHV2PHj2QmJiIS5cuKbcbioqKsG7dOoN6JW/kkk/IJe6fgdayZUu4u7tjzZo1mDp1qrLd2bNnkZqaqnxaB4CwsDCsXbsWRUVFCAwM/HsnDaBr16546aWXkJOTg0GDBpVZr+TLMe/tnDIzM0udhVqW+0cKStjb26NHjx44dOgQ2rZtC1tb2wrv05Rtyzq+ua8tIoD9WnX2axXVr18/rFmzBvHx8WXeRi3tfEUEy5Ytq/BxwsLCEB0dDWdn5wd+oNRqtaWOqGk0GqM2//nnn7F79254enpWOBa1YwJXg/z666/K8wBZWVnYuXMn4uLiYGVlhY0bNxrMHvrkk0/Qr18/9O3bF6NGjULjxo1x9epVHD9+HAcPHsQXX3xh0rGXLFmCrVu3YsCAAWjatClu376tfEIq74s23377bSQmJqJnz5549913YW9vj0WLFhlNoQ8KCkKDBg0wbtw4REREwMbGBgkJCThy5IhBvTp16uC9997DmDFjMGjQILz88su4fv06IiMjjW41DBs2DAkJCejfvz8mT56Mzp07w8bGBufPn8e2bdswcODAchOx0ixfvvyBdcLCwrBhwwaMHz8ezz77LDIyMvDee+/B3d0dp06dqtBxHBwc4OXlha+//hq9evVCw4YN4eLiAm9vbyxYsACPPfYYunfvjldffRXe3t7Iy8vD77//jm+++cZgZtv9Krpt8+bNodPpkJCQAH9/f9SrVw8eHh7w8PCo8muLHm7s1yzfr1XEP//5T8TFxWHcuHE4ceIEevTogeLiYuzduxf+/v4YNmwY+vTpA1tbW/zzn//E9OnTcfv2bSxevBjXrl2r8HHCw8Oxfv16PP7445gyZQratm2L4uJinDt3Dps3b8brr7+uJK5t2rTB9u3b8c0338Dd3R0ODg5o2bIlwsLC8N577yEiIgLBwcE4ceIEZs+eDR8fH9y9e7fK26bGsuwcChL5vxlVJYutra24urpKcHCwREdHS1ZWVqnbHTlyRIYMGSKurq5iY2Mjer1eevbsKUuWLDHa9/0zfrZt2yYAZNu2bSIisnv3bhk0aJB4eXmJVqsVZ2dnCQ4OlsTERIPtUMrMyZ9++km6dOkiWq1W9Hq9vPHGG7J06VKj2VqpqanStWtXsbe3l0aNGsmYMWPk4MGDpc6G/PTTT8XX11dsbW2lRYsWsmLFCnnhhRcMZmuJiBQWFsqHH34o7dq1Ezs7O6lXr574+fnJ2LFj5dSpU+W2+72zUMtT2kyo999/X7y9vUWr1Yq/v78sW7ZM2d/97TVhwoRS97tlyxZp3769aLVaAWBwjPT0dHnppZekcePGYmNjI40aNZKgoCCZM2eOQZ3S2q4i24r8NdvNz89PbGxsjP6uFbm2iMrDfq1m92v3z0IVEbl165a8++67SozOzs7Ss2dPSU1NVep88803SlyNGzeWN954Q77//nuDdi/Z/yOPPFLqsW/cuCFvv/22tGzZUmxtbcXJyUnatGkjU6ZMMZj5e/jwYenWrZvY29sLACXegoICmTZtmjRu3Fjs7OykQ4cO8tVXX5XalrWZRuSeaUBEREREVONxFioRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiE/355594/vnn4ezsDHt7ewQEBODAgQPKehFBZGQkPDw8oNPpEBISgqNHj1owYiKqbWrtF/kWFxfjwoULcHBwMOmnjIhI/UQEeXl5D/xtx8q4du0aunXrhh49euD777+Hq6sr/vjjD9SvX1+pM3fuXMybNw/x8fFo0aIF5syZgz59+uDEiRMV+ikk9l9ED68K918W/RY6M8rIyDD4EkkuXLg8fEtGRkaV9y1vvvmmPPbYY2WuLy4uFr1eL++//75Sdvv2bXFycqrwFyGz/+LChcuD+q9aOwJX8ik3IyMDjo6OFo6GiKpTbm4uPD09K/zD36ZITExE37598dxzzyElJQWNGzfG+PHj8fLLLwMA0tPTkZmZidDQUGUbrVaL4OBgpKamKr/9ea+CggIUFBQor+X//3519l9ED5+K9l+1NoErue3g6OjIDpDoIWWO24+nT5/G4sWLMXXqVLz11lvYt28fJk2aBK1Wi3/961/IzMwEAOVH0Eu4ubnh7Nmzpe4zJiYGUVFRRuXsv4geXg/qvziJgYjIBMXFxejQoQOio6PRvn17jB07Fi+//DIWL15sUO/+zldEyuyQZ86ciZycHGXJyMgwW/xEVDswgSMiMoG7uztatWplUObv749z584BAPR6PQAoI3ElsrKyjEblSmi1WmW0jaNuRFQRTOCIiEzQrVs3nDhxwqDs5MmT8PLyAgD4+PhAr9cjOTlZWX/nzh2kpKQgKCioWmMlotqr1j4DR0RkDlOmTEFQUBCio6MxZMgQ7Nu3D0uXLsXSpUsB/HXrNDw8HNHR0fD19YWvry+io6Nhb2+P4cOHWzh6IqotmMARUZXxnvGd2fZ95v0BZtu3KR599FFs3LgRM2fOxOzZs+Hj44P58+djxIgRSp3p06fj1q1bGD9+PK5du4bAwEBs3rzZLLNiiahqqK3/YgJHRGSisLAwhIWFlbleo9EgMjISkZGR1RcUET1U+AwcERERkcowgSMiIiJSGSZwRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhmLJXB//vknnn/+eTg7O8Pe3h4BAQE4cOCAsl5EEBkZCQ8PD+h0OoSEhODo0aOWCpeIiIioxrBIAnft2jV069YNNjY2+P7773Hs2DF89NFHqF+/vlJn7ty5mDdvHhYuXIi0tDTo9Xr06dMHeXl5lgiZiIiIqMawyI/Zf/DBB/D09ERcXJxS5u3trfxbRDB//nzMmjULgwcPBgCsXLkSbm5uWL16NcaOHVvdIRMRERHVGBYZgUtMTESnTp3w3HPPwdXVFe3bt8eyZcuU9enp6cjMzERoaKhSptVqERwcjNTU1FL3WVBQgNzcXIOFiIiIqDaySAJ3+vRpLF68GL6+vvjhhx8wbtw4TJo0CZ999hkAIDMzEwDg5uZmsJ2bm5uy7n4xMTFwcnJSFk9PT/OeBBEREZGFWCSBKy4uRocOHRAdHY327dtj7NixePnll7F48WKDehqNxuC1iBiVlZg5cyZycnKUJSMjw2zxExEREVmSRRI4d3d3tGrVyqDM398f586dAwDo9XoAMBpty8rKMhqVK6HVauHo6GiwEBEREdVGFkngunXrhhMnThiUnTx5El5eXgAAHx8f6PV6JCcnK+vv3LmDlJQUBAUFVWusRERERDWNRWahTpkyBUFBQYiOjsaQIUOwb98+LF26FEuXLgXw163T8PBwREdHw9fXF76+voiOjoa9vT2GDx9uiZCJiIiIagyLJHCPPvooNm7ciJkzZ2L27Nnw8fHB/PnzMWLECKXO9OnTcevWLYwfPx7Xrl1DYGAgNm/eDAcHB0uETERERFRjWCSBA4CwsDCEhYWVuV6j0SAyMhKRkZHVFxQRERGRCvC3UImIiIhUhgkcERERkcowgSMiIiJSGSZwRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiokmJiYqDRaBAeHq6UiQgiIyPh4eEBnU6HkJAQHD161HJBElGtxASOiKgS0tLSsHTpUrRt29agfO7cuZg3bx4WLlyItLQ06PV69OnTB3l5eRaKlIhqIyZwREQmunHjBkaMGIFly5ahQYMGSrmIYP78+Zg1axYGDx6M1q1bY+XKlcjPz8fq1astGDER1TZM4IiITDRhwgQMGDAAvXv3NihPT09HZmYmQkNDlTKtVovg4GCkpqaWub+CggLk5uYaLERE5bG2dABERGqydu1aHDx4EGlpaUbrMjMzAQBubm4G5W5ubjh79myZ+4yJiUFUVFTVBkpEtRpH4IiIKigjIwOTJ0/GqlWrYGdnV2Y9jUZj8FpEjMruNXPmTOTk5ChLRkZGlcVMRLUTR+CIiCrowIEDyMrKQseOHZWyoqIi7NixAwsXLsSJEycA/DUS5+7urtTJysoyGpW7l1arhVarNV/gRFTrcASOiKiCevXqhV9++QWHDx9Wlk6dOmHEiBE4fPgwmjVrBr1ej+TkZGWbO3fuICUlBUFBQRaMnIhqG47AERFVkIODA1q3bm1QVrduXTg7Oyvl4eHhiI6Ohq+vL3x9fREdHQ17e3sMHz7cEiETUS3FBI6IqApNnz4dt27dwvjx43Ht2jUEBgZi8+bNcHBwsHRoRFSLMIEjIvobtm/fbvBao9EgMjISkZGRFomHiB4OfAaOiIiISGWYwBERERGpDBM4IiIiIpWxeAIXExMDjUaD8PBwpUxEEBkZCQ8PD+h0OoSEhODo0aOWC5KIiIioBrFoApeWloalS5eibdu2BuVz587FvHnzsHDhQqSlpUGv16NPnz7Iy8uzUKRERERENYfFErgbN25gxIgRWLZsGRo0aKCUiwjmz5+PWbNmYfDgwWjdujVWrlyJ/Px8rF692lLhEhEREdUYFkvgJkyYgAEDBqB3794G5enp6cjMzERoaKhSptVqERwcjNTU1DL3V1BQgNzcXIOFiIiIqDayyPfArV27FgcPHkRaWprRuszMTAAw+t1ANzc3nD17tsx9xsTEICoqqmoDJSIiIqqBqn0ELiMjA5MnT8aqVatgZ2dXZj2NRmPwWkSMyu41c+ZM5OTkKEtGRkaVxUxERERUk1T7CNyBAweQlZWFjh07KmVFRUXYsWMHFi5ciBMnTgD4ayTO3d1dqZOVlWU0KncvrVYLrVZrvsCJiIiIaohqH4Hr1asXfvnlFxw+fFhZOnXqhBEjRuDw4cNo1qwZ9Ho9kpOTlW3u3LmDlJQUBAUFVXe4RERERDVOtY/AOTg4oHXr1gZldevWhbOzs1IeHh6O6Oho+Pr6wtfXF9HR0bC3t8fw4cOrO1wiIiKiGqdG/pj99OnTcevWLYwfPx7Xrl1DYGAgNm/eDAcHB0uHRkRERGRxNSKB2759u8FrjUaDyMhIREZGWiQeIiIioprM4j+lRURERESmYQJHREREpDJM4IiIiIhUhgkcERERkcowgSMiIiJSGSZwRERERCrDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKMIEjIiIiUhkmcEREREQqwwSOiIiISGWYwBERERGpDBM4IiIiIpVhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4IiIiIhUhgkcEZEJYmJi8Oijj8LBwQGurq54+umnceLECYM6IoLIyEh4eHhAp9MhJCQER48etVDERFQbMYEjIjJBSkoKJkyYgD179iA5ORl3795FaGgobt68qdSZO3cu5s2bh4ULFyItLQ16vR59+vRBXl6eBSMnotrE2tIBEBGpSVJSksHruLg4uLq64sCBA3j88cchIpg/fz5mzZqFwYMHAwBWrlwJNzc3rF69GmPHjrVE2ERUy3AEjojob8jJyQEANGzYEACQnp6OzMxMhIaGKnW0Wi2Cg4ORmppa6j4KCgqQm5trsBARlYcJHBFRJYkIpk6disceewytW7cGAGRmZgIA3NzcDOq6ubkp6+4XExMDJycnZfH09DRv4ESkekzgiIgqaeLEifj555+xZs0ao3UajcbgtYgYlZWYOXMmcnJylCUjI8Ms8RJR7cFn4IiIKuG1115DYmIiduzYgSZNmijler0ewF8jce7u7kp5VlaW0ahcCa1WC61Wa96AiahWscgIHKfhE5FaiQgmTpyIDRs2YOvWrfDx8TFY7+PjA71ej+TkZKXszp07SElJQVBQUHWHS0S1lEUSOE7DJyK1mjBhAlatWoXVq1fDwcEBmZmZyMzMxK1btwD8des0PDwc0dHR2LhxI3799VeMGjUK9vb2GD58uIWjJ6LawiK3UDkNn4jUavHixQCAkJAQg/K4uDiMGjUKADB9+nTcunUL48ePx7Vr1xAYGIjNmzfDwcGhmqMlotqqRjwDZ+o0/NISuIKCAhQUFCivOQ2fiMxBRB5YR6PRIDIyEpGRkeYPiIgeShafhcpp+ERERESmsXgCx2n4RERERKax6C1UTsMnIiIiMp1FRuA4DZ+IiIio8iwyAjdhwgSsXr0aX3/9tTINHwCcnJyg0+kMpuH7+vrC19cX0dHRnIZPREREBAslcJyGT0RERFR5FkngOA2fiIiIqPIsPguViIiIiEzDBI6IiIhIZZjAEREREakMEzgiIiIilWECR0RERKQyTOCIiIiIVIYJHBEREZHKWPS3UImIiIgqynvGd5YOocbgCBwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4IiIiIhUhgkcERERkcowgSMiIiJSGSZwRERERCrDBI6IiIhIZfhj9kRERFQl+GPz1YcjcEREREQqwwSOiIiISGV4C5WIiOghwtuctQNH4IiIiIhUhgkcERERkcowgSMiIiJSGSZwRERERCrDSQxERESVYM7JAGfeH2C2fVPtwBE4IiIiIpVhAkdERESkMkzgiIiIiFSGz8DRA/E5j9qFX+JJRKR+TOCIiIhqGH7Qogep8bdQY2Nj4ePjAzs7O3Ts2BE7d+60dEhERBXC/ouIzKVGJ3Dr1q1DeHg4Zs2ahUOHDqF79+7o168fzp07Z+nQiIjKxf6LiMxJIyJi6SDKEhgYiA4dOmDx4sVKmb+/P55++mnExMSUu21ubi6cnJyQk5MDR0fHCh2Pz3qVTq1D+eZsc7W2iZqZ8veszPu/qrH/qv3YD1BFmaP/qrHPwN25cwcHDhzAjBkzDMpDQ0ORmppqVL+goAAFBQXK65ycHAB/NURFFRfkVzLaBzMljprGnO1iTuZsc7W2iZqZ8vcsqWupz6fsvx4O7AeooszRf9XYBO7KlSsoKiqCm5ubQbmbmxsyMzON6sfExCAqKsqo3NPT02wxmsJpvqUjePiwzWuXyvw98/Ly4OTkVOWxPAj7LyK6lzn6rxqbwJXQaDQGr0XEqAwAZs6cialTpyqvi4uLcfXqVTg7O5daPzc3F56ensjIyLDYLZbKUnPsgLrjZ+yWYWrsIoK8vDx4eHhUQ3RlM1f/VRFq/ntXFM9R/Wr7+QHm679qbALn4uICKysro0+rWVlZRp9qAUCr1UKr1RqU1a9f/4HHcXR0VO1Fo+bYAXXHz9gtw5TYLTHyVqK6+q+KUPPfu6J4jupX288PqPr+q8bOQrW1tUXHjh2RnJxsUJ6cnIygoCALRUVE9GDsv4jI3GrsCBwATJ06FSNHjkSnTp3QtWtXLF26FOfOncO4ceMsHRoRUbnYfxGROdXoBG7o0KHIzs7G7NmzcfHiRbRu3RqbNm2Cl5fX3963VqtFRESE0W0LNVBz7IC642fslqHG2M3Zf1WEGtvMVDxH9avt5weY7xxr9PfAEREREZGxGvsMHBERERGVjgkcERERkcowgSMiIiJSGSZwRERERCpTqxO42NhY+Pj4wM7ODh07dsTOnTvLrZ+SkoKOHTvCzs4OzZo1w5IlS6opUmOmxL5hwwb06dMHjRo1gqOjI7p27YoffvihGqM1ZGq7l/jpp59gbW2NgIAA8wb4AKbGX1BQgFmzZsHLywtarRbNmzfHihUrqilaQ6bGnpCQgHbt2sHe3h7u7u548cUXkZ2dXU3R/p8dO3bgySefhIeHBzQaDb766qsHblOT3q+WouZrtaJMOcdRo0ZBo9EYLY888kg1Rmw6tb5vK8rU81u0aBH8/f2h0+nQsmVLfPbZZ9UUaeVYrP+SWmrt2rViY2Mjy5Ytk2PHjsnkyZOlbt26cvbs2VLrnz59Wuzt7WXy5Mly7NgxWbZsmdjY2MiXX35ZzZGbHvvkyZPlgw8+kH379snJkydl5syZYmNjIwcPHqzmyE2PvcT169elWbNmEhoaKu3ataueYEtRmfifeuopCQwMlOTkZElPT5e9e/fKTz/9VI1R/8XU2Hfu3Cl16tSRBQsWyOnTp2Xnzp3yyCOPyNNPP13NkYts2rRJZs2aJevXrxcAsnHjxnLr16T3q6Wo+VqtKFPP8fr163Lx4kVlycjIkIYNG0pERET1Bm4CNb9vK8LU84uNjRUHBwdZu3at/PHHH7JmzRqpV6+eJCYmVnPkFWep/qvWJnCdO3eWcePGGZT5+fnJjBkzSq0/ffp08fPzMygbO3asdOnSxWwxlsXU2EvTqlUriYqKqurQHqiysQ8dOlTefvttiYiIsGgCZ2r833//vTg5OUl2dnZ1hFcuU2P/97//Lc2aNTMo++9//ytNmjQxW4wVUZEOsCa9Xy1FzddqRf3dvnDjxo2i0WjkzJkz5givStSW921ZTD2/rl27yrRp0wzKJk+eLN26dTNbjFWpOvuvWnkL9c6dOzhw4ABCQ0MNykNDQ5GamlrqNrt37zaq37dvX+zfvx+FhYVmi/V+lYn9fsXFxcjLy0PDhg3NEWKZKht7XFwc/vjjD0RERJg7xHJVJv7ExER06tQJc+fORePGjdGiRQtMmzYNt27dqo6QFZWJPSgoCOfPn8emTZsgIrh06RK+/PJLDBgwoDpC/ltqyvvVUtR8rVZUVfSFy5cvR+/evavty5NNVdvft5U5v4KCAtjZ2RmU6XQ67Nu3r9a8t6uq/6qVCdyVK1dQVFRk9KPRbm5uRj8uXSIzM7PU+nfv3sWVK1fMFuv9KhP7/T766CPcvHkTQ4YMMUeIZapM7KdOncKMGTOQkJAAa2vL/jBIZeI/ffo0du3ahV9//RUbN27E/Pnz8eWXX2LChAnVEbKiMrEHBQUhISEBQ4cOha2tLfR6PerXr4+PP/64OkL+W2rK+9VS1HytVtTf7QsvXryI77//HmPGjDFXiH9bbX/fVub8+vbti08//RQHDhyAiGD//v1YsWIFCgsLa817u6r6r1qZwJXQaDQGr0XEqOxB9Usrrw6mxl5izZo1iIyMxLp16+Dq6mqu8MpV0diLioowfPhwREVFoUWLFtUV3gOZ0vbFxcXQaDRISEhA586d0b9/f8ybNw/x8fEWGdkwJfZjx45h0qRJePfdd3HgwAEkJSUhPT1dNb/VWZPer5ai5mu1oirbF8bHx6N+/fp4+umnzRRZ1ant71tTzu+dd95Bv3790KVLF9jY2GDgwIEYNWoUAMDKysrcoVabqui/amUC5+LiAisrK6MMPysryyjrLaHX60utb21tDWdnZ7PFer/KxF5i3bp1GD16NP73v/+hd+/e5gyzVKbGnpeXh/3792PixImwtraGtbU1Zs+ejSNHjsDa2hpbt26trtABVK7t3d3d0bhxYzg5OSll/v7+EBGcP3/erPHeqzKxx8TEoFu3bnjjjTfQtm1b9O3bF7GxsVixYgUuXrxYHWFXWk15v1qKmq/Vivo7faGIYMWKFRg5ciRsbW3NGebfUtvft5U5P51OhxUrViA/Px9nzpzBuXPn4O3tDQcHB7i4uFRH2GZXVf1XrUzgbG1t0bFjRyQnJxuUJycnIygoqNRtunbtalR/8+bN6NSpE2xsbMwW6/0qEzvw18jbqFGjsHr1aos9C2Fq7I6Ojvjll19w+PBhZRk3bhxatmyJw4cPIzAwsLpCB1C5tu/WrRsuXLiAGzduKGUnT55EnTp10KRJE7PGe6/KxJ6fn486dQy7gJJPuFLDfyK5prxfLUXN12pFVbYvBP76iobff/8do0ePNmeIf1ttf9/+nb+hjY0NmjRpAisrK6xduxZhYWFG561WVdZ/mTTlQUVKpi4vX75cjh07JuHh4VK3bl1lNtKMGTNk5MiRSv2Sab1TpkyRY8eOyfLlyy3+NSIVjX316tVibW0tixYtMphCf/369Rof+/0sPQvV1Pjz8vKkSZMm8uyzz8rRo0clJSVFfH19ZcyYMTU+9ri4OLG2tpbY2Fj5448/ZNeuXdKpUyfp3Llztceel5cnhw4dkkOHDgkAmTdvnhw6dEj5qoGa/H61FDVfqxVV2f7k+eefl8DAwOoOt1LU/L6tCFPP78SJE/L555/LyZMnZe/evTJ06FBp2LChpKenW+gMHsxS/VetTeBERBYtWiReXl5ia2srHTp0kJSUFGXdCy+8IMHBwQb1t2/fLu3btxdbW1vx9vaWxYsXV3PE/8eU2IODgwWA0fLCCy9Uf+Biervfy9IJnIjp8R8/flx69+4tOp1OmjRpIlOnTpX8/Pxqjvovpsb+3//+V1q1aiU6nU7c3d1lxIgRcv78+WqOWmTbtm3lXsM1/f1qKWq+VivK1HO8fv266HQ6Wbp0aTVHWnlqfd9WlCnnd+zYMQkICBCdTieOjo4ycOBA+e233ywQdcVZqv/SiNSwMVciIiIiKlftuKFMRERE9BBhAkdERESkMkzgiIiIiFSGCRwRERGRyjCBIyIiIlIZJnBEREREKsMEjoiIiEhlmMARERERqQwTOCIiIiKVYQJHREREpDJM4IiIiIhUhgkcERERkcr8f5FuVTk5Fmw/AAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 640x480 with 4 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Histograma da distribuio das probabilidades por classe\n",
    "ambiente = model_baseline_sequencial.predict(noevent_test)\n",
    "ambiente_prob = []\n",
    "\n",
    "for i in range(len(ambiente)):\n",
    "    ambiente_prob.append(ambiente[i][0])\n",
    "\n",
    "corrida = model_baseline_sequencial.predict(running_test)\n",
    "corrida_prob = []\n",
    "\n",
    "for i in range(len(corrida)):\n",
    "    corrida_prob.append(corrida[i][1])\n",
    "\n",
    "martelete = model_baseline_sequencial.predict(stonecrusher_test)\n",
    "martelete_prob = []\n",
    "\n",
    "for i in range(len(martelete)):\n",
    "    martelete_prob.append(martelete[i][2])\n",
    "\n",
    "picareta = model_baseline_sequencial.predict(pickaxe_test)\n",
    "picareta_prob = []\n",
    "\n",
    "for i in range(len(picareta)):\n",
    "    picareta_prob.append(picareta[i][3])\n",
    "\n",
    "print(len(ambiente_prob), len(corrida_prob), len(martelete_prob), len(picareta_prob))\n",
    "\n",
    "fig, axs = plt.subplots(2, 2, tight_layout=True)\n",
    "\n",
    "# We can set the number of bins with the *bins* keyword argument.\n",
    "axs[0][0].hist(ambiente_prob)\n",
    "axs[0][0].set_title('Densidade Ambiente')\n",
    "axs[0][1].hist(corrida_prob)\n",
    "axs[0][1].set_title('Densidade Corrida')\n",
    "axs[1][0].hist(martelete_prob)\n",
    "axs[1][0].set_title('Densidade Martelete')\n",
    "axs[1][1].hist(picareta_prob)\n",
    "axs[1][1].set_title('Densidade Picareta')\n",
    "fig.suptitle('Dados de teste')\n",
    "\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Criar modelo com outputs de todas as camadas\n",
    "#Compilar modelo\n",
    "\n",
    "\n",
    "extractor_baseline = keras.Model(inputs=model_baseline_sequencial.inputs,\n",
    "                        outputs=[layer.output for layer in model_baseline_sequencial.layers])\n",
    "opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "extractor_baseline.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "#extractor.predict(x_andre)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\nimport pickle\\nwith open(\"resposta_modelo_baseline\", \"wb\") as fp:   #Pickling\\n    pickle.dump(teste, fp)\\nwith open(\"test\", \"rb\") as fp:   # Unpickling\\n   b = pickle.load(fp)\\n'"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "import pickle\n",
    "with open(\"resposta_modelo_baseline\", \"wb\") as fp:   #Pickling\n",
    "    pickle.dump(teste, fp)\n",
    "with open(\"test\", \"rb\") as fp:   # Unpickling\n",
    "   b = pickle.load(fp)\n",
    "'''"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Quantization"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Defining the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /opt/conda/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n"
     ]
    }
   ],
   "source": [
    "from qkeras import QActivation\n",
    "from qkeras import QDense, QConv2DBatchnorm,QConv2D\n",
    "\n",
    "\n",
    "weight_decay=1.e-3\n",
    "filters=[16,32,64]                     #number of filter in each convolutional layer\n",
    "neurons=[30,30]                        #number of filter in each dense layer\n",
    "BN=True                                #if true apply batch normalization\n",
    "pool_size=[(2,1),[2,2],[2,2]]          #pool_size for MaxPooling2D layer\n",
    "#pool_size=(2,2)\n",
    "drop_prob=0.2                          #dropout probability\n",
    "x_in=x=Input(shape=(n_rows,n_cols,1))\n",
    "\n",
    "\n",
    "qmodel_sequencial = Sequential([\n",
    "  InputLayer(input_shape=(64, 32, 1)),\n",
    "  QConv2DBatchnorm(filters=filters[0], kernel_size=(3,3), strides=[1,1],\n",
    "                         kernel_quantizer=\"quantized_bits(16,6,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(16,6,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l2(weight_decay),use_bias=True),\n",
    "  QActivation('quantized_relu(8)'),\n",
    "  MaxPooling2D(pool_size=pool_size[0]),\n",
    "\n",
    "   QConv2DBatchnorm(filters=filters[1], kernel_size=(3,3), strides=[1,1],\n",
    "                         kernel_quantizer=\"quantized_bits(10,2,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(10,2,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l2(weight_decay), use_bias=True),\n",
    "  QActivation('quantized_relu(8)'),\n",
    "  MaxPooling2D(pool_size=pool_size[1]),\n",
    "\n",
    "  QConv2DBatchnorm(filters=filters[2], kernel_size=(3,3), strides=[1,1],\n",
    "                         kernel_quantizer=\"quantized_bits(10,2,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(10,2,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l2(weight_decay),use_bias=True),\n",
    "  QActivation('quantized_relu(8)'),\n",
    "  MaxPooling2D(pool_size=pool_size[2]),\n",
    "  \n",
    "  Flatten(),\n",
    "\n",
    "  QDense(units=neurons[0],kernel_quantizer=\"quantized_bits(8,0,alpha=1)\",\n",
    "            kernel_initializer=\"he_normal\", kernel_regularizer=l2(weight_decay), use_bias=False),\n",
    "  QBatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "  QActivation('quantized_relu(8)'),\n",
    "\n",
    "    \n",
    "  QDense(units=neurons[1],kernel_quantizer=\"quantized_bits(8,0,alpha=1)\",\n",
    "            kernel_initializer=\"he_normal\", kernel_regularizer=l2(weight_decay), use_bias=False),\n",
    "  QBatchNormalization(gamma_regularizer=l2(weight_decay), beta_regularizer=l2(weight_decay)),\n",
    "  QActivation('quantized_relu(8)'),\n",
    "\n",
    "    \n",
    "  Dense(units=n_classes),\n",
    "  Activation('softmax')\n",
    "\n",
    "])\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential_1\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " q_conv2d_batchnorm (QConv2D  (None, 62, 30, 16)       225       \n",
      " Batchnorm)                                                      \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 62, 30, 16)        0         \n",
      "                                                                 \n",
      " max_pooling2d (MaxPooling2D  (None, 31, 30, 16)       0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_1 (QConv  (None, 29, 28, 32)       4769      \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_1 (QActivation  (None, 29, 28, 32)       0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_1 (MaxPooling  (None, 14, 14, 32)       0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_2 (QConv  (None, 12, 12, 64)       18753     \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_2 (QActivation  (None, 12, 12, 64)       0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_2 (MaxPooling  (None, 6, 6, 64)         0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " flatten_1 (Flatten)         (None, 2304)              0         \n",
      "                                                                 \n",
      " q_dense (QDense)            (None, 30)                69120     \n",
      "                                                                 \n",
      " q_batch_normalization (QBat  (None, 30)               120       \n",
      " chNormalization)                                                \n",
      "                                                                 \n",
      " q_activation_3 (QActivation  (None, 30)               0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " q_dense_1 (QDense)          (None, 30)                900       \n",
      "                                                                 \n",
      " q_batch_normalization_1 (QB  (None, 30)               120       \n",
      " atchNormalization)                                              \n",
      "                                                                 \n",
      " q_activation_4 (QActivation  (None, 30)               0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " dense_3 (Dense)             (None, 4)                 124       \n",
      "                                                                 \n",
      " activation_1 (Activation)   (None, 4)                 0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 94,131\n",
      "Trainable params: 93,784\n",
      "Non-trainable params: 347\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "qmodel_sequencial.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "q_conv2d_batchnorm   f=16 quantized_bits(16,6,0,alpha=1) quantized_bits(16,6,0,alpha=1) \n",
      "q_activation         quantized_relu(8)\n",
      "q_conv2d_batchnorm_1 f=32 quantized_bits(10,2,0,alpha=1) quantized_bits(10,2,0,alpha=1) \n",
      "q_activation_1       quantized_relu(8)\n",
      "q_conv2d_batchnorm_2 f=64 quantized_bits(10,2,0,alpha=1) quantized_bits(10,2,0,alpha=1) \n",
      "q_activation_2       quantized_relu(8)\n",
      "q_dense              u=30 quantized_bits(8,0,0,alpha=1) \n",
      "q_batch_normalization QBN, mean=[0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.\n",
      " 0. 0. 0. 0. 0. 0.]\n",
      "q_activation_3       quantized_relu(8)\n",
      "q_dense_1            u=30 quantized_bits(8,0,0,alpha=1) \n",
      "q_batch_normalization_1 QBN, mean=[0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.\n",
      " 0. 0. 0. 0. 0. 0.]\n",
      "q_activation_4       quantized_relu(8)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from qkeras.autoqkeras.utils import print_qmodel_summary\n",
    "print_qmodel_summary(qmodel_sequencial)   "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Callback"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "filepath_quantized=\"best_quantized__sequencial_Andre.h5\" #path to save the best model_baseline\n",
    "\n",
    "patience     =30     #number of epochs with no improvement after which tranning will stop\n",
    "lr_factor    =0.1    #factor by which the learning rate will be reduced. new_lr = lr * factor\n",
    "lr_patience  =5     #number of epochs with no improvement after which learning rate will be reduced.\n",
    "lr_min_delta =0.0001 #threshold for measuring the new optimum, to only focus on significant changes (min_delta).\n",
    "lr_cooldown  =4     #number of epochs to wait before resuming normal operation after lr has been reduced.\n",
    "lr_minimum   =0     #lower bound on the learning rate.\n",
    "\n",
    "early_stop=EarlyStopping(monitor='val_accuracy',patience=patience,verbose=1,restore_best_weights=True) #early stopping\n",
    "\n",
    "#Save the best model\n",
    "checkpoint = ModelCheckpoint(filepath_quantized,save_weights_only=False, monitor='val_accuracy', verbose=1,\n",
    "                             save_best_only=True, mode='max',)\n",
    "\n",
    "#Reduce the learning rate when the results are not improving\n",
    "reduce_lr = ReduceLROnPlateau(monitor='val_accuracy', factor=lr_factor, patience=lr_patience,\n",
    "                                mode='auto', verbose=1, min_delta=lr_min_delta,\n",
    "                                 cooldown=lr_cooldown, min_lr=lr_minimum)\n",
    "\n",
    "callbacks_list_quantized=[early_stop,checkpoint]#,reduce_lr]\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Training"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "train_quantized_sequencial= False\n",
    "\n",
    "if train_quantized_sequencial==True:\n",
    "    validation_split = 0.20  # proportion of the trainning data that will be used for validation\n",
    "    batch_size=32            #batch size\n",
    "    lr=1e-3                  #learning_rate\n",
    "    epochs=500               #number of epochs\n",
    "\n",
    "    opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "    qmodel_sequencial.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n",
    "    qmodel_sequencial.fit(x=x_train,y=y_cat_train,batch_size=batch_size ,epochs=epochs,\n",
    "              validation_split=validation_split,callbacks=callbacks_list_quantized)\n",
    "else:\n",
    "    from qkeras.utils import _add_supported_quantized_objects\n",
    "    co = {}\n",
    "    _add_supported_quantized_objects(co)\n",
    "    qmodel_sequencial = tf.keras.models.load_model(filepath_quantized, custom_objects=co)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "278/278 [==============================] - 7s 23ms/step - loss: 0.0909 - accuracy: 0.9964\n",
      "278/278 [==============================] - 6s 21ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[7438,    0,    0,    0],\n",
       "       [  18,  473,    0,    1],\n",
       "       [   0,    0,  399,    2],\n",
       "       [  11,    0,    0,  541]])"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "qmodel_sequencial.evaluate(x_train,y_cat_train)\n",
    "y_pred_cat=qmodel_sequencial.predict(x_train)\n",
    "y_pred=np.argmax(y_pred_cat,axis=1)\n",
    "cm=confusion_matrix(y_train,y_pred)\n",
    "cm\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "119/119 [==============================] - 3s 22ms/step - loss: 0.1066 - accuracy: 0.9900\n",
      "119/119 [==============================] - 2s 21ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[3248,    1,    0,    1],\n",
       "       [  20,  175,    0,    2],\n",
       "       [   2,    0,  137,    4],\n",
       "       [   8,    0,    0,  210]])"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "qmodel_sequencial.evaluate(x_val,y_cat_val)\n",
    "y_pred_val_cat=qmodel_sequencial.predict(x_val)\n",
    "y_pred_val=np.argmax(y_pred_val_cat,axis=1)\n",
    "cm_val=confusion_matrix(np.argmax(y_cat_val, axis=1),y_pred_val) # create confusion matrix\n",
    "cm_val"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "49/49 [==============================] - 1s 21ms/step - loss: 0.1303 - accuracy: 0.9864\n",
      "49/49 [==============================] - 1s 22ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[1280,    0,    0,    0],\n",
       "       [  13,   80,    0,    1],\n",
       "       [   3,    0,   73,    1],\n",
       "       [   3,    0,    0,   87]])"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "qmodel_sequencial.evaluate(x_test,y_cat_test)\n",
    "y_pred_test_cat=qmodel_sequencial.predict(x_test)\n",
    "y_pred_test=np.argmax(y_pred_test_cat,axis=1)\n",
    "cm_test=confusion_matrix(np.argmax(y_cat_test, axis=1),y_pred_test)\n",
    "cm_test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\nimport pickle\\nwith open(\"resposta__modelo_quantized\", \"wb\") as fp:   #Pickling\\n    pickle.dump(resposta_quantized, fp)\\n'"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "extractor_quantized = keras.Model(inputs=qmodel_sequencial.inputs,\n",
    "                     outputs=[layer.output for layer in qmodel_sequencial.layers])\n",
    "\n",
    "'''\n",
    "import pickle\n",
    "with open(\"resposta__modelo_quantized\", \"wb\") as fp:   #Pickling\n",
    "    pickle.dump(resposta_quantized, fp)\n",
    "'''"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Pruning"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# for layer in qmodel.layers: print(layer.get_config(), layer.get_weights())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "Looks good! It's below the Vivado-enforced unroll limit of 4096.\n",
    "\n",
    "## Prune dense and convolutional layers\n",
    "Since we've seen in the previous notebooks that pruning can be done at no accuracy cost, let's prune the convolutional and dense layers to 50% sparsity, skipping the output layer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Number of training steps per epoch is 194\n"
     ]
    }
   ],
   "source": [
    "validation_split = 0.3\n",
    "NSTEPS = int(np.shape(x_train)[0]*(1-validation_split))  // batch_size #calculate the number of steps pr epoch\n",
    "print('Number of training steps per epoch is {}'.format(NSTEPS))\n",
    "initial_complete_sparsity=0\n",
    "final_complete_sparsity=0.10\n",
    "final_epoch=10\n",
    "\n",
    "\n",
    "pruning_params = {'pruning_schedule': sparsity.PolynomialDecay(initial_sparsity = initial_complete_sparsity,\n",
    "                                                                   final_sparsity = final_complete_sparsity,\n",
    "                                                                   begin_step = NSTEPS*2,\n",
    "                                                                   end_step = NSTEPS*final_epoch,\n",
    "                                                                   frequency = NSTEPS)}\n",
    "def prune_complete_Function(layer):\n",
    "    '''\n",
    "    Function that creates a prunning schedule\n",
    "    '''\n",
    "    \n",
    "    pruning_params = {'pruning_schedule': sparsity.PolynomialDecay(initial_sparsity = initial_complete_sparsity,\n",
    "                                                                   final_sparsity = final_complete_sparsity,\n",
    "                                                                   begin_step = NSTEPS*2,\n",
    "                                                                   end_step = NSTEPS*final_epoch,\n",
    "                                                                   frequency = NSTEPS)\n",
    "                     }\n",
    "    if isinstance(layer, tf.keras.layers.Conv2D):\n",
    "      return tfmot.sparsity.keras.prune_low_magnitude(layer, **pruning_params)\n",
    "    if isinstance(layer, tf.keras.layers.Dense) and layer.name!='output_dense':\n",
    "      return tfmot.sparsity.keras.prune_low_magnitude(layer, **pruning_params)\n",
    "    return layer\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Training Pruned Baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [],
   "source": [
    "def plot_evaluate_epochs(history, file_name=None):\n",
    "    fig, axs = plt.subplots(2, 1, figsize=(8,10))\n",
    "    axs[0].plot(history.history['accuracy'])\n",
    "    axs[0].plot(history.history['val_accuracy'])\n",
    "    axs[0].set(ylabel='Accuracy')\n",
    "    axs[0].legend(['train', 'val'], loc='lower right')\n",
    "    axs[1].plot(history.history['loss'])\n",
    "    axs[1].plot(history.history['val_loss'])\n",
    "    axs[1].set(ylabel='Loss')\n",
    "    axs[1].legend(['train', 'val'], loc='upper right')\n",
    "    for ax in axs.flat:\n",
    "        ax.set(xlabel='Epochs')\n",
    "\n",
    "    for ax in axs.flat:\n",
    "        ax.label_outer()\n",
    "\n",
    "    fig.suptitle('Model training metrics', fontsize=24)\n",
    "    plt.tight_layout(rect=[0, 0, 1, 0.96])\n",
    "    # plt.savefig(file_name)\n",
    "    plt.show()\n",
    "    plt.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Defining the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_callbacks\n",
    "from tensorflow.keras import optimizers\n",
    "filepath_baseline_pruned=\"best_model_baseline_sequencial_pruned.h5\"\n",
    "\n",
    "patience     =20     #number of epochs with no improvement after which tranning will stop\n",
    "lr_factor    =0.1    #factor by which the learning rate will be reduced. new_lr = lr * factor\n",
    "lr_patience  =5     #number of epochs with no improvement after which learning rate will be reduced.\n",
    "lr_min_delta =0.0001 #threshold for measuring the new optimum, to only focus on significant changes (min_delta).\n",
    "lr_cooldown  =4     #number of epochs to wait before resuming normal operation after lr has been reduced.\n",
    "lr_minimum   =0     #lower bound on the learning rate.\n",
    "\n",
    "early_stop=EarlyStopping(monitor='val_accuracy',patience=patience,verbose=1) #early stopping\n",
    "\n",
    "#Save best model after pruning:\n",
    "class save_best_model_pruned(keras.callbacks.Callback):\n",
    "    #Save the best model only after the model is pruned\n",
    "    def __init__(self,initial_epoch,filepath):\n",
    "        #initial_epoch --> the model with the best val_accuracy after the intial_epoch will be saved\n",
    "        self.initial_epoch=initial_epoch\n",
    "        self.filepath=filepath\n",
    "        self.maior=0\n",
    "    #def on_train_begin():\n",
    "    #    maior=0\n",
    "    def on_epoch_end(self,epoch,logs):\n",
    "        if epoch>=self.initial_epoch:\n",
    "            if logs['val_accuracy']>self.maior:\n",
    "                print(\"Val_accuracy improved from {} to {}.\".format(self.maior,logs['val_accuracy']))\n",
    "                self.maior=logs['val_accuracy']\n",
    "                self.model.save(self.filepath)\n",
    "                self.best_epoch=epoch\n",
    "            else:\n",
    "                print('')\n",
    "                print(\"Val_accuracy did not improve from {}.\".format(self.maior))\n",
    "                \n",
    "    def on_train_end(self,logs=None):\n",
    "        print('')\n",
    "        print('Best validation accuracy: {}'.format(self.maior))\n",
    "        print('')\n",
    "        print('Best validation accuracy achieved on {}th epoch'.format(self.best_epoch))\n",
    "                \n",
    "reduce_lr = ReduceLROnPlateau(monitor='val_accuracy', factor=lr_factor, patience=lr_patience,\n",
    "                                mode='auto', verbose=1, min_delta=lr_min_delta,\n",
    "                                 cooldown=lr_cooldown, min_lr=lr_minimum)\n",
    "\n",
    "callbacks_baseline_pruned_list=[early_stop,reduce_lr,\n",
    "                                 pruning_callbacks.UpdatePruningStep(),\n",
    "                                save_best_model_pruned(final_epoch,filepath_baseline_pruned)]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Training"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "prune_low_magnitude = tfmot.sparsity.keras.prune_low_magnitude\n",
    "model_baseline_sequencial_pruned = prune_low_magnitude(qmodel_sequencial, **pruning_params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "epochs=100\n",
    "train_baseline_sequencial_prunned = False\n",
    "if train_baseline_sequencial_prunned==True:\n",
    "    opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "    model_baseline_sequencial_pruned.compile(loss='categorical_crossentropy', optimizer=opt,metrics=['accuracy'])\n",
    "    history=model_baseline_sequencial_pruned.fit(x=x_train,y=y_cat_train,batch_size=batch_size ,epochs=epochs,\n",
    "                     validation_data=[x_val,y_cat_val],callbacks=callbacks_baseline_pruned_list)\n",
    "else:\n",
    "    from qkeras.utils import _add_supported_quantized_objects\n",
    "    from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "    co = {}\n",
    "    _add_supported_quantized_objects(co)\n",
    "    co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "    model_baseline_sequencial_pruned = tf.keras.models.load_model(filepath_baseline_pruned, custom_objects=co)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "278/278 [==============================] - 6s 21ms/step - loss: 0.0606 - accuracy: 0.9998\n",
      "278/278 [==============================] - 6s 20ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[7438,    0,    0,    0],\n",
       "       [   1,  491,    0,    0],\n",
       "       [   0,    0,  401,    0],\n",
       "       [   1,    0,    0,  551]])"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from sklearn.metrics import confusion_matrix\n",
    "model_baseline_sequencial_pruned.evaluate(x_train,y_cat_train)\n",
    "y_pred_cat=model_baseline_sequencial_pruned.predict(x_train)\n",
    "y_pred=np.argmax(y_pred_cat,axis=1)\n",
    "cm=confusion_matrix(y_train,y_pred)\n",
    "cm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "119/119 [==============================] - 2s 20ms/step - loss: 0.0704 - accuracy: 0.9968\n",
      "119/119 [==============================] - 2s 20ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[3250,    0,    0,    0],\n",
       "       [   7,  189,    0,    1],\n",
       "       [   1,    1,  141,    0],\n",
       "       [   1,    1,    0,  216]])"
      ]
     },
     "execution_count": 41,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_baseline_sequencial_pruned.evaluate(x_val,y_cat_val)\n",
    "y_pred_val_cat=model_baseline_sequencial_pruned.predict(x_val)\n",
    "y_pred_val=np.argmax(y_pred_val_cat,axis=1)\n",
    "cm_val=confusion_matrix(np.argmax(y_cat_val, axis=1),y_pred_val) # create confusion matrix\n",
    "cm_val"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "49/49 [==============================] - 1s 20ms/step - loss: 0.0863 - accuracy: 0.9929\n",
      "49/49 [==============================] - 1s 19ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[1280,    0,    0,    0],\n",
       "       [   7,   86,    0,    1],\n",
       "       [   1,    2,   74,    0],\n",
       "       [   0,    0,    0,   90]])"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_baseline_sequencial_pruned.evaluate(x_test,y_cat_test)\n",
    "y_pred_test_cat=model_baseline_sequencial_pruned.predict(x_test)\n",
    "y_pred_test=np.argmax(y_pred_test_cat,axis=1)\n",
    "cm_test=confusion_matrix(np.argmax(y_cat_test, axis=1),y_pred_test)\n",
    "cm_test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 0s 414ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "'\\nimport pickle\\nwith open(\"resposta__modelo_quantized\", \"wb\") as fp:   #Pickling\\n    pickle.dump(resposta_quantized, fp)\\n'"
      ]
     },
     "execution_count": 43,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "extractor_baseline_pruned = keras.Model(inputs=model_baseline_sequencial_pruned.inputs,\n",
    "                     outputs=[layer.output for layer in model_baseline_sequencial_pruned.layers])\n",
    "\n",
    "opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "extractor_baseline_pruned.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n",
    "\n",
    "output_baseline_pruned=extractor_baseline_pruned.predict(x_andre)\n",
    "'''\n",
    "import pickle\n",
    "with open(\"resposta__modelo_quantized\", \"wb\") as fp:   #Pickling\n",
    "    pickle.dump(resposta_quantized, fp)\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# plot_evaluate_epochs(history)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Pruning Quantized"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Defining the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [],
   "source": [
    "prune_low_magnitude = tfmot.sparsity.keras.prune_low_magnitude\n",
    "model_quantized_sequencial_pruned = prune_low_magnitude(qmodel_sequencial, **pruning_params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [],
   "source": [
    "filepath_quantized_pruned=\"model_pruned_quantized_sequencial_andre.h5\"\n",
    "\n",
    "patience     =25     #number of epochs with no improvement after which tranning will stop\n",
    "lr_factor    =0.1    #factor by which the learning rate will be reduced. new_lr = lr * factor\n",
    "lr_patience  =5     #number of epochs with no improvement after which learning rate will be reduced.\n",
    "lr_min_delta =0.0001 #threshold for measuring the new optimum, to only focus on significant changes (min_delta).\n",
    "lr_cooldown  =4     #number of epochs to wait before resuming normal operation after lr has been reduced.\n",
    "lr_minimum   =0     #lower bound on the learning rate.\n",
    "\n",
    "early_stop=EarlyStopping(monitor='val_accuracy',patience=patience,verbose=1, restore_best_weights=True) #early stopping\n",
    "\n",
    "#Save best model after pruning:\n",
    "class save_best_model_pruned(keras.callbacks.Callback):\n",
    "    #Save the best model only after the model is pruned\n",
    "    def __init__(self,initial_epoch,filepath):\n",
    "        #initial_epoch --> the model with the best val_accuracy after the intial_epoch will be saved\n",
    "        self.initial_epoch=initial_epoch\n",
    "        self.filepath=filepath\n",
    "        self.maior=0\n",
    "    #def on_train_begin():\n",
    "    #    maior=0\n",
    "    def on_epoch_end(self,epoch,logs):\n",
    "        if epoch>=self.initial_epoch:\n",
    "            if logs['val_accuracy']>self.maior:\n",
    "                print(\"Val_accuracy improved from {} to {}.\".format(self.maior,logs['val_accuracy']))\n",
    "                self.maior=logs['val_accuracy']\n",
    "                self.model.save(self.filepath)\n",
    "                self.best_epoch=epoch\n",
    "            else:\n",
    "                print('')\n",
    "                print(\"Val_accuracy did not improve from {}.\".format(self.maior))\n",
    "                \n",
    "    def on_train_end(self,logs=None):\n",
    "        print('')\n",
    "        print('Best validation accuracy: {}'.format(self.maior))\n",
    "        print('')\n",
    "        print('Best validation accuracy achieved on {}th epoch'.format(self.best_epoch))\n",
    "                \n",
    "reduce_lr = ReduceLROnPlateau(monitor='val_accuracy', factor=lr_factor, patience=lr_patience,\n",
    "                                mode='auto', verbose=1, min_delta=lr_min_delta,\n",
    "                                 cooldown=lr_cooldown, min_lr=lr_minimum)\n",
    "\n",
    "callbacks_quantized_pruned_list=[early_stop,reduce_lr,\n",
    "                            pruning_callbacks.UpdatePruningStep(),\n",
    "                                 save_best_model_pruned(final_epoch,filepath_quantized_pruned)]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Training"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "train_quantized_pruned_sequencial = False\n",
    "\n",
    "if train_quantized_pruned_sequencial==True:\n",
    "    opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "    model_quantized_sequencial_pruned.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n",
    "    history=model_quantized_sequencial_pruned.fit(x=x_train,y=y_cat_train,batch_size=batch_size ,epochs=epochs,\n",
    "                         validation_data=[x_val,y_cat_val],callbacks=callbacks_quantized_pruned_list)\n",
    "else:\n",
    "    from qkeras.utils import _add_supported_quantized_objects\n",
    "    from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "    co = {}\n",
    "    _add_supported_quantized_objects(co)\n",
    "    co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "    model_quantized_sequencial_pruned = tf.keras.models.load_model(filepath_quantized_pruned, custom_objects=co)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "278/278 [==============================] - 6s 21ms/step - loss: 0.0367 - accuracy: 0.9999\n",
      "278/278 [==============================] - 6s 19ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[7438,    0,    0,    0],\n",
       "       [   0,  492,    0,    0],\n",
       "       [   0,    1,  400,    0],\n",
       "       [   0,    0,    0,  552]])"
      ]
     },
     "execution_count": 47,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from sklearn.metrics import confusion_matrix\n",
    "model_quantized_sequencial_pruned.evaluate(x_train,y_cat_train)\n",
    "y_pred_cat=model_quantized_sequencial_pruned.predict(x_train)\n",
    "y_pred=np.argmax(y_pred_cat,axis=1)\n",
    "cm=confusion_matrix(y_train,y_pred)\n",
    "cm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "119/119 [==============================] - 2s 20ms/step - loss: 0.0472 - accuracy: 0.9971\n",
      "119/119 [==============================] - 2s 19ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[3250,    0,    0,    0],\n",
       "       [   7,  190,    0,    0],\n",
       "       [   0,    0,  141,    2],\n",
       "       [   0,    2,    0,  216]])"
      ]
     },
     "execution_count": 48,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_quantized_sequencial_pruned.evaluate(x_val,y_cat_val)\n",
    "y_pred_val_cat=model_quantized_sequencial_pruned.predict(x_val)\n",
    "y_pred_val=np.argmax(y_pred_val_cat,axis=1)\n",
    "cm_val=confusion_matrix(np.argmax(y_cat_val, axis=1),y_pred_val) # create confusion matrix\n",
    "cm_val"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "49/49 [==============================] - 1s 20ms/step - loss: 0.0648 - accuracy: 0.9916\n",
      "49/49 [==============================] - 1s 20ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[1279,    1,    0,    0],\n",
       "       [   8,   85,    0,    1],\n",
       "       [   1,    1,   75,    0],\n",
       "       [   0,    1,    0,   89]])"
      ]
     },
     "execution_count": 49,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_quantized_sequencial_pruned.evaluate(x_test,y_cat_test)\n",
    "y_pred_test_cat=model_quantized_sequencial_pruned.predict(x_test)\n",
    "y_pred_test=np.argmax(y_pred_test_cat,axis=1)\n",
    "cm_test=confusion_matrix(np.argmax(y_cat_test, axis=1),y_pred_test)\n",
    "cm_test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# plot_evaluate_epochs(history)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 0s 433ms/step\n"
     ]
    }
   ],
   "source": [
    "extractor_quantized_pruned = keras.Model(inputs=model_quantized_sequencial_pruned.inputs,\n",
    "                     outputs=[layer.output for layer in model_quantized_sequencial_pruned.layers])\n",
    "\n",
    "opt = optimizers.Adam(learning_rate=lr, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "extractor_quantized_pruned.compile(loss='categorical_crossentropy', optimizer=opt, metrics=['accuracy'])\n",
    "\n",
    "output_quantized_pruned=extractor_quantized_pruned.predict(x_andre)\n",
    "\n",
    "\n",
    "import pickle\n",
    "with open(\"resposta_camadas_modelo_quantized_pruned\", \"wb\") as fp:   #Pickling\n",
    "    pickle.dump(output_quantized_pruned, fp)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"resposta_camadas_modelo_quantized_pruned\", \"rb\") as fp:   # Unpickling\n",
    "   teste = pickle.load(fp)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "17"
      ]
     },
     "execution_count": 77,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(teste)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Retirando o wrapper and Plot the distibution of the weights"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "#model_baseline_pruned=strip_pruning(model_baseline_pruned)\n",
    "model_quantized_sequencial_pruned=strip_pruning(model_quantized_sequencial_pruned)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[<qkeras.qconv2d_batchnorm.QConv2DBatchnorm at 0x7ea10c3be7d0>,\n",
       " <keras.layers.pooling.max_pooling2d.MaxPooling2D at 0x7ea10c508280>,\n",
       " <qkeras.qconv2d_batchnorm.QConv2DBatchnorm at 0x7ea10c35bcd0>,\n",
       " <qkeras.qlayers.QActivation at 0x7ea10c38af50>,\n",
       " <keras.layers.pooling.max_pooling2d.MaxPooling2D at 0x7ea10c3597b0>,\n",
       " <qkeras.qconv2d_batchnorm.QConv2DBatchnorm at 0x7ea10c5b8790>,\n",
       " <qkeras.qlayers.QActivation at 0x7ea10c32dd50>,\n",
       " <keras.layers.pooling.max_pooling2d.MaxPooling2D at 0x7ea10c362b90>,\n",
       " <keras.layers.reshaping.flatten.Flatten at 0x7ea1123cce80>,\n",
       " <qkeras.qlayers.QDense at 0x7ea1123cc250>,\n",
       " <keras.layers.normalization.batch_normalization.BatchNormalization at 0x7ea10d544940>,\n",
       " <qkeras.qlayers.QActivation at 0x7ea1123c29e0>,\n",
       " <qkeras.qlayers.QDense at 0x7ea11338c250>,\n",
       " <keras.layers.normalization.batch_normalization.BatchNormalization at 0x7ea113323e20>,\n",
       " <qkeras.qlayers.QActivation at 0x7ea11338fdf0>,\n",
       " <keras.layers.core.dense.Dense at 0x7ea110f4a2f0>,\n",
       " <keras.layers.core.activation.Activation at 0x7ea10c3621a0>]"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_quantized_sequencial_pruned.layers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "metadata": {},
   "outputs": [],
   "source": [
    "def plot_weight_distribution(model):\n",
    "    '''\n",
    "    #Function to plot the distribution of the weights in the convolutional layers and fully connected layers\n",
    "    #The function will generate two figures. \n",
    "    The first figure will include the distribution of the weights of all layers, \n",
    "    while in the second one, the distribution of the weights of each layer will be in subplots.\n",
    "    '''\n",
    "    \n",
    "    weights={}\n",
    "    #Calculate the proportion of zeros in each convolutional an fully connected layer\n",
    "    for layer in model.layers:\n",
    "        if ('CONV_LAYER' in layer.name.upper()) or ('DENSE_LAYER' in layer.name.upper()) :\n",
    "                    layer_name=layer.name.replace('prune_low_magnitude_','')    \n",
    "                    weights[layer_name]=layer.get_weights()[0].flatten()\n",
    "                    zero_proportion=((len(weights[layer_name]) - \n",
    "                                      np.count_nonzero(weights[layer_name]))/len(weights[layer_name]))*100\n",
    "                    print('{}: {}% of weights are zero'.format(layer_name,zero_proportion))\n",
    "        weights_hist=[]\n",
    "        legend_hist=[]\n",
    "        for i in weights.keys():\n",
    "            weights_hist.append(weights[i])\n",
    "            legend_hist.append(i)\n",
    "    fig = plt.figure(figsize=(10,10))\n",
    "    bins = np.linspace(-1.5, 1.5, 50)\n",
    "    plt.hist(weights_hist,bins,histtype='stepfilled',stacked=True,label=legend_hist, edgecolor='black')\n",
    "    plt.legend(frameon=False,loc='upper left')\n",
    "    plt.ylabel('Number of Weights')\n",
    "    plt.xlabel('Weights')\n",
    "    cols=2\n",
    "    rows=int(np.ceil(len(weights_hist)/cols))\n",
    "    fig,axes=plt.subplots(int(np.ceil(len(weights_hist)/2)),2,figsize=(10,10))\n",
    "    cont=0\n",
    "    for i in range(rows):\n",
    "        for j in range(cols):\n",
    "            axes[i,j].hist(weights_hist[cont],bins,histtype='stepfilled',stacked=True,label=legend_hist[cont], edgecolor='black')\n",
    "            cont+=1\n",
    "            axes[i,j].legend()\n",
    "            if cont+1>=len(weights_hist):\n",
    "                break\n",
    "    fig.text(0.5, 0.04, 'Weights', ha='center')\n",
    "    fig.text(0.04, 0.5, 'Number of Weights', va='center', rotation='vertical')\n",
    "    \n",
    "    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 128,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Conv_Layer_0: 50.0% of weights are zero\n",
      "Conv_Layer_1: 50.0% of weights are zero\n",
      "Conv_Layer_2: 50.0% of weights are zero\n",
      "Dense_Layer_0: 50.0% of weights are zero\n",
      "Dense_Layer_1: 50.0% of weights are zero\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA2QAAANBCAYAAACPiX1NAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAAB68ElEQVR4nOzdeVRV9f7/8dcRmUQ9ioiAIVoqDuCEpuitHAqx1BzSFCOt1NtX00z9drWybFDL+ZeWmdekFLNvOXRDL85a5hjGdYC8SipqICIIjoBwfn94PbcTahwEN8PzsdZei7P357P3e7M7K1989v5sk8VisQgAAAAAcM9VMLoAAAAAACivCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGqWh0AWVJXl6efvvtN1WpUkUmk8nocgAAAAAYxGKx6OLFi/Lx8VGFCrcfByOQFaHffvtNvr6+RpcBAAAAoIQ4deqU7rvvvttuJ5AVoSpVqki68UuvWrWqwdUAAAAAMEpmZqZ8fX2tGeF2CGRF6OZtilWrViWQAQAAAPjTR5mY1AMAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMUtHoAsq7xMREpaam3rPjeXh4qE6dOvfseAAAAABuj0BmoMTERDVq1FhXr165Z8d0da2kX36JJ5QBAAAAJQCBzECpqam6evWKBneeKK9qxR+Qki8k6vMt05SamlrgQDZkyBB9/vnnkqSKFSvK3d1dzZo108CBAzVkyBBVqFA67no1mUxavXq1evXqZXQpdnn55Ze1Y8cOHTp0SI0bN1ZsbKzRJQEAAKAIEchKAK9qdeRbs6HRZdxWaGiolixZotzcXJ09e1bR0dF6+eWX9c033+gf//iHKlbkP6PCyMnJkaOj4x3bWCwWPf/889qzZ48OHDhwjyoDAADAvVI6hjdgKGdnZ3l5eal27dpq1aqVXnvtNX377bf65z//qYiICElSRkaGhg8fLk9PT1WtWlWdO3fWv/71L+s+Jk+erBYtWmjp0qWqW7euzGazBgwYoIsXL1rbfPPNNwoMDJSrq6tq1KihRx99VJcvX7ZuX7JkiRo3biwXFxc1atRIH3/8cZGc3/nz5zVw4EDdd999qlSpkgIDA/Xll19at3/xxReqUaOGsrKybPr17dtXzz77rPXzd999p6CgILm4uOj+++/X22+/revXr1u3m0wmffLJJ3ryySfl5uam9957709r+/DDDzVy5Ejdf//9RXCmAAAAKGkIZCiUzp07q3nz5lq1apUsFoueeOIJJScna926dYqJiVGrVq3UpUsXpaWlWfskJCRozZo1ioqKUlRUlLZv3673339fkpSUlKSBAwfq+eefV3x8vLZt26Y+ffrIYrFIkhYtWqTXX39dU6ZMUXx8vKZOnapJkyZZb6e8G9euXVNQUJCioqJ06NAhDR8+XOHh4dqzZ48kqV+/fsrNzdU//vEPa5/U1FRFRUXpueeekyStX79ezzzzjEaPHq24uDgtXLhQERERmjJlis2x3nrrLT355JM6ePCgnn/++buuHQAAAKUb95qh0Bo1aqQDBw5o69atOnjwoFJSUuTs7CxJmjlzptasWaNvvvlGw4cPlyTl5eUpIiJCVapUkSSFh4dr8+bNmjJlipKSknT9+nX16dNHfn5+kqTAwEDrsd59913NmjVLffr0kSTVq1fPGnwGDx58V+dRu3ZtjR8/3vp51KhRio6O1tdff622bdvK1dVVYWFhWrJkifr16ydJioyM1H333aeOHTtKkqZMmaIJEyZYa7n//vv17rvv6tVXX9Vbb71l3XdYWBhBDAAAAFYEMhSaxWKRyWRSTEyMLl26pBo1athsv3r1qhISEqyf69ataw1jkuTt7a2UlBRJUvPmzdWlSxcFBgaqa9euCgkJ0VNPPaXq1avr3LlzOnXqlF544QUNGzbM2v/69esym813fR65ubl6//339dVXX+nMmTPKyspSVlaW3NzcrG2GDRumNm3a6MyZM6pdu7aWLFmiIUOGyGQySZJiYmK0b98+mxGx3NxcXbt2TVeuXFGlSpUkSa1bt77regEAAFB2EMhQaPHx8apXr57y8vLk7e2tbdu25WtTrVo1689/nMDCZDIpLy9PkuTg4KCNGzdq586d2rBhg+bNm6fXX39de/bssYaZRYsWqW3btjb7cHBwuOvzmDVrlubMmaO5c+cqMDBQbm5uGjNmjLKzs61tWrZsqebNm+uLL75Q165ddfDgQX333XfW7Xl5eXr77betI3i/5+LiYv359yEPAAAAIJChULZs2aKDBw/qlVde0X333afk5GRVrFhRdevWLfQ+TSaTOnTooA4dOujNN9+Un5+fVq9erbFjx6p27dr69ddfNWjQoKI7if/44Ycf9OSTT+qZZ56RdCNcHT16VI0bN7ZpN3ToUM2ZM0dnzpzRo48+Kl9fX+u2Vq1a6ciRI6pfv36R1wcAAICyi0BWAiRfSCzRx8nKylJycrLNtPfTpk1T9+7d9eyzz6pChQoKDg5Wr1699MEHH8jf31+//fab1q1bp169ehXoNr09e/Zo8+bNCgkJkaenp/bs2aNz585ZQ9HkyZM1evRoVa1aVd26dVNWVpZ++uknpaena+zYsQU6j+PHj+d7j1f9+vVVv359rVy5Ujt37lT16tU1e/ZsJScn5wtkgwYN0vjx47Vo0SJ98cUXNtvefPNNde/eXb6+vurXr58qVKigAwcO6ODBgwWaTfF2jh07pkuXLik5OVlXr1611t+kSRM5OTkVer8AAAAoGQhkBvLw8JCrayV9vmXaPTumq2sleXh42NUnOjpa3t7eqlixoqpXr67mzZvrww8/1ODBg60vhl63bp1ef/11Pf/88zp37py8vLz08MMPq1atWgU6RtWqVfX9999r7ty5yszMlJ+fn2bNmqVu3bpJujE6ValSJc2YMUOvvvqq3NzcFBgYqDFjxhT4PG4V3LZu3apJkybp+PHj6tq1qypVqqThw4erV69eysjIyFdj3759tXbt2nwvmO7atauioqL0zjvvaPr06XJ0dFSjRo00dOjQAtd3K0OHDtX27dutn1u2bCnpRri8m9FIAAAAlAwmy815xXHXMjMzZTablZGRoapVqxaoT2JiolJTU4u5sv/y8PBQnTp17tnxyprHHntMjRs31ocffmh0KQAAACjBCpoNGCEzWJ06dQhIpUBaWpo2bNigLVu2aP78+UaXAwAAgDKCF0Oj1Js6daoqV658y+XmLY93q1WrVvrrX/9qfUauKLz44ou3rfvFF18skmMAAACgZOOWxSJUmFsWcffS0tKUlpZ2y22urq6qXbv2Pa6oYFJSUpSZmXnLbVWrVpWnp+c9rggAAABFhVsWUW64u7vL3d3d6DLs5unpSegCAAAo57hlEQAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADMIsiwZLTExUamrqPTueh4cHL6IGAAAASggCmYESExPV2N9fV65du2fHrOTiovgjRwocyoYMGaLPP/9cklSxYkW5u7urWbNmGjhwoIYMGaIKFUrHIKvJZNLq1avVq1cvo0uxS2JiokaOHKktW7bI1dVVYWFhmjlzppycnIwuDSj3CvsHNf4wBgD4PQKZgVJTU3Xl2jV94O2tB5yci/14CdlZ+ltSklJTU+36x0BoaKiWLFmi3NxcnT17VtHR0Xr55Zf1zTff6B//+IcqVuQ/o8LIycmRo6Pjbbfn5ubqiSeeUM2aNbVjxw6dP39egwcPlsVi0bx58+5hpQD+KDExUY0aNdbVq1fs7uvqWkm//BJPKAMASCKQlQgPODmriYuL0WXclrOzs7y8vCRJtWvXVqtWrdSuXTt16dJFERERGjp0qDIyMvS///u/WrNmja5du6bWrVtrzpw5at68uSRp8uTJWrNmjcaNG6dJkyYpPT1d3bp106JFi1SlShVJ0jfffKO3335bx44dU6VKldSyZUt9++23cnNzkyQtWbJE06dP1/Hjx1W3bl2NHj1aI0aMuOvzO3/+vF566SX98MMPSktL0wMPPKDXXntNAwcOlCR98cUXeuWVV/Tbb7/J2fm/wblv375yc3PTF198IUn67rvvNHnyZB0+fFg+Pj4aPHiwXn/9dWtgNZlMWrBggf75z39q06ZNGj9+vN5+++3b1rVhwwbFxcXp1KlT8vHxkSTNmjVLQ4YM0ZQpU+74xncAxSs1NVVXr17R4M4T5VWt4MEq+UKiPt8yze4/jAEAyq7Scb8ZSpzOnTurefPmWrVqlSwWi5544gklJydr3bp1iomJUatWrdSlSxelpaVZ+yQkJGjNmjWKiopSVFSUtm/frvfff1+SlJSUpIEDB+r5559XfHy8tm3bpj59+shisUiSFi1apNdff11TpkxRfHy8pk6dqkmTJllvp7wb165dU1BQkKKionTo0CENHz5c4eHh2rNnjySpX79+ys3N1T/+8Q9rn9TUVEVFRem5556TJK1fv17PPPOMRo8erbi4OC1cuFARERGaMmWKzbHeeustPfnkkzp48KCef/75O9a1a9cuBQQEWMOYJHXt2lVZWVmKiYm56/MGcPe8qtWRb82GBV7sCW8AgPKBETIUWqNGjXTgwAFt3bpVBw8eVEpKinUEaebMmVqzZo2++eYbDR8+XJKUl5eniIgI64hYeHi4Nm/erClTpigpKUnXr19Xnz595OfnJ0kKDAy0Huvdd9/VrFmz1KdPH0lSvXr1rMFn8ODBd3UetWvX1vjx462fR40apejoaH399ddq27at9dmtJUuWqF+/fpKkyMhI3XffferYsaMkacqUKZowYYK1lvvvv1/vvvuuXn31Vb311lvWfYeFhf1pELspOTlZtWrVsllXvXp1OTk5KTk5+W5OGQAAACUEgQyFZrFYZDKZFBMTo0uXLqlGjRo2269evaqEhATr57p161rDmCR5e3srJSVFktS8eXN16dJFgYGB6tq1q0JCQvTUU0+pevXqOnfunE6dOqUXXnhBw4YNs/a/fv26zGbzXZ9Hbm6u3n//fX311Vc6c+aMsrKylJWVZb1VUpKGDRumNm3a6MyZM6pdu7aWLFmiIUOGyGQySZJiYmK0b98+mxGx3NxcXbt2TVeuXFGlSpUkSa1bt7artpv7/72bv3cAAACUfgQyFFp8fLzq1aunvLw8eXt7a9u2bfnaVKtWzfrzHyewMJlMysvLkyQ5ODho48aN2rlzpzZs2KB58+bp9ddf1549e6xhZtGiRWrbtq3NPhwcHO76PGbNmqU5c+Zo7ty5CgwMlJubm8aMGaPs7Gxrm5YtW6p58+b64osv1LVrVx08eFDfffeddXteXp7efvtt6wje77n87vnA34e8P+Pl5WW9bfKm9PR05eTk5Bs5AwAAQOlEIEOhbNmyRQcPHtQrr7yi++67T8nJyapYsaLq1q1b6H2aTCZ16NBBHTp00Jtvvik/Pz+tXr1aY8eOVe3atfXrr79q0KBBRXcS//HDDz/oySef1DPPPCPpRrg6evSoGjdubNNu6NChmjNnjs6cOaNHH31Uvr6+1m2tWrXSkSNHVL9+/SKrKzg42Ho7p7e3t6QbE304OzsrKCioyI4DAAAA4xDISoCE7KwSfZysrCwlJyfbTHs/bdo0de/eXc8++6wqVKig4OBg9erVSx988IH8/f3122+/ad26derVq1eBbtPbs2ePNm/erJCQEHl6emrPnj06d+6cNRRNnjxZo0ePVtWqVdWtWzdlZWXpp59+Unp6usaOHVug8zh+/LhiY2Nt1tWvX1/169fXypUrtXPnTlWvXl2zZ89WcnJyvkA2aNAgjR8/XosWLbLOrHjTm2++qe7du8vX11f9+vVThQoVdODAAR08eFDvvfdeger7o5CQEDVp0kTh4eGaMWOG0tLSNH78eA0bNowZFgEAAMoIApmBPDw8VMnFRX9LSrpnx6zk4iIPDw+7+kRHR8vb21sVK1ZU9erV1bx5c3344YcaPHiw9cXQ69at0+uvv67nn39e586dk5eXlx5++OEC31pXtWpVff/995o7d64yMzPl5+enWbNmqVu3bpJujE5VqlRJM2bM0Kuvvio3NzcFBgZqzJgxBT6PWwW3rVu3atKkSTp+/Li6du2qSpUqafjw4erVq5cyMjLy1di3b1+tXbs23wumu3btqqioKL3zzjuaPn26HB0d1ahRIw0dOrTA9f2Rg4OD1q5dqxEjRqhDhw42L4YGAABA2WCy3JxXHHctMzNTZrNZGRkZBR7BSExMVGpqajFX9l8eHh68++YuPPbYY2rcuLE+/PBDo0sBYKD9+/crKChIf+uzQL41Gxa436lz/9YHq/7H+noQAEDZVdBswAiZwerUqUNAKgXS0tK0YcMGbdmyRfPnzze6HAAAAJQRvBgapd7UqVNVuXLlWy43b3m8W61atdJf//pX6zNyReHFF1+8bd0vvvhikRwDAAAAJRsjZCj1XnzxRfXv3/+W21xdXYvkGCdOnCiS/fzeO++8Y/NC6t9j0g4AAIDygUCGUs/d3V3u7u5Gl2E3T09PeXp6Gl0GAAAADMQtiwAAAABgEAIZAAAAABiEQAYAAAAABuEZMgAACulfx3coOT2xwO3PXih4WwBA+UAgAwDATjExMaogKfrnSLv7VvhPf14MDQCQCGSGS0xMVGpq6j07noeHBy+iBoC7lJiYqDxJH3h76wEn5wL3S8jO0t+SkpSYyEgZAOAGApmBEhMT5d/IX9euXrtnx3RxddGRX47YHcqSk5M1ZcoUrV27VmfOnJGnp6datGihMWPGqEuXLsVUbcFFRERozJgxunDhgtGl2GXRokX64osvdOjQIUlSUFCQpk6dqgcffNDgygAUxANOzmri4mJ0GQCAUoxAZqDU1FRdu3pN9w2/T84+Bf8La2Fl/Zal05+eVmpqql2B7MSJE+rQoYOqVaum6dOnq1mzZsrJydH69es1cuRI/fLLL8VYdemVm5srk8mkChVuP3fOtm3bNHDgQLVv314uLi6aPn26QkJCdPjwYdWuXfseVgsAAAAjMMtiCeDs4yzXuq7FvhQ29I0YMUImk0l79+7VU089pYYNG6pp06YaO3asdu/eLenGaN+TTz6pypUrq2rVqurfv7/Onj1r3cfkyZPVokULLV26VHXr1pXZbNaAAQN08eJFSdLChQtVu3Zt5eXl2Ry7Z8+eGjx4cCF/s/8VHR2tv/zlL6pWrZpq1Kih7t27KyEhwbq9c+fOeumll2z6nD9/Xs7OztqyZYskKTs7W6+++qpq164tNzc3tW3bVtu2bbO2j4iIULVq1RQVFaUmTZrI2dlZJ0+evGNdkZGRGjFihFq0aKFGjRpp0aJFysvL0+bNm+/6nAEAAFDyEchwR2lpaYqOjtbIkSPl5uaWb3u1atVksVjUq1cvpaWlafv27dq4caMSEhL09NNP27RNSEjQmjVrFBUVpaioKG3fvl3vv/++JKlfv35KTU3V1q1bre3T09O1fv16DRo06K7P4/Llyxo7dqz27dunzZs3q0KFCurdu7c1AA4dOlTLly9XVlaWtU9kZKR8fHzUqVMnSdJzzz2nH3/8UStWrNCBAwfUr18/hYaG6ujRo9Y+V65c0bRp0/T3v/9dhw8flqenp111XrlyRTk5OXJ3d7/rcwYAAEDJxy2LuKNjx47JYrGoUaNGt22zadMmHThwQMePH5evr68kaenSpWratKn27dunNm3aSJLy8vIUERGhKlWqSJLCw8O1efNmTZkyRe7u7goNDdXy5cutz6R9/fXXcnd3L5Jn1Pr27WvzefHixfL09FRcXJwCAgLUt29fjRo1St9++6369+8vSVqyZImGDBkik8mkhIQEffnllzp9+rR8fHwkSePHj1d0dLSWLFmiqVOnSpJycnL08ccfq3nz5oWqc8KECapdu7YeffTRuzhbAAAAlBaMkOGOLBaLJMlkMt22TXx8vHx9fa1hTJKaNGmiatWqKT4+3rqubt261jAmSd7e3kpJSbF+HjRokFauXGkdpYqMjNSAAQPk4OBw1+eRkJCgsLAw3X///apatarq1asnSdaZzpydnfXMM8/os88+kyTFxsbqX//6l4YMGSJJ2r9/vywWixo2bKjKlStbl+3bt9vc+ujk5KRmzZoVqsbp06fryy+/1KpVq+TCJAEAAADlAiNkuKMGDRrIZDIpPj5evXr1umUbi8Vyy8D2x/WOjo42200mk80zYz169FBeXp7Wrl2rNm3a6IcfftDs2bOL5Dx69OghX19fLVq0SD4+PsrLy1NAQICys7OtbYYOHaoWLVro9OnT+uyzz9SlSxf5+flJujG65+DgoJiYmHwBsXLlytafXV1d7xheb2fmzJmaOnWqNm3aVOhABwAAgNKHQIY7cnd3V9euXfXRRx9p9OjR+Z4ju3Dhgpo0aaLExESdOnXKOkoWFxenjIwMNW7cuMDHcnV1VZ8+fRQZGaljx46pYcOGCgoKuutzOH/+vOLj47Vw4UI99NBDkqQdO3bkaxcYGKjWrVtr0aJFWr58uebNm2fd1rJlS+Xm5iolJcW6j6IyY8YMvffee1q/fr1at25dpPsGAABAyUYgKwGyfsv680YGHufjjz9W+/bt9eCDD+qdd95Rs2bNdP36dW3cuFELFixQXFycmjVrpkGDBmnu3Lm6fv26RowYoUceecTugDFo0CD16NFDhw8f1jPPPGNX39zcXMXGxtqsc3JyUqNGjVSjRg19+umn8vb2VmJioiZMmHDLfQwdOlQvvfSSKlWqpN69e1vXN2zYUIMGDdKzzz6rWbNmqWXLlkpNTdWWLVsUGBioxx9/3K5ab5o+fbomTZqk5cuXq27dukpOTpYk6y2RAAAAKNsIZAby8PCQi6uLTn96+p4d08XVRR4eHnb1qVevnvbv368pU6Zo3LhxSkpKUs2aNRUUFKQFCxbIZDJpzZo1GjVqlB5++GFVqFBBoaGhNiNMBdW5c2e5u7vryJEjCgsLs6vvpUuX1LJlS5t1fn5+OnHihFasWKHRo0crICBA/v7++vDDD9WxY8d8+xg4cKDGjBmjsLCwfM9xLVmyRO+9957GjRunM2fOqEaNGgoODi50GJNuhN3s7Gw99dRTNuvfeustTZ48udD7BQAAQOlgstyctQF3LTMzU2azWRkZGapatWqB+iQmJio1NbWYK/svDw8Pu14KXd6cOnVKdevW1b59+9SqVSujywFQQk2aNEnvvfeevvGrqyZ2TMITd+2anjp5Qm+88YbefffdYqwQAGC0gmYDRsgMVqdOHQJSCZCTk6OkpCRNmDBB7dq1I4wBAADgnmDae5QKTZs2tZlu/vdLZGTkXe//xx9/lJ+fn2JiYvTJJ58UQcU33K7mypUr64cffiiy4wAAAKB0YoQMpcK6deuUk5Nzy221atW66/137NhRxXH37h8nGfm92rVrF/nxAAAAULoYOkL2/fffq0ePHvLx8bFODPF7JpPplsuMGTOsbTp27Jhv+4ABA2z2k56ervDwcJnNZpnNZoWHh+vChQs2bRITE9WjRw+5ubnJw8NDo0ePtnlHFYzl5+en+vXr33L5/cumS5rb1Vy/fn25uroaXR4AAAAMZmggu3z5spo3b6758+ffcntSUpLN8tlnn8lkMqlv37427YYNG2bTbuHChTbbw8LCFBsbq+joaEVHRys2Nlbh4eHW7bm5uXriiSd0+fJl7dixQytWrNDKlSs1bty4oj9pAAAAAPgPQ29Z7Natm7p163bb7V5eXjafv/32W3Xq1En333+/zfpKlSrla3tTfHy8oqOjtXv3brVt21aStGjRIgUHB+vIkSPy9/fXhg0bFBcXp1OnTsnHx0eSNGvWLA0ZMkRTpkwp8IyJAAAAAGCPUjOpx9mzZ7V27Vq98MIL+bZFRkbKw8NDTZs21fjx43Xx4kXrtl27dslsNlvDmCS1a9dOZrNZO3futLYJCAiwhjFJ6tq1q7KyshQTE3PbmrKyspSZmWmzAAAAAEBBlZpJPT7//HNVqVJFffr0sVk/aNAg1atXT15eXjp06JAmTpyof/3rX9q4caMkKTk5WZ6envn25+npqeTkZGubP04MUb16dTk5OVnb3Mq0adP09ttv3+2pAQAAACinSk0g++yzzzRo0CC5/OEFnMOGDbP+HBAQoAYNGqh169bav3+/9V1SJpMp3/4sFovN+oK0+aOJEydq7Nix1s+ZmZny9fUt+EkBAAAAKNdKRSD74YcfdOTIEX311Vd/2rZVq1ZydHTU0aNH1apVK3l5eens2bP52p07d846Kubl5aU9e/bYbE9PT1dOTs4dp1R3dnaWs7OznWdjKzExUampqXe1D3t4eHjwImoAAACghCgVgWzx4sUKCgpS8+bN/7Tt4cOHlZOTI29vb0lScHCwMjIytHfvXj344IOSpD179igjI0Pt27e3tpkyZYqSkpKs/TZs2CBnZ2cFBQUV01ndCGONG/nrytVrxXaMP6rk6qL4X47YHcqSk5M1ZcoUrV27VmfOnJGnp6datGihMWPGqEuXLsVUbcFFRERozJgx+V5nUNIdPnxYb775pmJiYnTy5EnNmTNHY8aMMbosAAAA3COGBrJLly7p2LFj1s/Hjx9XbGys3N3drYEhMzNTX3/9tWbNmpWvf0JCgiIjI/X444/Lw8NDcXFxGjdunFq2bKkOHTpIkho3bqzQ0FANGzbMOh3+8OHD1b17d/n7+0uSQkJC1KRJE4WHh2vGjBlKS0vT+PHjNWzYsGKdYTE1NVVXrl7Tst6ualyz+OdXiT+Xp2dWX1VqaqpdgezEiRPq0KGDqlWrpunTp6tZs2bKycnR+vXrNXLkSP3yyy/FWHXplZubK5PJpAoVbn9tr1y5ovvvv1/9+vXTK6+8cg+rAwAAQElg6CyLP/30k1q2bKmWLVtKksaOHauWLVvqzTfftLZZsWKFLBaLBg4cmK+/k5OTNm/erK5du8rf31+jR49WSEiINm3aJAcHB2u7yMhIBQYGKiQkRCEhIWrWrJmWLl1q3e7g4KC1a9fKxcVFHTp0UP/+/dWrVy/NnDmzGM/+vxrXrKBW3g7FvhQ29I0YMUImk0l79+7VU089pYYNG6pp06YaO3asdu/eLenGaN+TTz6pypUrq2rVqurfv7/NraKTJ09WixYttHTpUtWtW1dms1kDBgywzoi5cOFC1a5dW3l5eTbH7tmzpwYPHlzI3+x/RUdH6y9/+YuqVaumGjVqqHv37kpISLBu79y5s1566SWbPufPn5ezs7O2bNkiScrOztarr76q2rVry83NTW3bttW2bdus7SMiIlStWjVFRUWpSZMmcnZ21smTJ+9YV5s2bTRjxgwNGDDgrm9/BQAAQOljaCDr2LGjLBZLviUiIsLaZvjw4bpy5YrMZnO+/r6+vtq+fbvOnz+vrKwsHTt2TP/v//0/ubu727Rzd3fXsmXLrFPTL1u2TNWqVbNpU6dOHUVFRenKlSs6f/685s2bxz+QJaWlpSk6OlojR46Um5tbvu3VqlWTxWJRr169lJaWpu3bt2vjxo1KSEjQ008/bdM2ISFBa9asUVRUlKKiorR9+3a9//77kqR+/fopNTVVW7dutbZPT0/X+vXrNWjQoLs+j8uXL2vs2LHat2+fNm/erAoVKqh3797WADh06FAtX75cWVlZ1j6RkZHy8fFRp06dJEnPPfecfvzxR61YsUIHDhxQv379FBoaqqNHj1r7XLlyRdOmTdPf//53HT58+JYzfAIAAAA3lYpnyGCcY8eOyWKxqFGjRrdts2nTJh04cEDHjx+3zjK5dOlSNW3aVPv27VObNm0kSXl5eYqIiFCVKlUkSeHh4dq8ebOmTJkid3d3hYaGavny5dZn0r7++mu5u7sXyTNqffv2tfm8ePFieXp6Ki4uTgEBAerbt69GjRqlb7/9Vv3795ckLVmyREOGDJHJZFJCQoK+/PJLnT592vq+uvHjxys6OlpLlizR1KlTJUk5OTn6+OOPC/S8IwAAAFBqXgwNY1gsFkm3fi3ATfHx8fL19bWZ8r9JkyaqVq2a4uPjrevq1q1rDWOS5O3trZSUFOvnQYMGaeXKldZRqsjISA0YMMDm9tPCSkhIUFhYmO6//35VrVpV9erVk3TjVkvpxoyZzzzzjD777DNJUmxsrP71r39pyJAhkqT9+/fLYrGoYcOGqly5snXZvn27za2PTk5Oatas2V3XCwAAgPKBETLcUYMGDWQymRQfH69evXrdss3t3tf2x/WOjo42200mk80zYz169FBeXp7Wrl2rNm3a6IcfftDs2bOL5Dx69OghX19fLVq0SD4+PsrLy1NAQICys7OtbYYOHaoWLVro9OnT+uyzz9SlSxf5+flJujG65+DgoJiYmHwBsXLlytafXV1d7xheAQAAgN8jkOGO3N3d1bVrV3300UcaPXp0vufILly4oCZNmigxMVGnTp2yjpLFxcUpIyNDjRs3LvCxXF1d1adPH0VGRurYsWNq2LBhkbx24Pz584qPj9fChQv10EMPSZJ27NiRr11gYKBat26tRYsWafny5Zo3b551W8uWLZWbm6uUlBTrPgAAAIC7RSArAeLP5f15IwOP8/HHH6t9+/Z68MEH9c4776hZs2a6fv26Nm7cqAULFiguLk7NmjXToEGDNHfuXF2/fl0jRozQI488otatW9t1rEGDBqlHjx46fPiwnnnmGbv65ubmKjY21madk5OTGjVqpBo1aujTTz+Vt7e3EhMTNWHChFvuY+jQoXrppZdUqVIl9e7d27q+YcOGGjRokJ599lnNmjVLLVu2VGpqqrZs2aLAwEA9/vjjdtV6U3Z2tuLi4qw/nzlzRrGxsapcubLq169fqH0CAACg9CCQGcjDw0OVXF30zOqr9+yYlVxd5OHhYVefevXqaf/+/ZoyZYrGjRunpKQk1axZU0FBQVqwYIFMJpPWrFmjUaNG6eGHH1aFChUUGhpqM8JUUJ07d5a7u7uOHDmisLAwu/peunTJ+gqFm/z8/HTixAmtWLFCo0ePVkBAgPz9/fXhhx+qY8eO+fYxcOBAjRkzRmFhYXJxcbHZtmTJEr333nsaN26czpw5oxo1aig4OLjQYUySfvvtN5uaZ86cqZkzZ+qRRx6xmVIfAAAAZZPJcnPWBty1zMxMmc1mZWRkFPiF0omJiUpNTS3myv7Lw8PDrpdClzenTp1S3bp1tW/fPrVq1crocgCUUJMmTdJ7772nb/zqqskf/nhzJ3HXrumpkyf0xhtv6N133y3GCgEARitoNmCEzGB16tQhIJUAOTk5SkpK0oQJE9SuXTvCGAAAAO4Jpr1HqdC0aVOb6eZ/v0RGRt71/n/88Uf5+fkpJiZGn3zySRFUfMPtaq5cubJ++OGHIjsOAAAASidGyFAqrFu3Tjk5ObfcVqtWrbvef8eOHVUcd+/+cZKR36tdu3aRHw8AAAClC4EMpcLN94GVNsyUCAAAgDvhlkUAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIsywaLDExUampqffseB4eHryIGgAAACghCGQGSkxMlH+jxrp29co9O6aLayUd+SXe7lCWnJysKVOmaO3atTpz5ow8PT3VokULjRkzRl26dCmmagsuIiJCY8aM0YULF4wuxW4rV67UpEmTlJCQoAceeEBTpkxR7969jS4LAAAA9wCBzECpqam6dvWKanQfJ8cavsV+vJzzp3Q+apZSU1PtCmQnTpxQhw4dVK1aNU2fPl3NmjVTTk6O1q9fr5EjR+qXX34pxqpLr9zcXJlMJlWocPs7g3ft2qWnn35a7777rnr37q3Vq1erf//+2rFjh9q2bXsPqwUAAIAReIasBHCs4Stnr/rFvhQ29I0YMUImk0l79+7VU089pYYNG6pp06YaO3asdu/eLenGaN+TTz6pypUrq2rVqurfv7/Onj1r3cfkyZPVokULLV26VHXr1pXZbNaAAQN08eJFSdLChQtVu3Zt5eXl2Ry7Z8+eGjx4cCF/s/8VHR2tv/zlL6pWrZpq1Kih7t27KyEhwbq9c+fOeumll2z6nD9/Xs7OztqyZYskKTs7W6+++qpq164tNzc3tW3bVtu2bbO2j4iIULVq1RQVFaUmTZrI2dlZJ0+evGNdc+fO1WOPPaaJEyeqUaNGmjhxorp06aK5c+fe9TkDAACg5COQ4Y7S0tIUHR2tkSNHys3NLd/2atWqyWKxqFevXkpLS9P27du1ceNGJSQk6Omnn7Zpm5CQoDVr1igqKkpRUVHavn273n//fUlSv379lJqaqq1bt1rbp6ena/369Ro0aNBdn8fly5c1duxY7du3T5s3b1aFChXUu3dvawAcOnSoli9frqysLGufyMhI+fj4qFOnTpKk5557Tj/++KNWrFihAwcOqF+/fgoNDdXRo0etfa5cuaJp06bp73//uw4fPixPT8871rVr1y6FhITYrOvatat27tx51+cMAACAko9bFnFHx44dk8ViUaNGjW7bZtOmTTpw4ICOHz8uX98bo3BLly5V06ZNtW/fPrVp00aSlJeXp4iICFWpUkWSFB4ers2bN2vKlClyd3dXaGioli9fbn0m7euvv5a7u3uRPKPWt29fm8+LFy+Wp6en4uLiFBAQoL59+2rUqFH69ttv1b9/f0nSkiVLNGTIEJlMJiUkJOjLL7/U6dOn5ePjI0kaP368oqOjtWTJEk2dOlWSlJOTo48//ljNmzcvUF3JycmqVauWzbpatWopOTn5bk8ZAAAApQAjZLgji8UiSTKZTLdtEx8fL19fX2sYk6QmTZqoWrVqio+Pt66rW7euNYxJkre3t1JSUqyfBw0apJUrV1pHqSIjIzVgwAA5ODjc9XkkJCQoLCxM999/v6pWrap69epJunGrpSQ5OzvrmWee0WeffSZJio2N1b/+9S8NGTJEkrR//35ZLBY1bNhQlStXti7bt2+3ufXRyclJzZo1s6u2P/5uLRbLHX/fAAAAKDsYIcMdNWjQQCaTSfHx8erVq9ct29wuQPxxvaOjo812k8lk88xYjx49lJeXp7Vr16pNmzb64YcfNHv27CI5jx49esjX11eLFi2Sj4+P8vLyFBAQoOzsbGuboUOHqkWLFjp9+rQ+++wzdenSRX5+fpJujO45ODgoJiYmX0CsXLmy9WdXV1e7wpSXl1e+0bCUlJR8o2YAAAAomxghwx25u7ura9eu+uijj3T58uV82y9cuKAmTZooMTFRp06dsq6Pi4tTRkaGGjduXOBjubq6qk+fPoqMjNSXX36phg0bKigo6K7P4fz584qPj9cbb7yhLl26qHHjxkpPT8/XLjAwUK1bt9aiRYu0fPlyPf/889ZtLVu2VG5urlJSUlS/fn2bxcvLq9C1BQcHa+PGjTbrNmzYoPbt2xd6nwAAACg9GCHDn/r444/Vvn17Pfjgg3rnnXfUrFkzXb9+XRs3btSCBQsUFxenZs2aadCgQZo7d66uX7+uESNG6JFHHlHr1q3tOtagQYPUo0cPHT58WM8884xdfXNzcxUbG2uzzsnJSY0aNVKNGjX06aefytvbW4mJiZowYcIt9zF06FC99NJLqlSpks27wBo2bKhBgwbp2Wef1axZs9SyZUulpqZqy5YtCgwM1OOPP25XrTe9/PLLevjhh/XBBx/oySef1LfffqtNmzZpx44dhdofAAAAShcCWQmQc/7Unzcy8Dj16tXT/v37NWXKFI0bN05JSUmqWbOmgoKCtGDBAplMJq1Zs0ajRo3Sww8/rAoVKig0NFTz5s2z+1idO3eWu7u7jhw5orCwMLv6Xrp0SS1btrRZ5+fnpxMnTmjFihUaPXq0AgIC5O/vrw8//FAdO3bMt4+BAwdqzJgxCgsLk4uLi822JUuW6L333tO4ceN05swZ1ahRQ8HBwYUOY5LUvn17rVixQm+88YYmTZqkBx54QF999RXvIAMAACgnTJabszbgrmVmZspsNisjI0NVq1b90/aJiYnyb9RY165euQfV3eDiWklHfom368XQ5cmpU6dUt25d7du3T61atTK6HAAl1KRJk/Tee+/pG7+6avKHP97cSdy1a3rq5Am98cYbevfdd4uxQgCA0QqaDRghM1CdOnV05Jd4paam3rNjenh4EMZuIScnR0lJSZowYYLatWtHGAMAAMA9QSAzWJ06dQhIBdC0aVOdPHnyltsWLlx41y+P/vHHH9WpUyc1bNhQ33zzzV3t6/d+PwPjH/3zn//UQw89VGTHAgAAQOlDIEOpsG7dOuXk5NxyW1FMEd+xY0cVx927f5xk5Pdq165d5McDAABA6UIgQ6lw831gpU39+vWNLgEAAAAlGO8hAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMYGsi+//579ejRQz4+PjKZTFqzZo3N9iFDhshkMtks7dq1s2mTlZWlUaNGycPDQ25uburZs6dOnz5t0yY9PV3h4eEym80ym80KDw/XhQsXbNokJiaqR48ecnNzk4eHh0aPHq3s7OziOG0AAAAAkGRwILt8+bKaN2+u+fPn37ZNaGiokpKSrMu6detsto8ZM0arV6/WihUrtGPHDl26dEndu3dXbm6utU1YWJhiY2MVHR2t6OhoxcbGKjw83Lo9NzdXTzzxhC5fvqwdO3ZoxYoVWrlypcaNG1f0Jw0AAAAA/1HRyIN369ZN3bp1u2MbZ2dneXl53XJbRkaGFi9erKVLl+rRRx+VJC1btky+vr7atGmTunbtqvj4eEVHR2v37t1q27atJGnRokUKDg7WkSNH5O/vrw0bNiguLk6nTp2Sj4+PJGnWrFkaMmSIpkyZoqpVqxbhWQMAAADADSX+GbJt27bJ09NTDRs21LBhw5SSkmLdFhMTo5ycHIWEhFjX+fj4KCAgQDt37pQk7dq1S2az2RrGJKldu3Yym802bQICAqxhTJK6du2qrKwsxcTE3La2rKwsZWZm2iwAAAAAUFAlOpB169ZNkZGR2rJli2bNmqV9+/apc+fOysrKkiQlJyfLyclJ1atXt+lXq1YtJScnW9t4enrm27enp6dNm1q1atlsr169upycnKxtbmXatGnW59LMZrN8fX3v6nwBAAAAlC+G3rL4Z55++mnrzwEBAWrdurX8/Py0du1a9enT57b9LBaLTCaT9fPvf76bNn80ceJEjR071vo5MzOTUAYAAACgwEr0CNkfeXt7y8/PT0ePHpUkeXl5KTs7W+np6TbtUlJSrCNeXl5eOnv2bL59nTt3zqbNH0fC0tPTlZOTk2/k7PecnZ1VtWpVmwUAAAAACqpUBbLz58/r1KlT8vb2liQFBQXJ0dFRGzdutLZJSkrSoUOH1L59e0lScHCwMjIytHfvXmubPXv2KCMjw6bNoUOHlJSUZG2zYcMGOTs7Kygo6F6cGgAAAIByyNBbFi9duqRjx45ZPx8/flyxsbFyd3eXu7u7Jk+erL59+8rb21snTpzQa6+9Jg8PD/Xu3VuSZDab9cILL2jcuHGqUaOG3N3dNX78eAUGBlpnXWzcuLFCQ0M1bNgwLVy4UJI0fPhwde/eXf7+/pKkkJAQNWnSROHh4ZoxY4bS0tI0fvx4DRs2jFEvAAAAAMXG0ED2008/qVOnTtbPN5/HGjx4sBYsWKCDBw/qiy++0IULF+Tt7a1OnTrpq6++UpUqVax95syZo4oVK6p///66evWqunTpooiICDk4OFjbREZGavTo0dbZGHv27Gnz7jMHBwetXbtWI0aMUIcOHeTq6qqwsDDNnDmzuH8FAAAAAMoxQwNZx44dZbFYbrt9/fr1f7oPFxcXzZs3T/PmzbttG3d3dy1btuyO+6lTp46ioqL+9HgAAAAAUFRK1TNkAAAAAFCWEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxiaCD7/vvv1aNHD/n4+MhkMmnNmjXWbTk5Ofrb3/6mwMBAubm5ycfHR88++6x+++03m3107NhRJpPJZhkwYIBNm/T0dIWHh8tsNstsNis8PFwXLlywaZOYmKgePXrIzc1NHh4eGj16tLKzs4vr1AEAAADA2EB2+fJlNW/eXPPnz8+37cqVK9q/f78mTZqk/fv3a9WqVfr3v/+tnj175ms7bNgwJSUlWZeFCxfabA8LC1NsbKyio6MVHR2t2NhYhYeHW7fn5ubqiSee0OXLl7Vjxw6tWLFCK1eu1Lhx44r+pAEAAADgPyoaefBu3bqpW7dut9xmNpu1ceNGm3Xz5s3Tgw8+qMTERNWpU8e6vlKlSvLy8rrlfuLj4xUdHa3du3erbdu2kqRFixYpODhYR44ckb+/vzZs2KC4uDidOnVKPj4+kqRZs2ZpyJAhmjJliqpWrVoUpwsAAAAANkrVM2QZGRkymUyqVq2azfrIyEh5eHioadOmGj9+vC5evGjdtmvXLpnNZmsYk6R27drJbDZr586d1jYBAQHWMCZJXbt2VVZWlmJiYm5bT1ZWljIzM20WAAAAACgoQ0fI7HHt2jVNmDBBYWFhNiNWgwYNUr169eTl5aVDhw5p4sSJ+te//mUdXUtOTpanp2e+/Xl6eio5OdnaplatWjbbq1evLicnJ2ubW5k2bZrefvvtojg9AAAAAOVQqQhkOTk5GjBggPLy8vTxxx/bbBs2bJj154CAADVo0ECtW7fW/v371apVK0mSyWTKt0+LxWKzviBt/mjixIkaO3as9XNmZqZ8fX0LfmIAAAAAyrUSf8tiTk6O+vfvr+PHj2vjxo1/+jxXq1at5OjoqKNHj0qSvLy8dPbs2Xztzp07Zx0V8/LyyjcSlp6erpycnHwjZ7/n7OysqlWr2iwAAAAAUFAlOpDdDGNHjx7Vpk2bVKNGjT/tc/jwYeXk5Mjb21uSFBwcrIyMDO3du9faZs+ePcrIyFD79u2tbQ4dOqSkpCRrmw0bNsjZ2VlBQUFFfFYAAAAAcIOhtyxeunRJx44ds34+fvy4YmNj5e7uLh8fHz311FPav3+/oqKilJubax3Fcnd3l5OTkxISEhQZGanHH39cHh4eiouL07hx49SyZUt16NBBktS4cWOFhoZq2LBh1unwhw8fru7du8vf31+SFBISoiZNmig8PFwzZsxQWlqaxo8fr2HDhjHqBQAAAKDYGDpC9tNPP6lly5Zq2bKlJGns2LFq2bKl3nzzTZ0+fVr/+Mc/dPr0abVo0ULe3t7W5ebsiE5OTtq8ebO6du0qf39/jR49WiEhIdq0aZMcHBysx4mMjFRgYKBCQkIUEhKiZs2aaenSpdbtDg4OWrt2rVxcXNShQwf1799fvXr10syZM+/tLwQAAABAuWLoCFnHjh1lsVhuu/1O2yTJ19dX27dv/9PjuLu7a9myZXdsU6dOHUVFRf3pvgAAAACgqJToZ8gAAAAAoCwjkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGMTuQBYdHa0dO3ZYP3/00Udq0aKFwsLClJ6eXqTFAQAAAEBZZncg+9///V9lZmZKkg4ePKhx48bp8ccf16+//qqxY8cWeYEAAAAAUFZVtLfD8ePH1aRJE0nSypUr1b17d02dOlX79+/X448/XuQFAgAAAEBZZfcImZOTk65cuSJJ2rRpk0JCQiRJ7u7u1pEzAAAAAMCfs3uE7C9/+YvGjh2rDh06aO/evfrqq68kSf/+97913333FXmBAAAAAFBW2T1CNn/+fFWsWFHffPONFixYoNq1a0uS/vnPfyo0NLTICwQAAACAssruEbI6deooKioq3/o5c+YUSUEAAAAAUF7YPULm4OCglJSUfOvPnz8vBweHIikKAAAAAMoDuwOZxWK55fqsrCw5OTnddUEAAAAAUF4U+JbFDz/8UJJkMpn097//XZUrV7Zuy83N1ffff69GjRoVfYUAAAAAUEYVOJDdfEbMYrHok08+sbk90cnJSXXr1tUnn3xS9BUCAAAAQBlV4EB2/PhxSVKnTp20atUqVa9evdiKAgAAAIDywO5ZFrdu3VocdQAAAABAuWN3IMvNzVVERIQ2b96slJQU5eXl2WzfsmVLkRUHAAAAAGWZ3YHs5ZdfVkREhJ544gkFBATIZDIVR10AAAAAUObZHchWrFih//u//9Pjjz9eHPUAAAAAQLlh93vInJycVL9+/eKoBQAAAADKFbsD2bhx4/T//t//u+0LogEAAAAABVOgWxb79Olj83nLli365z//qaZNm8rR0dFm26pVq4quOgAAAAAowwoUyMxms83n3r17F0sxAAAAAFCeFCiQLVmypLjrAAAAAIByx+5nyAAAAAAARcPuae9btmx5y3ePmUwmubi4qH79+hoyZIg6depUJAUCAAAAQFll9whZaGiofv31V7m5ualTp07q2LGjKleurISEBLVp00ZJSUl69NFH9e233xZHvQAAAABQZtg9Qpaamqpx48Zp0qRJNuvfe+89nTx5Uhs2bNBbb72ld999V08++WSRFQoAAAAAZY3dI2T/93//p4EDB+ZbP2DAAP3f//2fJGngwIE6cuTI3VcHAAAAAGWY3YHMxcVFO3fuzLd+586dcnFxkSTl5eXJ2dn57qsDAAAAgDLM7lsWR40apRdffFExMTFq06aNTCaT9u7dq7///e967bXXJEnr169Xy5Yti7xYAAAAAChL7A5kb7zxhurVq6f58+dr6dKlkiR/f38tWrRIYWFhkqQXX3xR//M//1O0lQIAAABAGWN3IJOkQYMGadCgQbfd7urqWuiCAAAAAKC84MXQAAAAAGCQAo2Qubu769///rc8PDxUvXr1W74Y+qa0tLQiKw4AAAAAyrICBbI5c+aoSpUqkqS5c+cWZz0AAAAAUG4UKJANHjz4lj8DAAAAAAqvUM+QJSQk6I033tDAgQOVkpIiSYqOjtbhw4eLtDgAAAAAKMvsDmTbt29XYGCg9uzZo1WrVunSpUuSpAMHDuitt94q8gIBAAAAoKyyO5BNmDBB7733njZu3CgnJyfr+k6dOmnXrl1FWhwAAAAAlGV2B7KDBw+qd+/e+dbXrFlT58+fL5KiAAAAAKA8sDuQVatWTUlJSfnW//zzz6pdu3aRFAUAAAAA5YHdgSwsLEx/+9vflJycLJPJpLy8PP34448aP368nn322eKoEQAAAADKJLsD2ZQpU1SnTh3Vrl1bly5dUpMmTfTwww+rffv2euONN4qjRgAAAAAokwr0HjJJOnbsmOrXry9HR0dFRkbqnXfe0c8//6y8vDy1bNlSDRo0KM46AQAAAKDMKXAga9iwoWrXrq1OnTqpc+fO6tSpk5566qnirA0AAAAAyrQCB7Lt27dr+/bt2rZtm0aOHKlr166pTp061nDWqVMnJvUAAAAAADsUOJA99NBDeuihh/TGG28oJydHu3bt0rZt27Rt2zZ9+eWXysrKUv369XXkyJHirBcAAAAAyowCB7Lfc3R01MMPP6w2bdooODhY69ev16JFi3Ts2LGirg8AAAAAyiy7Atm1a9e0c+dObd26Vdu2bdO+fftUr149PfLII1qwYIEeeeSR4qoTAAAAAMqcAgeyRx55RPv27dMDDzyghx9+WKNGjdIjjzyiWrVqFWd9AAAAAFBmFfg9ZDt37pSHh4c6deqkLl26qHPnzncdxr7//nv16NFDPj4+MplMWrNmjc12i8WiyZMny8fHR66ururYsaMOHz5s0yYrK0ujRo2Sh4eH3Nzc1LNnT50+fdqmTXp6usLDw2U2m2U2mxUeHq4LFy7YtElMTFSPHj3k5uYmDw8PjR49WtnZ2Xd1fgAAAABwJwUOZBcuXNCnn36qSpUq6YMPPlDt2rUVGBiol156Sd98843OnTtn98EvX76s5s2ba/78+bfcPn36dM2ePVvz58/Xvn375OXlpccee0wXL160thkzZoxWr16tFStWaMeOHbp06ZK6d++u3Nxca5uwsDDFxsYqOjpa0dHRio2NVXh4uHV7bm6unnjiCV2+fFk7duzQihUrtHLlSo0bN87ucwIAAACAgirwLYtubm4KDQ1VaGioJOnixYvasWOHtm7dqunTp2vQoEFq0KCBDh06VOCDd+vWTd26dbvlNovForlz5+r1119Xnz59JEmff/65atWqpeXLl+uvf/2rMjIytHjxYi1dulSPPvqoJGnZsmXy9fXVpk2b1LVrV8XHxys6Olq7d+9W27ZtJUmLFi1ScHCwjhw5In9/f23YsEFxcXE6deqUfHx8JEmzZs3SkCFDNGXKFFWtWrXA5wQAAAAABVXgEbI/cnNzk7u7u9zd3VW9enVVrFhR8fHxRVbY8ePHlZycrJCQEOs6Z2dnPfLII9q5c6ckKSYmRjk5OTZtfHx8FBAQYG2za9cumc1maxiTpHbt2slsNtu0CQgIsIYxSeratauysrIUExNz2xqzsrKUmZlpswAAAABAQRV4hCwvL08//fSTtm3bpq1bt+rHH3/U5cuXVbt2bXXq1EkfffSROnXqVGSFJScnS1K+59Rq1aqlkydPWts4OTmpevXq+drc7J+cnCxPT898+/f09LRp88fjVK9eXU5OTtY2tzJt2jS9/fbbdp4ZAAAAANxQ4EBWrVo1Xb58Wd7e3urYsaNmz56tTp066YEHHijO+mQymWw+WyyWfOv+6I9tbtW+MG3+aOLEiRo7dqz1c2Zmpnx9fe9YGwAAAADcVOBANmPGDHXq1EkNGzYsznqsvLy8JN0YvfL29rauT0lJsY5meXl5KTs7W+np6TajZCkpKWrfvr21zdmzZ/Pt/9y5czb72bNnj8329PR05eTk3HEmSWdnZzk7OxfyDAEAAACUdwV+huyvf/3rPQtjklSvXj15eXlp48aN1nXZ2dnavn27NWwFBQXJ0dHRpk1SUpIOHTpkbRMcHKyMjAzt3bvX2mbPnj3KyMiwaXPo0CElJSVZ22zYsEHOzs4KCgoq1vMEAAAAUH4VeISsOFy6dEnHjh2zfj5+/LhiY2Pl7u6uOnXqaMyYMZo6daoaNGigBg0aaOrUqapUqZLCwsIkSWazWS+88ILGjRunGjVqyN3dXePHj1dgYKB11sXGjRsrNDRUw4YN08KFCyVJw4cPV/fu3eXv7y9JCgkJUZMmTRQeHq4ZM2YoLS1N48eP17Bhw5hhEQAAAECxMTSQ/fTTTzYTgdx8Hmvw4MGKiIjQq6++qqtXr2rEiBFKT09X27ZttWHDBlWpUsXaZ86cOapYsaL69++vq1evqkuXLoqIiJCDg4O1TWRkpEaPHm2djbFnz5427z5zcHDQ2rVrNWLECHXo0EGurq4KCwvTzJkzi/tXAAAAAKAcM1ksFovRRZQVmZmZMpvNysjIYGQNAMqwSZMm6b333tM3fnXVxMWlwP3irl3TUydP6I033tC7775bjBUCAIxW0GxQoGfIWrVqpfT0dEnSO++8oytXrhRNlQAAAABQjhUokMXHx+vy5cuSpLfffluXLl0q1qIAAAAAoDwo0DNkLVq00HPPPae//OUvslgsmjlzpipXrnzLtm+++WaRFggAAAAAZVWBAllERITeeustRUVFyWQy6Z///KcqVszf1WQyEcgAAAAAoIAKFMj8/f21YsUKSVKFChW0efNmeXp6FmthAAAAAFDW2T3tfV5eXnHUAQAAAADlTqHeQ5aQkKC5c+cqPj5eJpNJjRs31ssvv6wHHnigqOsDAAAAgDKrQLMs/t769evVpEkT7d27V82aNVNAQID27Nmjpk2bauPGjcVRIwAAAACUSXaPkE2YMEGvvPKK3n///Xzr//a3v+mxxx4rsuIAAAAAoCyze4QsPj5eL7zwQr71zz//vOLi4oqkKAAAAAAoD+wOZDVr1lRsbGy+9bGxscy8CAAAAAB2sPuWxWHDhmn48OH69ddf1b59e5lMJu3YsUMffPCBxo0bVxw1AgAAAECZZHcgmzRpkqpUqaJZs2Zp4sSJkiQfHx9NnjxZo0ePLvICAQAAAKCssjuQmUwmvfLKK3rllVd08eJFSVKVKlWKvDAAAAAAKOsK9R6ymwhiAAAAAFB4dk/qAQAAAAAoGgQyAAAAADAIgQwAAAAADGJXIMvJyVGnTp3073//u7jqAQAAAIByw65A5ujoqEOHDslkMhVXPQAAAABQbth9y+Kzzz6rxYsXF0ctAAAAAFCu2D3tfXZ2tv7+979r48aNat26tdzc3Gy2z549u8iKAwAAAICyzO5AdujQIbVq1UqS8j1Lxq2MAAAAAFBwdgeyrVu3FkcdAAAAAFDuFHra+2PHjmn9+vW6evWqJMlisRRZUQAAAABQHtgdyM6fP68uXbqoYcOGevzxx5WUlCRJGjp0qMaNG1fkBQIAAABAWWV3IHvllVfk6OioxMREVapUybr+6aefVnR0dJEWBwAAAABlmd3PkG3YsEHr16/XfffdZ7O+QYMGOnnyZJEVBgAAAABlnd0jZJcvX7YZGbspNTVVzs7ORVIUAAAAAJQHdgeyhx9+WF988YX1s8lkUl5enmbMmKFOnToVaXEAAAAAUJbZfcvijBkz1LFjR/3000/Kzs7Wq6++qsOHDystLU0//vhjcdQIAAAAAGWS3SNkTZo00YEDB/Tggw/qscce0+XLl9WnTx/9/PPPeuCBB4qjRgAAAAAok+weIZMkLy8vvf3220VdCwAAAACUK4UKZOnp6Vq8eLHi4+NlMpnUuHFjPffcc3J3dy/q+gAAAACgzLL7lsXt27erXr16+vDDD5Wenq60tDR9+OGHqlevnrZv314cNQIAAABAmWT3CNnIkSPVv39/LViwQA4ODpKk3NxcjRgxQiNHjtShQ4eKvEgAAAAAKIvsHiFLSEjQuHHjrGFMkhwcHDR27FglJCQUaXEAAAAAUJbZHchatWql+Pj4fOvj4+PVokWLoqgJAAAAAMqFAt2yeODAAevPo0eP1ssvv6xjx46pXbt2kqTdu3fro48+0vvvv188VQIAAABAGVSgQNaiRQuZTCZZLBbruldffTVfu7CwMD399NNFVx0AAAAAlGEFCmTHjx8v7joAAAAAoNwpUCDz8/Mr7joAAAAAoNwp1Iuhz5w5ox9//FEpKSnKy8uz2TZ69OgiKQwAAAAAyjq7A9mSJUv04osvysnJSTVq1JDJZLJuM5lMBDIAAAAAKCC7A9mbb76pN998UxMnTlSFCnbPmg8AAAAA+A+7E9WVK1c0YMAAwhgAAAAA3CW7U9ULL7ygr7/+ujhqAQAAAIByxe5bFqdNm6bu3bsrOjpagYGBcnR0tNk+e/bsIisOAAAAAMoyuwPZ1KlTtX79evn7+0tSvkk9AAAAAAAFY3cgmz17tj777DMNGTKkGMoBAAAAgPLD7mfInJ2d1aFDh+KoBQAAAADKFbsD2csvv6x58+YVRy0AAAAAUK7Yfcvi3r17tWXLFkVFRalp06b5JvVYtWpVkRUHAAAAAGWZ3YGsWrVq6tOnT3HUAgAAAADlit2BbMmSJcVRBwAAAACUO3Y/QwYAAAAAKBp2j5DVq1fvju8b+/XXX++qIAAAAAAoL+wOZGPGjLH5nJOTo59//lnR0dH63//936KqCwAAAADKPLsD2csvv3zL9R999JF++umnuy4IAAAAAMqLInuGrFu3blq5cmVR7Q4AAAAAyrwiC2TffPON3N3di2p3AAAAAFDm2X3LYsuWLW0m9bBYLEpOTta5c+f08ccfF2lxAAAAAFCW2R3IevXqZfO5QoUKqlmzpjp27KhGjRoVVV0AAAAAUObZHcjeeuut4qgDAAAAAModXgwNAAAAAAYp8AhZhQoV7vhCaEkymUy6fv36XRcFAAAAAOVBgQPZ6tWrb7tt586dmjdvniwWS5EUBQAAAADlQYED2ZNPPplv3S+//KKJEyfqu+++06BBg/Tuu+8WaXEAAAAAUJYV6hmy3377TcOGDVOzZs10/fp1xcbG6vPPP1edOnWKuj4AAAAAKLPsCmQZGRn629/+pvr16+vw4cPavHmzvvvuOwUEBBRXfQAAAABQZhX4lsXp06frgw8+kJeXl7788stb3sIIAAAAACi4AgeyCRMmyNXVVfXr19fnn3+uzz///JbtVq1aVWTFAQAAAEBZVuBA9uyzz/7ptPcAAAAAgIIrcCCLiIgoxjIAAAAAoPwp1CyLAAAAAIC7RyADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAICU+kNWtW1cmkynfMnLkSEnSkCFD8m1r166dzT6ysrI0atQoeXh4yM3NTT179tTp06dt2qSnpys8PFxms1lms1nh4eG6cOHCvTpNAAAAAOVQiQ9k+/btU1JSknXZuHGjJKlfv37WNqGhoTZt1q1bZ7OPMWPGaPXq1VqxYoV27NihS5cuqXv37srNzbW2CQsLU2xsrKKjoxUdHa3Y2FiFh4ffm5MEAAAAUC5VNLqAP1OzZk2bz++//74eeOABPfLII9Z1zs7O8vLyumX/jIwMLV68WEuXLtWjjz4qSVq2bJl8fX21adMmde3aVfHx8YqOjtbu3bvVtm1bSdKiRYsUHBysI0eOyN/fv5jODgAAAEB5VuJHyH4vOztby5Yt0/PPPy+TyWRdv23bNnl6eqphw4YaNmyYUlJSrNtiYmKUk5OjkJAQ6zofHx8FBARo586dkqRdu3bJbDZbw5gktWvXTmaz2drmVrKyspSZmWmzAAAAAEBBlapAtmbNGl24cEFDhgyxruvWrZsiIyO1ZcsWzZo1S/v27VPnzp2VlZUlSUpOTpaTk5OqV69us69atWopOTnZ2sbT0zPf8Tw9Pa1tbmXatGnWZ87MZrN8fX2L4CwBAAAAlBcl/pbF31u8eLG6desmHx8f67qnn37a+nNAQIBat24tPz8/rV27Vn369LntviwWi80o2+9/vl2bP5o4caLGjh1r/ZyZmUkoAwAAAFBgpSaQnTx5Ups2bdKqVavu2M7b21t+fn46evSoJMnLy0vZ2dlKT0+3GSVLSUlR+/btrW3Onj2bb1/nzp1TrVq1bnssZ2dnOTs7F+Z0AAAAAKD03LK4ZMkSeXp66oknnrhju/Pnz+vUqVPy9vaWJAUFBcnR0dE6O6MkJSUl6dChQ9ZAFhwcrIyMDO3du9faZs+ePcrIyLC2AQAAAICiVipGyPLy8rRkyRINHjxYFSv+t+RLly5p8uTJ6tu3r7y9vXXixAm99tpr8vDwUO/evSVJZrNZL7zwgsaNG6caNWrI3d1d48ePV2BgoHXWxcaNGys0NFTDhg3TwoULJUnDhw9X9+7dmWERAAAAQLEpFYFs06ZNSkxM1PPPP2+z3sHBQQcPHtQXX3yhCxcuyNvbW506ddJXX32lKlWqWNvNmTNHFStWVP/+/XX16lV16dJFERERcnBwsLaJjIzU6NGjrbMx9uzZU/Pnz783JwgAAACgXCoVgSwkJEQWiyXfeldXV61fv/5P+7u4uGjevHmaN2/ebdu4u7tr2bJld1UnAAAAANij1DxDBgAAAABlDYEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADBIRaMLAACgtNp08aJ+zcoqcPtfs7OLsRoAQGlEIAMAwE4nT56UTNInaeft72z6T38AAEQgAwDAbmlpaZJFum/4fXL2cS5wv6zfsnT609M3+gMAIAIZAACF5uzjLNe6rkaXAQAoxZjUAwAAAAAMQiADAAAAAIMQyAAAAADAICU6kE2ePFkmk8lm8fLysm63WCyaPHmyfHx85Orqqo4dO+rw4cM2+8jKytKoUaPk4eEhNzc39ezZU6dPn7Zpk56ervDwcJnNZpnNZoWHh+vChQv34hQBAAAAlGMlOpBJUtOmTZWUlGRdDh48aN02ffp0zZ49W/Pnz9e+ffvk5eWlxx57TBcvXrS2GTNmjFavXq0VK1Zox44dunTpkrp3767c3Fxrm7CwMMXGxio6OlrR0dGKjY1VeHj4PT1PAAAAAOVPiZ9lsWLFijajYjdZLBbNnTtXr7/+uvr06SNJ+vzzz1WrVi0tX75cf/3rX5WRkaHFixdr6dKlevTRRyVJy5Ytk6+vrzZt2qSuXbsqPj5e0dHR2r17t9q2bStJWrRokYKDg3XkyBH5+/vfu5MFAAAAUK6U+BGyo0ePysfHR/Xq1dOAAQP066+/SpKOHz+u5ORkhYSEWNs6OzvrkUce0c6dOyVJMTExysnJsWnj4+OjgIAAa5tdu3bJbDZbw5gktWvXTmaz2drmdrKyspSZmWmzAAAAAEBBlehA1rZtW33xxRdav369Fi1apOTkZLVv317nz59XcnKyJKlWrVo2fWrVqmXdlpycLCcnJ1WvXv2ObTw9PfMd29PT09rmdqZNm2Z97sxsNsvX17fQ5woAAACg/CnRgaxbt27q27evAgMD9eijj2rt2rWSbtyaeJPJZLLpY7FY8q37oz+2uVX7guxn4sSJysjIsC6nTp3603MCAAAAgJtKdCD7Izc3NwUGBuro0aPW58r+OIqVkpJiHTXz8vJSdna20tPT79jm7Nmz+Y517ty5fKNvf+Ts7KyqVavaLAAAAABQUKUqkGVlZSk+Pl7e3t6qV6+evLy8tHHjRuv27Oxsbd++Xe3bt5ckBQUFydHR0aZNUlKSDh06ZG0THBysjIwM7d2719pmz549ysjIsLYBAAAAgOJQomdZHD9+vHr06KE6deooJSVF7733njIzMzV48GCZTCaNGTNGU6dOVYMGDdSgQQNNnTpVlSpVUlhYmCTJbDbrhRde0Lhx41SjRg25u7tr/Pjx1lsgJalx48YKDQ3VsGHDtHDhQknS8OHD1b17d2ZYBAAAAFCsSnQgO336tAYOHKjU1FTVrFlT7dq10+7du+Xn5ydJevXVV3X16lWNGDFC6enpatu2rTZs2KAqVapY9zFnzhxVrFhR/fv319WrV9WlSxdFRETIwcHB2iYyMlKjR4+2zsbYs2dPzZ8//96eLAAAAIByx2SxWCxGF1FWZGZmymw2KyMjg+fJAKAM6969u9auXasHJj8g17quBe539cRVJUxO0BNPPKGoqKhirBAAYLSCZoNS9QwZAAAAAJQlBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADFLR6AIAADBSYmKiUlNT7epjb3sAAG6HQAYAKLcSExPVqFFjXb16xehSAADlFIEMAFBupaam6urVKxrceaK8qtUpcL+ofRE6fGpPMVYGACgvCGQAgHLvbHqiZCl4+yvZl4qvGABAuUIgAwCUWzExMaogKfrnSKNLAQCUUwQyAEC5lZiYqDxJH3h76wEn5wL323Txoj5JO198hQEAyg0CGQCg3HvAyVlNXFwK3P7XrKxirAYAUJ7wHjIAAAAAMAgjZAAA3GOpqanav3+/3f08PDxUp07BZ4MEAJR8BDIAAO6xPXv2KCgoyO5+rq6V9Msv8YQyAChDCGQAANxjtar5qmW9h+3qc/5isvYd26zU1FQCGQCUIQQyAADusbMXThVqqv0KujFVf6tWrYq+KACAIQhkAADcYy+619CjVarY1SchO0t/S0pSYmJiMVUFADACgQwAgHvsficnu6bZBwCUXUx7DwAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYBACGQAAAAAYhEAGAAAAAAYhkAEAAACAQQhkAAAAAGAQAhkAAAAAGIRABgAAAAAGIZABAAAAgEEIZAAAAABgEAIZAAAAABiEQAYAAAAABiGQAQAAAIBBCGQAAAAAYJASHcimTZumNm3aqEqVKvL09FSvXr105MgRmzZDhgyRyWSyWdq1a2fTJisrS6NGjZKHh4fc3NzUs2dPnT592qZNenq6wsPDZTabZTabFR4ergsXLhT3KQIAAAAox0p0INu+fbtGjhyp3bt3a+PGjbp+/bpCQkJ0+fJlm3ahoaFKSkqyLuvWrbPZPmbMGK1evVorVqzQjh07dOnSJXXv3l25ubnWNmFhYYqNjVV0dLSio6MVGxur8PDwe3KeAAAAAMqnikYXcCfR0dE2n5csWSJPT0/FxMTo4Ycftq53dnaWl5fXLfeRkZGhxYsXa+nSpXr00UclScuWLZOvr682bdqkrl27Kj4+XtHR0dq9e7fatm0rSVq0aJGCg4N15MgR+fv7F9MZAgAAACjPSvQI2R9lZGRIktzd3W3Wb9u2TZ6enmrYsKGGDRumlJQU67aYmBjl5OQoJCTEus7Hx0cBAQHauXOnJGnXrl0ym83WMCZJ7dq1k9lstra5laysLGVmZtosAAAAAFBQpSaQWSwWjR07Vn/5y18UEBBgXd+tWzdFRkZqy5YtmjVrlvbt26fOnTsrKytLkpScnCwnJydVr17dZn+1atVScnKytY2np2e+Y3p6elrb3Mq0adOsz5yZzWb5+voWxakCAAAAKCdK9C2Lv/fSSy/pwIED2rFjh836p59+2vpzQECAWrduLT8/P61du1Z9+vS57f4sFotMJpP18+9/vl2bP5o4caLGjh1r/ZyZmUkoAwAAAFBgpWKEbNSoUfrHP/6hrVu36r777rtjW29vb/n5+eno0aOSJC8vL2VnZys9Pd2mXUpKimrVqmVtc/bs2Xz7OnfunLXNrTg7O6tq1ao2CwAAAAAUVIkOZBaLRS+99JJWrVqlLVu2qF69en/a5/z58zp16pS8vb0lSUFBQXJ0dNTGjRutbZKSknTo0CG1b99ekhQcHKyMjAzt3bvX2mbPnj3KyMiwtgEAAACAolaib1kcOXKkli9frm+//VZVqlSxPs9lNpvl6uqqS5cuafLkyerbt6+8vb114sQJvfbaa/Lw8FDv3r2tbV944QWNGzdONWrUkLu7u8aPH6/AwEDrrIuNGzdWaGiohg0bpoULF0qShg8fru7duzPDIgAAAIBiU6ID2YIFCyRJHTt2tFm/ZMkSDRkyRA4ODjp48KC++OILXbhwQd7e3urUqZO++uorValSxdp+zpw5qlixovr376+rV6+qS5cuioiIkIODg7VNZGSkRo8ebZ2NsWfPnpo/f37xnyQAAACAcqtEBzKLxXLH7a6urlq/fv2f7sfFxUXz5s3TvHnzbtvG3d1dy5Yts7tGAAAAACisEv0MGQAAAACUZQQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADFLR6AIAADDaposX9WtWVoHb7792tRirAQCUJwQyAEC5dfLkSckkfZJ23u6+JkeTHKo4FENVAIDyhEAGACi30tLSJIt03/D75OzjbFdfhyoOcqrhVEyVAQDKCwIZAKDcc/Zxlmtd13t2vMLc8vhrdnYxVAIAMBqBDACAe8ShioNMjiatuHBBK3TB/h2Y/nObJQCgzCCQAQBQCJePXVZOSo7d/e4bfp+catp/q2PWb1k6/enpG7dZAgDKDAIZAAB2unzssk5OOa48i/19K5gkv9frya2+W9EXBgAodQhkAADYKSclR3kWaVlvVzWuWfBXesafy9Mzq6/eGFmrX4wFAgBKDQIZAACF1LhmBbXyZup7AEDhFfzPegAAAACAIkUgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwCIEMAAAAAAxCIAMAAAAAgxDIAAAAAMAgBDIAAAAAMAiBDAAAAAAMQiADAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgAwAAAACDEMgAAAAAwCAEMgAAAAAwSEWjCwAA4G4lJiYqNTXV7n6F6WO01NRU7d+/364+Hh4eqlOnTjFVBAC4GwQyAECplpiYqEaNGuvq1StGl3JP7NmzR0FBQXb1cXWtpF9+iSeUAUAJRCADAJRqqampunr1igZ3niivavYFjqh9ETp8ak8xVVY8mvq2Vfc2QwrcPvlCoj7fMk2pqakEMgAogQhkAIAywataHfnWbGhXn6qV3IupmuJTtZK73ecJACi5CGQAgDIhal+E3QHrlzMxxVRN8fnlTIwit80scPvMK2nFWA0A4G4RyAAApdqKFSskkwp966HJ0SSHKg5FXFXRc6jiIJOjSemXUrTryD/t62y68Xtq1apV8RQHACg0AhkAoFSLi4uTLNJ9w++Ts4+z3f0dqjjIqYZTMVRWtJxqOKnB+w2UezHXrn5Zv2Xp9Kenb/yeAAAlDoEMAFAmOPs4y7Wuq9FlFCunGk5SDaOrAAAUJV4MDQAAAAAGIZABAAAAgEG4ZREAgHvsytHCvcTa0dNRbvXdirgaAICRCGQAgHLt8rHLyknJsatPYQOVRyWTXCpKaVvTlLbV/unoK5gkv9frEcoAoAwhkAEAyq3Lxy7r5JTjyrPY39el4o2AZY865go68lJlpV6x/4Dx5/L0zOqrN8Jjfbu7AwBKKAIZAKDcyknJUZ5FWtbbVY1r2vdYtUclk+qY7X8Uu465guqY7e4GACijCGQAgDIhIyZDWb9l2dXn5q2HjWtWUCvvkv9yaMn+2yWvJV0rpkoAAEWBQAYAKNXOnz+vCiYp9bvUQvUvzK2HRrib588qmG78ngAAJQ+BDABQql2+fLnQtx1Khb/18F4r7PNnN589u3z5cjFVBgC4GwQyAECZUJpuOywsnj8DgLKn5P9JEAAAAADKKAIZAAAAABiEQAYAAAAABiGQAQAAAIBBmNQDAFBiJCYmKjXVvunrL168WEzVlC0XL17U/v377erj4eGhOnXqFFNFAACJQAYAKCESExPVqFFjXb1q34uPUTAnTpxQUFCQXX1cXSvpl1/iCWUAUIwIZACAEiE1NVVXr15RjcpecnJ0KXC/lAunlWu5XoyVlQ0OporyrHZfgdtn51zT+UvJSk1NJZABQDEikP3Bxx9/rBkzZigpKUlNmzbV3Llz9dBDDxldFgCUeTNnzlQFk3T+UrLdfV0q3njB872069R1/Xohz+5+91eroGDfe/e/X49KJrlUlK5dv66k9BN29a1gunFdli9fXjzFAQAIZL/31VdfacyYMfr444/VoUMHLVy4UN26dVNcXBx/HQSAYnbo0CHlWaRlvV3VuKZ9c055VDKpjvnezVO169R1tV9yTbLYH8hkqqCdz7ncs1BWx1xBR16qrNQrFrv6xZ/L0zOrr+rQoUPFVBkAQCKQ2Zg9e7ZeeOEFDR06VJI0d+5crV+/XgsWLNC0adMMrg4ACqd79+6KjY21u1+jRo00ffp0u/vNnDmzUP+Ij4uLkyQ1rllBrbwd7O5/L/16IU+y5KlG93FyrOFb4H4550/pfNQs/XohT8EF73bX6pgrqI65cH0PHTqk++4r+K2ORmrRooWioqLu2fEK+92S7n2tAEouAtl/ZGdnKyYmRhMmTLBZHxISop07d96yT1ZWlrKysqyfMzIyJEmZmZnFV6gdnn32Wf3www9GlwHAQBkZGcrNzS1U3zNnztg9CURRWLAvS9Vd7+3th/b6OfnGyFjetUvKy75W4H551y5JkiJic/Sv5MJdl3sl/tyNc7RYLDpz5ozB1RTMmTNnVLFiRZnNhUyfdrib75Z0b2sFypOHHnpIX3zxhdFlSPpvJrBY7nyHAoHsP1JTU5Wbm6tatWrZrK9Vq5aSk2/9PMO0adP09ttv51vv63sP/+wJAGXM338uPRN0pG9aWKh+m37N1aZfS3YgK61yc3OVlpZmdBkFUppqBUqLb7/9tsT9oePixYt3rIlA9gcmk+1fZS0WS751N02cOFFjx461fs7Ly1NaWppq1Khx2z73SmZmpnx9fXXq1ClVrVrV0FpQNLimZRPXtezhmpZNXNeyh2ta9pS0a2qxWHTx4kX5+PjcsR2B7D88PDzk4OCQbzQsJSUl36jZTc7OznJ2drZZV61ateIqsVCqVq1aIv6DRNHhmpZNXNeyh2taNnFdyx6uadlTkq5pQUbr7t2UVCWck5OTgoKCtHHjRpv1GzduVPv27Q2qCgAAAEBZxgjZ74wdO1bh4eFq3bq1goOD9emnnyoxMVEvvvii0aUBAAAAKIMIZL/z9NNP6/z583rnnXeUlJSkgIAArVu3Tn5+fkaXZjdnZ2e99dZb+W6pROnFNS2buK5lD9e0bOK6lj1c07KntF5Tk+XP5mEEAAAAABQLniEDAAAAAIMQyAAAAADAIAQyAAAAADAIgQwAAAAADEIgK0OmTJmi9u3bq1KlSgV+QfWQIUNkMplslnbt2hVvoSiwwlxTi8WiyZMny8fHR66ururYsaMOHz5cvIWiwNLT0xUeHi6z2Syz2azw8HBduHDhjn34npY8H3/8serVqycXFxcFBQXphx9+uGP77du3KygoSC4uLrr//vv1ySef3KNKUVD2XNNt27bl+06aTCb98ssv97Bi/Jnvv/9ePXr0kI+Pj0wmk9asWfOnffiulmz2XtPS8l0lkJUh2dnZ6tevn/7nf/7Hrn6hoaFKSkqyLuvWrSumCmGvwlzT6dOna/bs2Zo/f7727dsnLy8vPfbYY7p48WIxVoqCCgsLU2xsrKKjoxUdHa3Y2FiFh4f/aT++pyXHV199pTFjxuj111/Xzz//rIceekjdunVTYmLiLdsfP35cjz/+uB566CH9/PPPeu211zR69GitXLnyHleO27H3mt505MgRm+9lgwYN7lHFKIjLly+refPmmj9/foHa810t+ey9pjeV+O+qBWXOkiVLLGazuUBtBw8ebHnyySeLtR7cvYJe07y8PIuXl5fl/ffft667du2axWw2Wz755JNirBAFERcXZ5Fk2b17t3Xdrl27LJIsv/zyy2378T0tWR588EHLiy++aLOuUaNGlgkTJtyy/auvvmpp1KiRzbq//vWvlnbt2hVbjbCPvdd069atFkmW9PT0e1AdioIky+rVq+/Yhu9q6VKQa1pavquMkEHbtm2Tp6enGjZsqGHDhiklJcXoklBIx48fV3JyskJCQqzrnJ2d9cgjj2jnzp0GVgZJ2rVrl8xms9q2bWtd165dO5nN5j+9PnxPS4bs7GzFxMTYfMckKSQk5LbXcNeuXfnad+3aVT/99JNycnKKrVYUTGGu6U0tW7aUt7e3unTpoq1btxZnmbgH+K6WXSX9u0ogK+e6deumyMhIbdmyRbNmzdK+ffvUuXNnZWVlGV0aCiE5OVmSVKtWLZv1tWrVsm6DcZKTk+Xp6Zlvvaen5x2vD9/TkiM1NVW5ubl2fceSk5Nv2f769etKTU0ttlpRMIW5pt7e3vr000+1cuVKrVq1Sv7+/urSpYu+//77e1Eyignf1bKntHxXKxpdAO5s8uTJevvtt+/YZt++fWrdunWh9v/0009bfw4ICFDr1q3l5+entWvXqk+fPoXaJ+6suK+pJJlMJpvPFosl3zoUnYJeUyn/tZH+/PrwPS157P2O3ar9rdbDOPZcU39/f/n7+1s/BwcH69SpU5o5c6YefvjhYq0TxYvvatlSWr6rBLIS7qWXXtKAAQPu2KZu3bpFdjxvb2/5+fnp6NGjRbZP2CrOa+rl5SXpxl/5vL29retTUlLy/dUPRaeg1/TAgQM6e/Zsvm3nzp2z6/rwPTWOh4eHHBwc8o2c3Ok75uXldcv2FStWVI0aNYqtVhRMYa7prbRr107Lli0r6vJwD/FdLR9K4neVQFbCeXh4yMPD454d7/z58zp16pTNP+ZRtIrzmtarV09eXl7auHGjWrZsKenG8xHbt2/XBx98UCzHRMGvaXBwsDIyMrR37149+OCDkqQ9e/YoIyND7du3L/Dx+J4ax8nJSUFBQdq4caN69+5tXb9x40Y9+eSTt+wTHBys7777zmbdhg0b1Lp1azk6OhZrvfhzhbmmt/Lzzz/znSzl+K6WDyXyu2rkjCIoWidPnrT8/PPPlrfffttSuXJly88//2z5+eefLRcvXrS28ff3t6xatcpisVgsFy9etIwbN86yc+dOy/Hjxy1bt261BAcHW2rXrm3JzMw06jTwO/ZeU4vFYnn//fctZrPZsmrVKsvBgwctAwcOtHh7e3NNS4jQ0FBLs2bNLLt27bLs2rXLEhgYaOnevbtNG76nJduKFSssjo6OlsWLF1vi4uIsY8aMsbi5uVlOnDhhsVgslgkTJljCw8Ot7X/99VdLpUqVLK+88oolLi7OsnjxYoujo6Plm2++MeoU8Af2XtM5c+ZYVq9ebfn3v/9tOXTokGXChAkWSZaVK1cadQq4hYsXL1r/vynJMnv2bMvPP/9sOXnypMVi4btaGtl7TUvLd5VAVoYMHjzYIinfsnXrVmsbSZYlS5ZYLBaL5cqVK5aQkBBLzZo1LY6OjpY6/7+duwuJ6tvDOP7IHM3QgSyy0dSskZlEgvSiLipndhAKYUURXQi+kEIgRqJEQSSIFQMF0ZuChEpEXXlnpL3MqFmWaaFXJWJKIUjRRb6kqftc/E9DZseOUY4dvx/YF3vN2ovfrM2+eFh7r7g4Mzs72xwYGAjMH8As872npvnP1velpaWmzWYzly1bZqampprd3d0LXzx+6MOHD2ZmZqZptVpNq9VqZmZmztqOl+d08bt69aq5bt06MyQkxExJSTGbmpr8v2VnZ5sul2tGf5/PZyYnJ5shISFmfHy8WVFRscAV42fmc089Ho9pt9vN0NBQMyIiwty+fbtZX18fgKoxl69bnn9/ZGdnm6bJs/o3mu89/Vue1SDT/M/XigAAAACABcW29wAAAAAQIAQyAAAAAAgQAhkAAAAABAiBDAAAAAAChEAGAAAAAAFCIAMAAACAACGQAQAAAECAEMgAAPhFNTU1WrFixbyuycnJ0b59+/5IPQCAvw+BDACwJFRWVspqtWpyctLfNjw8rODgYO3YsWNG35aWFgUFBen169dzjnno0KGf9vkV8fHxunjx4m8fFwCw+BDIAABLgmEYGh4e1vPnz/1tLS0tstlsam9v1+joqL/d5/MpOjpaDodjzjGXL1+uyMjIP1YzAOD/H4EMALAkOJ1ORUdHy+fz+dt8Pp/27t0ru92ux48fz2g3DEMTExM6fvy41q5dq7CwMG3dunXG9T96ZbG8vFyRkZGyWq3Ky8vTiRMntHnz5ln1nD9/XlFRUVq1apUKCgr05csXSZLb7VZ/f7+KiooUFBSkoKAgSVJ/f78yMjIUERGhsLAwJSUl6c6dO79tfgAAgUEgAwAsGW63W16v13/u9Xrldrvlcrn87RMTE3ry5IkMw1Bubq5aW1t1+/ZtdXV16eDBg0pPT1dPT88Px79586bOnDkjj8ejjo4OxcXFqaKiYlY/r9er3t5eeb1e1dbWqqamRjU1NZKkuro6xcTEqKysTIODgxocHJQkFRQUaHx8XM3Nzeru7pbH41F4ePhvniEAwEL7V6ALAABgobjdbhUVFWlyclJjY2N68eKFUlNTNTU1pUuXLkmS2traNDY2Jrfbrfz8fL19+1bR0dGSpJKSEt29e1fV1dU6e/bsrPEvX76sw4cPKzc3V5J0+vRpNTY2anh4eEa/iIgIXblyRRaLRRs3btTu3bv14MED5efna+XKlbJYLLJarbLZbP5rBgYGdODAAW3atEmStGHDhj8yRwCAhcUKGQBgyTAMQyMjI2pvb1dLS4scDociIyPlcrnU3t6ukZER+Xw+xcXFqbOzU6ZpyuFwKDw83H80NTWpt7f3h+O/evVKW7ZsmdH2/bkkJSUlyWKx+M+joqI0NDQ0Z+1Hjx5VeXm5tm3bptLSUnV1df3CDAAAFhtWyAAAS0ZCQoJiYmLk9Xr18eNHuVwuSZLNZtP69evV2toqr9ernTt3anp6WhaLRR0dHTPCk6Q5XxX8+s3XV6ZpzuoTHBw865rp6ek5a8/Ly1NaWprq6+vV2Nioc+fO6cKFCyosLJzzOgDA4sYKGQBgSTEMQz6fTz6fT26329/ucrnU0NCgtrY2GYah5ORkTU1NaWhoSAkJCTOOb18l/JbT6dSzZ89mtH27q+P/KiQkRFNTU7PaY2NjdeTIEdXV1am4uFhVVVXzHhsAsLgQyAAAS4phGHr06JFevnzpXyGT/glkVVVV+vz5swzDkMPhUGZmprKyslRXV6e+vj61t7fL4/H8190NCwsLdf36ddXW1qqnp0fl5eXq6uqatWr2M/Hx8Wpubta7d+/0/v17SdKxY8fU0NCgvr4+dXZ26uHDh0pMTPz1iQAALAoEMgDAkmIYhsbGxpSQkKA1a9b4210ulz59+iS73a7Y2FhJUnV1tbKyslRcXCyn06k9e/bo6dOn/t+/l5mZqZMnT6qkpEQpKSnq6+tTTk6OQkND51VjWVmZ3rx5I7vdrtWrV0uSpqamVFBQoMTERKWnp8vpdOratWu/OAsAgMUiyPzRy+0AAOC32LVrl2w2m27cuBHoUgAAixCbegAA8JuMjo6qsrJSaWlpslgsunXrlu7fv6979+4FujQAwCLFChkAAL/J2NiYMjIy1NnZqfHxcTmdTp06dUr79+8PdGkAgEWKQAYAAAAAAcKmHgAAAAAQIAQyAAAAAAgQAhkAAAAABAiBDAAAAAAChEAGAAAAAAFCIAMAAACAACGQAQAAAECAEMgAAAAAIEAIZAAAAAAQIP8GKVnkoZgwm9UAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 1000x1000 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA3sAAANfCAYAAABg8MTDAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAADXsElEQVR4nOzde1xU1f4//tfIZbgIo4AwjCJSIV5AUyxAK/HGpZDS0gwlLUX7aBqJxySzsJOglJfCMvMYqED07YJ1NEfxhhmiiFJeiNRQ0BgRg0EUB4T9+8Of+zRyERCYYXw9H4/9eDR7v2fPezk2y/fea68lEQRBABERERERERmUTrpOgIiIiIiIiFofiz0iIiIiIiIDxGKPiIiIiIjIALHYIyIiIiIiMkAs9oiIiIiIiAwQiz0iIiIiIiIDxGKPiIiIiIjIALHYIyIiIiIiMkDGuk7gQVVbW4u//voLVlZWkEgkuk6HiOiBIQgCrl27BoVCgU6deM3zn9g3ERHpRlv1TSz2dOSvv/6Ck5OTrtMgInpgFRYWokePHrpOQ6+wbyIi0q3W7ptY7OmIlZUVgNtfqLW1tY6zISJ6cJSXl8PJyUn8Hab/Yd9ERKQbbdU3sdjTkTvDY6ytrdmhEhHpAIcp1sW+iYhIt1q7b+LDCkRERERERAaIxR4REVEbOnDgAMaOHQuFQgGJRIKtW7dqHZdIJPVuH374oRjj6+tb5/ikSZO0zlNaWorQ0FDIZDLIZDKEhoairKysHVpIRET6isUeERFRG7p+/ToGDhyItWvX1nu8qKhIa/vyyy8hkUjw/PPPa8WFhYVpxa1fv17reEhICHJycqBUKqFUKpGTk4PQ0NA2axcREek/PrNHRHqppqYG1dXVuk6DOihTU1O9WVYhMDAQgYGBDR6Xy+Var3/44QeMGDECDz30kNZ+CwuLOrF35ObmQqlUIjMzE15eXgCADRs2wMfHB3l5eXBzc7vPVhARwL6JWs7ExARGRkbt/rks9ohIrwiCAJVKxeFndF86deoEFxcXmJqa6jqVZrl8+TK2b9+OTZs21TmWlJSExMREODg4IDAwEO+99544a9uhQ4cgk8nEQg8AvL29IZPJkJGR0WCxp9FooNFoxNfl5eWt3CIiw8C+iVpDly5dIJfL23WCMBZ7RKRX7nSm9vb2sLCw4IyJ1Gx3FgYvKipCz549O9TfoU2bNsHKygrjx4/X2j958mS4uLhALpfj5MmTiIyMxK+//oq0tDQAt/+/sbe3r3M+e3t7qFSqBj8vJiYGS5cubd1GEBkg9k10PwRBwI0bN1BcXAwAcHR0bLfPZrFHRHqjpqZG7ExtbW11nQ51YN26dcNff/2FW7duwcTERNfpNNmXX36JyZMnw8zMTGt/WFiY+N/u7u5wdXXFkCFDcOzYMQwePBhA/dN1C4LQ6D9KIyMjMX/+fPH1nXWeiOh/2DdRazA3NwcAFBcXw97evt2GdLLYI6ImKygoQElJSZ39dnZ26Nmz532f/85zEBYWFvd9Lnqw3Rm+WVNT02GKvZ9//hl5eXn4+uuv7xk7ePBgmJiY4MyZMxg8eDDkcjkuX75cJ+7KlStwcHBo8DxSqRRSqfS+8ibSNfZN1FHc+TtUXV3NYo+I9EtBQQHc+vTFzcobdY6ZmVsg7/fcVulUAS52TfevI/4d2rhxIzw9PTFw4MB7xp46dQrV1dXiUCAfHx+o1WocOXIEjz/+OADg8OHDUKvVGDp0aJvmTaRL7JuoI9HF3yEWe/Xo1asXLly4UGf/7Nmz8emnn0IQBCxduhRffPEFSktL4eXlhU8//RT9+/fXQbZE7aOkpAQ3K2/ANigCJrb/G+ZVfbUQV7etRElJSat1qESGpKKiAmfPnhVf5+fnIycnBzY2NuL/M+Xl5fjmm2+wcuXKOu8/d+4ckpKS8PTTT8POzg6nT59GREQEBg0ahGHDhgEA+vbti4CAAISFhYlLMsycORNBQUGciZMMGvsmosax2KtHVlYWampqxNcnT57EmDFjMGHCBABAbGwsVq1ahYSEBPTu3RsffPABxowZg7y8PHFmNCJDZWLrBKn8kXb/3IaG6bSV1hr+Q3T06FGMGDFCfH3nGbmpU6ciISEBAJCSkgJBEPDSSy/Veb+pqSn27NmDjz/+GBUVFXBycsIzzzyD9957T2sYUFJSEubNmwc/Pz8AQHBwcINr+xEZmgehb2K/RC3BYq8e3bp103q9fPlyPPzwwxg+fDgEQcCaNWuwePFicba0TZs2wcHBAcnJyZg1a5YuUiYyaI0N02krLR3+o1KpsGzZMmzfvh2XLl2Cvb09Hn30UYSHh2PUqFFtlG3TJSQkIDw8vENOH/7dd99hyZIlOHfuHB5++GEsW7YM48aN03Va9+Tr6wtBEBqNmTlzJmbOnFnvMScnJ6Snp9/zc2xsbJCYmNiiHImo+dq7b2K/pF9OnTqFd999F9nZ2bhw4QJWr16N8PBwXadVB4u9e6iqqkJiYiLmz58PiUSCP//8EyqVSrxyCtx+wH348OHIyMhgsUfUBhoaptNWWjr85/z58xg2bBi6dOmC2NhYDBgwANXV1di5cyfmzJmD33//vQ2z7rhqamogkUgaXQT90KFDePHFF/Hvf/8b48aNQ2pqKiZOnIiDBw9qrS1HRNRe2rNvYr/UvprSL924cQMPPfQQJkyYgDfffLMds2uehltAAICtW7eirKwM06ZNAwBxvaK7ZzdzcHBodC0jjUaD8vJyrY2ImufOMJ223lraac+ePRsSiQRHjhzBCy+8gN69e6N///6YP38+MjMzAdy+Evzss8+ic+fOsLa2xsSJE7VmUYyKisKjjz6KLVu2oFevXpDJZJg0aRKuXbsGAFi/fj26d++O2tparc8ODg7G1KlTW/gn+z9KpRJPPPEEunTpAltbWwQFBeHcuXPi8ZEjR+L111/Xes/Vq1chlUqxd+9eALcvki1cuBDdu3eHpaUlvLy8sH//fjE+ISEBXbp0wbZt29CvXz9IpdJ6n5P+pzVr1mDMmDGIjIxEnz59EBkZiVGjRmHNmjX33WYiovvRHn0T+yX965cee+wxfPjhh5g0aZJez2rMYu8eNm7ciMDAQCgUCq39d8+mc6+1jGJiYiCTycSN6xgRGZa///4bSqUSc+bMgaWlZZ3jXbp0gSAIeO655/D3338jPT0daWlpOHfuHF588UWt2HPnzmHr1q3Ytm0btm3bhvT0dCxfvhwAMGHCBJSUlGDfvn1ifGlpKXbu3InJkyffdzuuX7+O+fPnIysrC3v27EGnTp0wbtw4sROfMWMGkpOTodFoxPckJSVBoVCIz6W98sor+OWXX5CSkoLffvsNEyZMQEBAAM6cOSO+58aNG4iJicF//vMfnDp1qt4Fwf/p0KFDWiMqAMDf3x8ZGRn33WYiIkPEfqlt+6WOgsVeIy5cuIDdu3djxowZ4j65XA4Ade7iFRcXN7qWUWRkJNRqtbgVFha2TdJEpBNnz56FIAjo06dPgzG7d+/Gb7/9huTkZHh6esLLywtbtmxBeno6srKyxLja2lokJCTA3d0dTz75JEJDQ7Fnzx4At5/LCggIQHJyshj/zTffwMbGplWevXj++ecxfvx4uLq64tFHH8XGjRtx4sQJnD59WjwukUjwww8/iO+Jj4/HtGnTIJFIcO7cOXz11Vf45ptv8OSTT+Lhhx/GggUL8MQTTyA+Pl58T3V1NT777DMMHToUbm5u9f5D5J9UKlWzR1QQET3I2C+1bb/UUbDYa0R8fDzs7e3xzDPPiPtcXFwgl8uRlpYm7quqqkJ6enqjaxlJpVJYW1trbURkOO5MwNHYHf7c3Fw4OTlp3dnv168funTpgtzcXHFfr169tGb2dXR0RHFxsfh68uTJ+O6778SrmElJSZg0aVKrLNB67tw5hISE4KGHHoK1tTVcXFwA3B7mA9z+LZsyZQq+/PJLAEBOTg5+/fVXcaj7sWPHIAgCevfujc6dO4tbenq61rAbU1NTDBgwoFm5NXdEBRHRg4z90jQAbdsvdQScoKUBtbW1iI+Px9SpU2Fs/L8/JolEgvDwcERHR8PV1RWurq6Ijo6GhYUFQkJCdJgxEemSq6srJBIJcnNz8dxzz9Ub01Bxcvd+ExMTreMSiUTrWYixY8eitrYW27dvx2OPPYaff/4Zq1atapV2jB07Fk5OTtiwYQMUCgVqa2vh7u6OqqoqMWbGjBl49NFHcfHiRXz55ZcYNWoUnJ2dAdz+7TQyMkJ2dnadTr5z587if5ubmzerUJPL5c0eUUFE9CBjv9S2/VJHwWKvAbt370ZBQQFeffXVOscWLlyIyspKzJ49W1xUfdeuXVxjj+gBZmNjA39/f3z66aeYN29eneEfZWVl6NevHwoKClBYWCheRT19+jTUajX69u3b5M8yNzfH+PHjkZSUhLNnz6J3797w9PS87zZcvXoVubm5WL9+PZ588kkAwMGDB+vEeXh4YMiQIdiwYQOSk5MRFxcnHhs0aBBqampQXFwsnqM1+Pj4IC0tTWvGs127djU6ooKI6EHGfum2tuqXOgoWew3w8/NrcF0kiUSCqKgoREVFtW9SRKTX7oz1f/zxx/H+++9jwIABuHXrFtLS0rBu3TqcPn0aAwYMwOTJk7FmzRrcunULs2fPxvDhwzFkyJBmfdbkyZMxduxYnDp1ClOmTGnWe2tqapCTk6O1z9TUFH369IGtrS2++OILODo6oqCgAIsWLar3HDNmzMDrr78OCwsLrbXuevfujcmTJ+Pll1/GypUrMWjQIJSUlGDv3r3w8PDA008/3axc73jjjTfw1FNPYcWKFXj22Wfxww8/YPfu3fV2+kREdBv7pbbrl6qqqsTnBquqqnDp0iXk5OSgc+fOeOSRR1p0zrbAYo+IOozqq+0zsVFLP8fFxQXHjh3DsmXLEBERgaKiInTr1g2enp5Yt24dJBIJtm7dirlz5+Kpp55Cp06dEBAQoHUFsqlGjhwJGxsb5OXlNXsIeUVFBQYNGqS1z9nZGefPn0dKSgrmzZsHd3d3uLm54ZNPPoGvr2+dc7z00ksIDw9HSEgIzMzMtI7Fx8fjgw8+QEREBC5dugRbW1v4+Pi0uEMFgKFDhyIlJQXvvPMOlixZgocffhhff/0119gjIp1rj76J/ZL+9Ut//fWXVs4fffQRPvroIwwfPlxrWQddkwgN3b6iNlVeXg6ZTAa1Ws3JWqhDOHbsGDw9PSGfugZS+f+uWGlUZ6HaFI7s7GwMHjz4vj7j5s2byM/Ph4uLi9YPdUFBAdz69MXNyhv3df7mMDO3QN7vuc1avPZBUlhYiF69eiErK+u+v/e20NDfJYC/v43hnw11NA9S38R+qXH63i8BuumbeGePiPRez549kfd7LkpKStrtM+3s7Nih1qO6uhpFRUVYtGgRvL299bZDJSJqa+3dN7Ffqh/7pcax2COiDqFnz57s5Jqgf//+uHDhQr3H1q9ff98L3P7yyy8YMWIEevfujW+//fa+zvVP/5wR7W47dux4IB+qJyL9x77p3tgv6RaLPSIiA/LTTz+hurq63mOtsUyBr69vg5NX3Y+7H8z/p+7du7f65xERUftgv6RbLPaIiAzInXWFOhp9mrmMiIhaD/sl3eqk6wSIiO7GeaPofvHvEBG1Nv6u0P3Sxd8hFntEpDdMTEwAADdutN+sm2SYqqqqAABGRkY6zoSIOjr2TdRa7vwduvN3qj1wGCcR6Q0jIyN06dIFxcXFAAALCwtIJBIdZ0UdTW1tLa5cuQILCwsYG7ObI6L7w76J7pcgCLhx4waKi4vRpUuXdr0QyV6QiPSKXC4HALFTJWqJTp06oWfPnvwHGRG1CvZN1Bq6dOki/l1qLyz2iEivSCQSODo6wt7evsHZu4juxdTUFJ068UkFImod7JvofpmYmOjk0QIWe0Skl4yMjPi8FRER6RX2TdTR8LInERFRGzpw4ADGjh0LhUIBiUSCrVu3ah2fNm0aJBKJ1ubt7a0Vo9FoMHfuXNjZ2cHS0hLBwcG4ePGiVkxpaSlCQ0Mhk8kgk8kQGhqKsrKyNm4dERHpMxZ7REREbej69esYOHAg1q5d22BMQEAAioqKxO2nn37SOh4eHo7U1FSkpKTg4MGDqKioQFBQEGpqasSYkJAQ5OTkQKlUQqlUIicnB6GhoW3WLiIi0n8cxklERNSGAgMDERgY2GiMVCpt8KF9tVqNjRs3YsuWLRg9ejQAIDExEU5OTti9ezf8/f2Rm5sLpVKJzMxMeHl5AQA2bNgAHx8f5OXlwc3NrXUbRUREHQLv7BEREenY/v37YW9vj969eyMsLExrxr/s7GxUV1fDz89P3KdQKODu7o6MjAwAwKFDhyCTycRCDwC8vb0hk8nEmPpoNBqUl5drbUREZDhY7BEREelQYGAgkpKSsHfvXqxcuRJZWVkYOXIkNBoNAEClUsHU1BRdu3bVep+DgwNUKpUYY29vX+fc9vb2Ykx9YmJixGf8ZDIZnJycWrFlRESkaxzGSUREpEMvvvii+N/u7u4YMmQInJ2dsX37dowfP77B9wmCoLWOYH1rCt4dc7fIyEjMnz9ffF1eXs6Cj4jIgPDOHhERkR5xdHSEs7Mzzpw5A+D2Ys5VVVUoLS3ViisuLoaDg4MYc/ny5TrnunLlihhTH6lUCmtra62NiIgMB4u9Bly6dAlTpkyBra0tLCws8OijjyI7O1s8LggCoqKioFAoYG5uDl9fX5w6dUqHGRMRkSG4evUqCgsL4ejoCADw9PSEiYkJ0tLSxJiioiKcPHkSQ4cOBQD4+PhArVbjyJEjYszhw4ehVqvFGCIievBwGGc9SktLMWzYMIwYMQI7duyAvb09zp07hy5duogxsbGxWLVqFRISEtC7d2988MEHGDNmDPLy8mBlZaW75ImISK9UVFTg7Nmz4uv8/Hzk5OTAxsYGNjY2iIqKwvPPPw9HR0ecP38eb7/9Nuzs7DBu3DgAgEwmw/Tp0xEREQFbW1vY2NhgwYIF8PDwEGfn7Nu3LwICAhAWFob169cDAGbOnImgoCDOxElE9ABjsVePFStWwMnJCfHx8eK+Xr16if8tCALWrFmDxYsXi89TbNq0CQ4ODkhOTsasWbPaO2UiItJTR48exYgRI8TXd56Rmzp1KtatW4cTJ05g8+bNKCsrg6OjI0aMGIGvv/5a68Lh6tWrYWxsjIkTJ6KyshKjRo1CQkICjIyMxJikpCTMmzdPnLUzODi40bX9iIjI8LHYq8ePP/4If39/TJgwAenp6ejevTtmz56NsLAwALevyqpUKq1psKVSKYYPH46MjAwWe0REJPL19YUgCA0e37lz5z3PYWZmhri4OMTFxTUYY2Njg8TExBblSEREhonP7NXjzz//xLp16+Dq6oqdO3fitddew7x587B582YAEKexvvuh939Og303rmVERERERETtiXf26lFbW4shQ4YgOjoaADBo0CCcOnUK69atw8svvyzG3T2ddWNTXMfExGDp0qVtlzQREREREdE/8M5ePRwdHdGvXz+tfX379kVBQQGA21NcA6hzF++f02DfLTIyEmq1WtwKCwvbIHMiIiIiIqLbWOzVY9iwYcjLy9Pa98cff8DZ2RkA4OLiArlcrjUNdlVVFdLT0xuc4pprGRERERERUXviMM56vPnmmxg6dCiio6MxceJEHDlyBF988QW++OILALeHb4aHhyM6Ohqurq5wdXVFdHQ0LCwsEBISouPsiYiIiIiIWOzV67HHHkNqaioiIyPx/vvvw8XFBWvWrMHkyZPFmIULF6KyshKzZ89GaWkpvLy8sGvXLq6xR0REREREeoHFXgOCgoIQFBTU4HGJRIKoqChERUW1X1JERERERERNxGf2iIiIiIiIDBCLPSIiIiIiIgPEYo+IiIiIiMgAsdgjIiIiIiIyQCz2iIiIiIiIDBCLPSIiIiIiIgPEYo+IiIiIiMgAsdgjIiIiIiIyQCz2iIiIiIiIDBCLPSIiIiIiIgPEYo+IiIiIiMgAsdgjIiIiIiIyQCz2iIiIiIiIDBCLPSIiojZ04MABjB07FgqFAhKJBFu3bhWPVVdX46233oKHhwcsLS2hUCjw8ssv46+//tI6h6+vLyQSidY2adIkrZjS0lKEhoZCJpNBJpMhNDQUZWVl7dBCIiLSVyz2iIiI2tD169cxcOBArF27ts6xGzdu4NixY1iyZAmOHTuG77//Hn/88QeCg4PrxIaFhaGoqEjc1q9fr3U8JCQEOTk5UCqVUCqVyMnJQWhoaJu1i4iI9J+xrhMgIiIyZIGBgQgMDKz3mEwmQ1pamta+uLg4PP744ygoKEDPnj3F/RYWFpDL5fWeJzc3F0qlEpmZmfDy8gIAbNiwAT4+PsjLy4Obm1srtYaIiDoS3tkjIiLSI2q1GhKJBF26dNHan5SUBDs7O/Tv3x8LFizAtWvXxGOHDh2CTCYTCz0A8Pb2hkwmQ0ZGRoOfpdFoUF5errUREZHh4J09IiIiPXHz5k0sWrQIISEhsLa2FvdPnjwZLi4ukMvlOHnyJCIjI/Hrr7+KdwVVKhXs7e3rnM/e3h4qlarBz4uJicHSpUtbvyFERKQXWOwRERHpgerqakyaNAm1tbX47LPPtI6FhYWJ/+3u7g5XV1cMGTIEx44dw+DBgwEAEomkzjkFQah3/x2RkZGYP3+++Lq8vBxOTk732xQiItITHMZZj6ioqDqznv3zOQlBEBAVFQWFQgFzc3P4+vri1KlTOsyYiIg6surqakycOBH5+flIS0vTuqtXn8GDB8PExARnzpwBAMjlcly+fLlO3JUrV+Dg4NDgeaRSKaytrbU2IiIyHCz2GtC/f3+tWc9OnDghHouNjcWqVauwdu1aZGVlQS6XY8yYMVrPTxARETXFnULvzJkz2L17N2xtbe/5nlOnTqG6uhqOjo4AAB8fH6jVahw5ckSMOXz4MNRqNYYOHdpmuRMRkX7jMM4GGBsb1zvrmSAIWLNmDRYvXozx48cDADZt2gQHBwckJydj1qxZ7Z0qERHpsYqKCpw9e1Z8nZ+fj5ycHNjY2EChUOCFF17AsWPHsG3bNtTU1IjP2NnY2MDU1BTnzp1DUlISnn76adjZ2eH06dOIiIjAoEGDMGzYMABA3759ERAQgLCwMHFJhpkzZyIoKIgzcRIRPcB4Z68BZ86cgUKhgIuLCyZNmoQ///wTwO1OWqVSwc/PT4yVSqUYPnx4ozOeERHRg+no0aMYNGgQBg0aBACYP38+Bg0ahHfffRcXL17Ejz/+iIsXL+LRRx+Fo6OjuN3pU0xNTbFnzx74+/vDzc0N8+bNg5+fH3bv3g0jIyPxc5KSkuDh4QE/Pz/4+flhwIAB2LJli07aTERE+oF39urh5eWFzZs3o3fv3rh8+TI++OADDB06FKdOnRKvuN79DISDgwMuXLjQ4Dk1Gg00Go34mtNbExE9GHx9fSEIQoPHGzsGAE5OTkhPT7/n59jY2CAxMbHZ+RERkeFisVePfy5+6+HhAR8fHzz88MPYtGkTvL29AdSd9exeM55xemsiIiIiImpPHMbZBJaWlvDw8MCZM2fE5/juXreouLi40RnPIiMjoVarxa2wsLBNcyYiIiIiogcbi70m0Gg0yM3NhaOjo7io7Z2FbAGgqqoK6enpjc54xumtiYiIiIioPXEYZz0WLFiAsWPHomfPniguLsYHH3yA8vJyTJ06FRKJBOHh4YiOjoarqytcXV0RHR0NCwsLhISE6Dp1IiIiIiIiACz26nXx4kW89NJLKCkpQbdu3eDt7Y3MzEw4OzsDABYuXIjKykrMnj0bpaWl8PLywq5du2BlZaXjzImIiIiIiG5jsVePlJSURo9LJBJERUUhKiqqfRIiIiIiIiJqJj6zR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REREREZIBY7BERERERERkgFntERERt6MCBAxg7diwUCgUkEgm2bt2qdVwQBERFRUGhUMDc3By+vr44deqUVoxGo8HcuXNhZ2cHS0tLBAcH4+LFi1oxpaWlCA0NhUwmg0wmQ2hoKMrKytq4dUREpM9Y7BEREbWh69evY+DAgVi7dm29x2NjY7Fq1SqsXbsWWVlZkMvlGDNmDK5duybGhIeHIzU1FSkpKTh48CAqKioQFBSEmpoaMSYkJAQ5OTlQKpVQKpXIyclBaGhom7ePiIj0l7GuEyAiIjJkgYGBCAwMrPeYIAhYs2YNFi9ejPHjxwMANm3aBAcHByQnJ2PWrFlQq9XYuHEjtmzZgtGjRwMAEhMT4eTkhN27d8Pf3x+5ublQKpXIzMyEl5cXAGDDhg3w8fFBXl4e3Nzc2qexRESkV3hnj4iISEfy8/OhUqng5+cn7pNKpRg+fDgyMjIAANnZ2aiurtaKUSgUcHd3F2MOHToEmUwmFnoA4O3tDZlMJsYQEdGDh3f2iIiIdESlUgEAHBwctPY7ODjgwoULYoypqSm6du1aJ+bO+1UqFezt7euc397eXoypj0ajgUajEV+Xl5e3rCFERKSXeGfvHmJiYiCRSBAeHi7ua8rD9ERERE0lkUi0XguCUGff3e6OqS/+XueJiYkRJ3SRyWRwcnJqZuZERKTPWOw1IisrC1988QUGDBigtb8pD9MTERHdi1wuB4A6d9+Ki4vFu31yuRxVVVUoLS1tNOby5ct1zn/lypU6dw3/KTIyEmq1WtwKCwvvqz1ERKRfWOw1oKKiApMnT8aGDRu0hs7c/TC9u7s7Nm3ahBs3biA5OVmHGRMRUUfj4uICuVyOtLQ0cV9VVRXS09MxdOhQAICnpydMTEy0YoqKinDy5EkxxsfHB2q1GkeOHBFjDh8+DLVaLcbURyqVwtraWmsjIiLDwWKvAXPmzMEzzzwjznx2R1MepiciIrqjoqICOTk5yMnJAXC7H8nJyUFBQYH4mEB0dDRSU1Nx8uRJTJs2DRYWFggJCQEAyGQyTJ8+HREREdizZw+OHz+OKVOmwMPDQ+yj+vbti4CAAISFhSEzMxOZmZkICwtDUFAQZ+IkInqAcYKWeqSkpODYsWPIysqqc6wpD9PXhw/BExE9mI4ePYoRI0aIr+fPnw8AmDp1KhISErBw4UJUVlZi9uzZKC0thZeXF3bt2gUrKyvxPatXr4axsTEmTpyIyspKjBo1CgkJCTAyMhJjkpKSMG/ePPFiZHBwcINr+xER0YOBxd5dCgsL8cYbb2DXrl0wMzNrMK65D9PHxMRg6dKlrZYnERF1DL6+vhAEocHjEokEUVFRiIqKajDGzMwMcXFxiIuLazDGxsYGiYmJ95MqEREZGA7jvEt2djaKi4vh6ekJY2NjGBsbIz09HZ988gmMjY3FO3qNPUxfHz4ET0RERERE7Yl39u4yatQonDhxQmvfK6+8gj59+uCtt97CQw89JD5MP2jQIAD/e5h+xYoVDZ5XKpVCKpW2ae5ERERERER3sNi7i5WVFdzd3bX2WVpawtbWVtx/52F6V1dXuLq6Ijo6WutheiIiIiIiIl1jsdcCTXmYnoiIiIiISJdY7DXB/v37tV435WF6IiIiIiIiXeIELURERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERER6VivXr0gkUjqbHPmzAEATJs2rc4xb29vrXNoNBrMnTsXdnZ2sLS0RHBwMC5evKiL5hARkZ5gsUdERKRjWVlZKCoqEre0tDQAwIQJE8SYgIAArZiffvpJ6xzh4eFITU1FSkoKDh48iIqKCgQFBaGmpqZd20JERPrDWNcJEBERPei6deum9Xr58uV4+OGHMXz4cHGfVCqFXC6v9/1qtRobN27Eli1bMHr0aABAYmIinJycsHv3bvj7+7dd8kREpLd4Z4+IiEiPVFVVITExEa+++iokEom4f//+/bC3t0fv3r0RFhaG4uJi8Vh2djaqq6vh5+cn7lMoFHB3d0dGRka75k9ERPqDxV491q1bhwEDBsDa2hrW1tbw8fHBjh07xOOCICAqKgoKhQLm5ubw9fXFqVOndJgxEREZiq1bt6KsrAzTpk0T9wUGBiIpKQl79+7FypUrkZWVhZEjR0Kj0QAAVCoVTE1N0bVrV61zOTg4QKVSNfhZGo0G5eXlWhsRERkOFnv16NGjB5YvX46jR4/i6NGjGDlyJJ599lmxoIuNjcWqVauwdu1aZGVlQS6XY8yYMbh27ZqOMycioo5u48aNCAwMhEKhEPe9+OKLeOaZZ+Du7o6xY8dix44d+OOPP7B9+/ZGzyUIgtbdwbvFxMRAJpOJm5OTU6u1g4iIdI/FXj3Gjh2Lp59+Gr1790bv3r2xbNkydO7cGZmZmRAEAWvWrMHixYsxfvx4uLu7Y9OmTbhx4waSk5N1nToREXVgFy5cwO7duzFjxoxG4xwdHeHs7IwzZ84AAORyOaqqqlBaWqoVV1xcDAcHhwbPExkZCbVaLW6FhYX33wgiItIbLPbuoaamBikpKbh+/Tp8fHyQn58PlUql9VyEVCrF8OHD+VwEERHdl/j4eNjb2+OZZ55pNO7q1asoLCyEo6MjAMDT0xMmJibiLJ4AUFRUhJMnT2Lo0KENnkcqlYqPLNzZiIjIcHA2zgacOHECPj4+uHnzJjp37ozU1FT069dPLOjuvlLq4OCACxcuNHg+jUYjPlsBgM9FEBGRltraWsTHx2Pq1KkwNv5f91xRUYGoqCg8//zzcHR0xPnz5/H222/Dzs4O48aNAwDIZDJMnz4dERERsLW1hY2NDRYsWAAPDw9xdk4iInrwsNhrgJubG3JyclBWVobvvvsOU6dORXp6unj87mcgmvJcxNKlS9ssXyIi6th2796NgoICvPrqq1r7jYyMcOLECWzevBllZWVwdHTEiBEj8PXXX8PKykqMW716NYyNjTFx4kRUVlZi1KhRSEhIgJGRUXs3hYiI9ASLvQaYmprikUceAQAMGTIEWVlZ+Pjjj/HWW28BuD3z2Z3hM0DTnouYP3+++Lq8vJwPwhMRkcjPzw+CINTZb25ujp07d97z/WZmZoiLi0NcXFxbpEdERB0Qn9lrIkEQoNFo4OLiArlcrvVcRFVVFdLT0/lcBBERERER6Q3e2avH22+/jcDAQDg5OeHatWtISUnB/v37oVQqIZFIEB4ejujoaLi6usLV1RXR0dGwsLBASEiIrlMnIiIiIiICwGKvXpcvX0ZoaCiKioogk8kwYMAAKJVKjBkzBgCwcOFCVFZWYvbs2SgtLYWXlxd27dql9ewEERERERGRLrHYq8fGjRsbPS6RSBAVFYWoqKj2SYiIiIiIiKiZ+MweERERERGRAWKxR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REREREZIBY7BERERERERkgFntEREREREQGiMUeERERERGRAWKxR0REpENRUVGQSCRam1wuF48LgoCoqCgoFAqYm5vD19cXp06d0jqHRqPB3LlzYWdnB0tLSwQHB+PixYvt3RQiItIzLPaIiIh0rH///igqKhK3EydOiMdiY2OxatUqrF27FllZWZDL5RgzZgyuXbsmxoSHhyM1NRUpKSk4ePAgKioqEBQUhJqaGl00h4iI9ASLvXrExMTgscceg5WVFezt7fHcc88hLy9PK6YpV1qJiIiawtjYGHK5XNy6desG4HZfs2bNGixevBjjx4+Hu7s7Nm3ahBs3biA5ORkAoFarsXHjRqxcuRKjR4/GoEGDkJiYiBMnTmD37t26bBYREekYi716pKenY86cOcjMzERaWhpu3boFPz8/XL9+XYxpypVWIiKipjhz5gwUCgVcXFwwadIk/PnnnwCA/Px8qFQq+Pn5ibFSqRTDhw9HRkYGACA7OxvV1dVaMQqFAu7u7mJMQzQaDcrLy7U2IiIyHCz26qFUKjFt2jT0798fAwcORHx8PAoKCpCdnQ2gaVdaiYiImsLLywubN2/Gzp07sWHDBqhUKgwdOhRXr16FSqUCADg4OGi9x8HBQTymUqlgamqKrl27NhjTkJiYGMhkMnFzcnJqxZYREZGusdhrArVaDQCwsbEB0LQrrURERE0RGBiI559/Hh4eHhg9ejS2b98OANi0aZMYI5FItN4jCEKdfXdrSkxkZCTUarW4FRYWtrAVRESkj1js3YMgCJg/fz6eeOIJuLu7A0CTrrTejUNliIioKSwtLeHh4YEzZ86Is3Le3bcUFxeLfZBcLkdVVRVKS0sbjGmIVCqFtbW11kZERIaDxd49vP766/jtt9/w1Vdf1TnWnCutHCpDRERNodFokJubC0dHR7i4uEAulyMtLU08XlVVhfT0dAwdOhQA4OnpCRMTE62YoqIinDx5UowhIqIHE4u9RsydOxc//vgj9u3bhx49eoj7m3Kl9W4cKkNERPVZsGAB0tPTkZ+fj8OHD+OFF15AeXk5pk6dColEgvDwcERHRyM1NRUnT57EtGnTYGFhgZCQEACATCbD9OnTERERgT179uD48eOYMmWKOCyUiIgeXMa6TkAfCYKAuXPnIjU1Ffv374eLi4vW8X9eaR00aBCA/11pXbFiRb3nlEqlkEqlbZ47ERF1LBcvXsRLL72EkpISdOvWDd7e3sjMzISzszMAYOHChaisrMTs2bNRWloKLy8v7Nq1C1ZWVuI5Vq9eDWNjY0ycOBGVlZUYNWoUEhISYGRkpKtmERGRHmCxV485c+YgOTkZP/zwA6ysrMQ7eDKZDObm5lpXWl1dXeHq6oro6GitK61ERERNkZKS0uhxiUSCqKgoREVFNRhjZmaGuLg4xMXFtXJ2RETUkbHYq8e6desAAL6+vlr74+PjMW3aNABNu9JKRERERLqTm5tb7347Ozv07NmznbMhan8s9uohCMI9Y5pypZWIiIiI7l9BQQFKSkrq7G+omDOysIaRqRmmTJlS73Ezcwvk/Z7Lgo8MHos9IiIiItJbBQUFcOvTFzcrb9R73MjUDEYW2suGGFvbQz79M9TcqLvUVfXVQlzdthIlJSUs9sjgsdgjIiIiIr1VUlKCm5U3YBsUARPbuktXGVlYw9javs5+Y2v7evcTPUhY7BERERGR3jOxdYJU/oiu0yDqULjOHhERERERkQFisUdERERERGSAWOwREREREREZIBZ7REREREREBojFHhERERERkQFisUdERERERGSAuPQCERERET1wcnNz6+yzs7PjQutkUFjsEREREZFeKCgoQElJida++oqy+2FkYQ0jUzNMmTKlzjEzcwvk/Z7Lgo8MBos9IiIiItK5goICuPXpi5uVN+ocMzI1g5GFdat8jrG1PeTTP0PNjXKt/dVXC3F120qUlJSw2CODwWKPiIiIiHSupKQENytvwDYoAia2TlrHjCysYWxt32qfZWxt36rnI9JXLPaIiIiISG+Y2DpBKn9E12kQGQTOxklERERERGSAWOwREREREREZIBZ7REREREREBojFHhERERERkQFisUdERKRDMTExeOyxx2BlZQV7e3s899xzyMvL04qZNm0aJBKJ1ubt7a0Vo9FoMHfuXNjZ2cHS0hLBwcG4ePFiezaFiIj0DIu9ehw4cABjx46FQqGARCLB1q1btY4LgoCoqCgoFAqYm5vD19cXp06d0k2yRETUoaWnp2POnDnIzMxEWloabt26BT8/P1y/fl0rLiAgAEVFReL2008/aR0PDw9HamoqUlJScPDgQVRUVCAoKAg1NTXt2RwiItIjXHqhHtevX8fAgQPxyiuv4Pnnn69zPDY2FqtWrUJCQgJ69+6NDz74AGPGjEFeXh6srKx0kDEREXVUSqVS63V8fDzs7e2RnZ2Np556StwvlUohl8vrPYdarcbGjRuxZcsWjB49GgCQmJgIJycn7N69G/7+/m3XACIi0lu8s1ePwMBAfPDBBxg/fnydY4IgYM2aNVi8eDHGjx8Pd3d3bNq0CTdu3EBycrIOsiUiIkOiVqsBADY2Nlr79+/fD3t7e/Tu3RthYWEoLi4Wj2VnZ6O6uhp+fn7iPoVCAXd3d2RkZDT4WRqNBuXl5VobEREZDhZ7zZSfnw+VSqXVoUqlUgwfPrzRDpWIiOheBEHA/Pnz8cQTT8Dd3V3cHxgYiKSkJOzduxcrV65EVlYWRo4cCY1GAwBQqVQwNTVF165dtc7n4OAAlUrV4OfFxMRAJpOJm5OTU9s0jIiIdILDOJvpTqfp4OCgtd/BwQEXLlxo8H0ajUbslAHw6ikREdXx+uuv47fffsPBgwe19r/44ovif7u7u2PIkCFwdnbG9u3b6x2FcocgCJBIJA0ej4yMxPz588XX5eXlLPiIiAwI7+y10N2d5706VF49JSKixsydOxc//vgj9u3bhx49ejQa6+joCGdnZ5w5cwYAIJfLUVVVhdLSUq244uLiOhcn/0kqlcLa2lprIyIiw8Fir5nuPBx/97CYe3WokZGRUKvV4lZYWNimeRIRUccgCAJef/11fP/999i7dy9cXFzu+Z6rV6+isLAQjo6OAABPT0+YmJggLS1NjCkqKsLJkycxdOjQNsudiIj0G4u9ZnJxcYFcLtfqUKuqqpCent5oh8qrp0REVJ85c+YgMTERycnJsLKygkqlgkqlQmVlJQCgoqICCxYswKFDh3D+/Hns378fY8eOhZ2dHcaNGwcAkMlkmD59OiIiIrBnzx4cP34cU6ZMgYeHhzg7JxERPXj4zF49KioqcPbsWfF1fn4+cnJyYGNjg549eyI8PBzR0dFwdXWFq6sroqOjYWFhgZCQEB1mTUREHdG6desAAL6+vlr74+PjMW3aNBgZGeHEiRPYvHkzysrK4OjoiBEjRuDrr7/WWu5n9erVMDY2xsSJE1FZWYlRo0YhISEBRkZG7dkcIiLSIyz26nH06FGMGDFCfH3n4fWpU6ciISEBCxcuRGVlJWbPno3S0lJ4eXlh165dXGOPiIiaTRCERo+bm5tj586d9zyPmZkZ4uLiEBcX11qpERFRB8dirx6+vr6Ndr4SiQRRUVGIiopqv6SIHiAFBQUoKSmp95idnR169uzZKu8hIiIiMmQs9ohIrxQUFMCtT1/crLxR73Ezcwvk/Z6rVby15D1EREREho7FHhHplZKSEtysvAHboAiY2GovUVJ9tRBXt61ESUmJVuHWkvcQERERGToWe0Skl0xsnSCVP9Lm7yEiIiIyVFx6gYiIiIiIyADxzh6RnmloohFOMvI/ubm5jb5uDfweiIiIqKNjsUekRxqbaISTjABGFtYwMjXDlClT6h4zNYORhXWrfA6/ByIiIjIELPaI9EhDE41wkpHbjK3tIZ/+GWpulNc5ZmRhDWNr+1b5HH4PREREZAhY7BHpoYYmGmnucEVDHHJobG3fakVdQ0M17/w5c8IXIiIi6shY7BF1AI0NX2wMhxw27F5r87XmsFAiIiIiXWCxR9QBNDZ8sSEccti4xtbmA1p3WCgRERGRLrDYI2pDrTmjY2sOX6T/4VBNIiIiMlQs9ojaCGd0JCIiIiJdYrFH1EY4oyMREVFd95ocS9caysMQJz0jw8dijx44DXUyQMt+yDmjY8fQHguxExFR4/R5cqx7TYbGUTnUEbHYowfKvTqZ5v6Q63OnRbe110LsRER0b/o8OVZjk6FxVA51VCz26IHSWCfTkh9yfe606Lb2WoidiIiaTl9HvXAyNDI0LPbIYNU3vPJ+hla29vnqG0bIoYVtg503ERERPYhY7JFBamx4ZUuG7rXm+e71TACHFhIRERFRa2CxRwapseGVLRm615rnu9cC6RxaSEREREStgcXeffjss8/w4YcfoqioCP3798eaNWvw5JNP6jot+ofWHl7ZWs8YcFihYWpspteGNDQDbGvPGksPDvZNRER0B4u9Fvr6668RHh6Ozz77DMOGDcP69esRGBiI06dP8x9hHRSHV9L9uNfMrA2pbwbY1p41lh4c7JuIiOifWOy10KpVqzB9+nTMmDEDALBmzRrs3LkT69atQ0xMjI6zo5bg8Eq6H/eambU+Dc0A29qzxtKDg30TERH9E4u9FqiqqkJ2djYWLVqktd/Pzw8ZGRn1vkej0UCj0Yiv1Wo1AKC8vP7CoilycnLw66+/tvj9hiwvLw8AoLmUi9qqm61yztqqm6guK26Vc7WH6iv5AIAvv/wSv/zyy32fr6E/0/b6HH3QWFvv5F17s6LJedferKj3fI2dq6H3PGgGDhyIRx99tEXvvfO7KwhCK2ake+ybqCPQ59/4xrR2X0eGSS/7JoGa7dKlSwIA4ZdfftHav2zZMqF37971vue9994TAHDjxo0bNz3ZCgsL26PLaDfsm7hx48at42+t3Tfxzt59kEgkWq8FQaiz747IyEjMnz9ffF1bW4u///4btra2Db6nMeXl5XByckJhYSGsrQ3jOTJDbBNgmO0yxDYBhtkutqkuQRBw7do1KBSKNshO99g3tS62qeMwxHYZYpsAw2yXvvZNLPZawM7ODkZGRlCpVFr7i4uL4eDgUO97pFIppFKp1r4uXbrcdy7W1tYG8z/JHYbYJsAw22WIbQIMs11skzaZTNbK2ege+6a2xTZ1HIbYLkNsE2CY7dK3vqlTq5/xAWBqagpPT0+kpaVp7U9LS8PQoUN1lBURET3I2DcREdHdeGevhebPn4/Q0FAMGTIEPj4++OKLL1BQUIDXXntN16kREdEDin0TERH9E4u9FnrxxRdx9epVvP/++ygqKoK7uzt++uknODs7t8vnS6VSvPfee3WG33RkhtgmwDDbZYhtAgyzXWzTg4V9U+tjmzoOQ2yXIbYJMMx26WubJIJgYHNPExEREREREZ/ZIyIiIiIiMkQs9oiIiIiIiAwQiz0iIiIiIiIDxGKPiIiIiIjIALHY60CWLVuGoUOHwsLCosmL3k6bNg0SiURr8/b2bttEm6ElbRIEAVFRUVAoFDA3N4evry9OnTrVtok2Q2lpKUJDQyGTySCTyRAaGoqysrJG36OP39Nnn30GFxcXmJmZwdPTEz///HOj8enp6fD09ISZmRkeeughfP755+2UadM1p0379++v851IJBL8/vvv7Zhx4w4cOICxY8dCoVBAIpFg69at93xPR/iemtuujvBdGSpD7JcA9k136ON3xb5J/3/vDLFv6sj9Eou9DqSqqgoTJkzA//3f/zXrfQEBASgqKhK3n376qY0ybL6WtCk2NharVq3C2rVrkZWVBblcjjFjxuDatWttmGnThYSEICcnB0qlEkqlEjk5OQgNDb3n+/Tpe/r6668RHh6OxYsX4/jx43jyyScRGBiIgoKCeuPz8/Px9NNP48knn8Tx48fx9ttvY968efjuu+/aOfOGNbdNd+Tl5Wl9L66uru2U8b1dv34dAwcOxNq1a5sU3xG+J6D57bpDn78rQ2WI/RLAvumf9Om7Yt/0P/r8e2eIfVOH7pcE6nDi4+MFmUzWpNipU6cKzz77bJvm0xqa2qba2lpBLpcLy5cvF/fdvHlTkMlkwueff96GGTbN6dOnBQBCZmamuO/QoUMCAOH3339v8H369j09/vjjwmuvvaa1r0+fPsKiRYvqjV+4cKHQp08frX2zZs0SvL292yzH5mpum/bt2ycAEEpLS9shu/sHQEhNTW00piN8T3drSrs62ndliAyxXxIE9k369l2xb+p4v3eG2Dd1tH6Jd/YeAPv374e9vT169+6NsLAwFBcX6zqlFsvPz4dKpYKfn5+4TyqVYvjw4cjIyNBhZrcdOnQIMpkMXl5e4j5vb2/IZLJ75qcv31NVVRWys7O1/owBwM/Pr8E2HDp0qE68v78/jh49iurq6jbLtala0qY7Bg0aBEdHR4waNQr79u1ryzTbnL5/T/fLkL4rQ6cvv3ethX1T22PfpM2Qfu/0/Xu6H/rwPbHYM3CBgYFISkrC3r17sXLlSmRlZWHkyJHQaDS6Tq1FVCoVAMDBwUFrv4ODg3hMl1QqFezt7evst7e3bzQ/ffqeSkpKUFNT06w/Y5VKVW/8rVu3UFJS0ma5NlVL2uTo6IgvvvgC3333Hb7//nu4ublh1KhROHDgQHuk3Cb0/XtqKUP8rgyZPv3etRb2TW2PfdNthvh7p+/fU0vo0/dk3O6fSFqioqKwdOnSRmOysrIwZMiQFp3/xRdfFP/b3d0dQ4YMgbOzM7Zv347x48e36Jz30tZtAgCJRKL1WhCEOvtaU1PbVF9uwL3z08X3dC/N/TOuL76+/brUnDa5ubnBzc1NfO3j44PCwkJ89NFHeOqpp9o0z7bUEb6n5jLU70pXDLFfAtg3sW/6X3x9+3WJfVPH+J6aQ5++JxZ7Ovb6669j0qRJjcb06tWr1T7P0dERzs7OOHPmTKud825t2Sa5XA7g9lUgR0dHcX9xcXGdq0Ktqalt+u2333D58uU6x65cudKs/Nrje2qInZ0djIyM6lxVbOzPWC6X1xtvbGwMW1vbNsu1qVrSpvp4e3sjMTGxtdNrN/r+PbWmjv5d6ZIh9ksA+yb2Tf+L15ffPPZNt+n799RadPU9sdjTMTs7O9jZ2bXb5129ehWFhYVanVFra8s2ubi4QC6XIy0tDYMGDQJwe8x7eno6VqxY0SafCTS9TT4+PlCr1Thy5Agef/xxAMDhw4ehVqsxdOjQJn9ee3xPDTE1NYWnpyfS0tIwbtw4cX9aWhqeffbZet/j4+OD//73v1r7du3ahSFDhsDExKRN822KlrSpPsePH9fJd9Ja9P17ak0d/bvSJUPslwD2TeybbtOn3zz2Tbfp+/fUWnT2PelmXhhqiQsXLgjHjx8Xli5dKnTu3Fk4fvy4cPz4ceHatWtijJubm/D9998LgiAI165dEyIiIoSMjAwhPz9f2Ldvn+Dj4yN0795dKC8v11UztDS3TYIgCMuXLxdkMpnw/fffCydOnBBeeuklwdHRUW/aFBAQIAwYMEA4dOiQcOjQIcHDw0MICgrSitH37yklJUUwMTERNm7cKJw+fVoIDw8XLC0thfPnzwuCIAiLFi0SQkNDxfg///xTsLCwEN58803h9OnTwsaNGwUTExPh22+/1Un+9Wlum1avXi2kpqYKf/zxh3Dy5Elh0aJFAgDhu+++01UT6rh27Zr4/wwAYdWqVcLx48eFCxcuCILQMb8nQWh+uzrCd2WoDLFfEgT2TYKgn98V+6aO8XtniH1TR+6XWOx1IFOnThUA1Nn27dsnxgAQ4uPjBUEQhBs3bgh+fn5Ct27dBBMTE6Fnz57C1KlThYKCAt00oB7NbZMg3J7i+r333hPkcrkglUqFp556Sjhx4kT7J9+Aq1evCpMnTxasrKwEKysrYfLkyXWm3u0I39Onn34qODs7C6ampsLgwYOF9PR08djUqVOF4cOHa8Xv379fGDRokGBqair06tVLWLduXTtnfG/NadOKFSuEhx9+WDAzMxO6du0qPPHEE8L27dt1kHXD7kztfPc2depUQRA67vfU3HZ1hO/KUBlivyQI7JsEQX+/K/ZN+v97Z4h9U0fulySC8P8/AUlEREREREQGg0svEBERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBYrFHRERERERkgFjsERERERERGSAWe0RERERERAaIxR4REREREZEBMtZ1Ag+q2tpa/PXXX7CysoJEItF1OkREDwxBEHDt2jUoFAp06sRrnv/EvomISDfaqm9isacjf/31F5ycnHSdBhHRA6uwsBA9evTQdRp6hX0TEZFutXbfxGJPR6ysrADc/kKtra11nA0R0YOjvLwcTk5O4u8w/Q/7JiIi3WirvonFno7cGR5jbW3NDpWISAc4TLEu9k1ERLrV2n2TQT2ssG7dOgwYMEDspHx8fLBjxw7x+LRp0yCRSLQ2b29vrXNoNBrMnTsXdnZ2sLS0RHBwMC5evKgVU1paitDQUMhkMshkMoSGhqKsrKw9mkhERERERNQkBlXs9ejRA8uXL8fRo0dx9OhRjBw5Es8++yxOnTolxgQEBKCoqEjcfvrpJ61zhIeHIzU1FSkpKTh48CAqKioQFBSEmpoaMSYkJAQ5OTlQKpVQKpXIyclBaGhou7WTiIiIiIjoXgxqGOfYsWO1Xi9btgzr1q1DZmYm+vfvDwCQSqWQy+X1vl+tVmPjxo3YsmULRo8eDQBITEyEk5MTdu/eDX9/f+Tm5kKpVCIzMxNeXl4AgA0bNsDHxwd5eXlwc3NrwxYSERERERE1jUEVe/9UU1ODb775BtevX4ePj4+4f//+/bC3t0eXLl0wfPhwLFu2DPb29gCA7OxsVFdXw8/PT4xXKBRwd3dHRkYG/P39cejQIchkMrHQAwBvb2/IZDJkZGSw2CNqBYIg4NatW1p31Imaw8TEBEZGRrpOg4g6kJqaGlRXV+s6DTJQRkZGMDY2bvfnxQ2u2Dtx4gR8fHxw8+ZNdO7cGampqejXrx8AIDAwEBMmTICzszPy8/OxZMkSjBw5EtnZ2ZBKpVCpVDA1NUXXrl21zung4ACVSgUAUKlUYnH4T/b29mJMfTQaDTQajfi6vLy8NZpLZHCqqqpQVFSEGzdu6DoV6sAkEgl69OiBzp076zoVIuoAKioqcPHiRQiCoOtUyIBZWFjA0dERpqam7faZBlfsubm5IScnB2VlZfjuu+8wdepUpKeno1+/fnjxxRfFOHd3dwwZMgTOzs7Yvn07xo8f3+A5BUHQqsLrq8jvjrlbTEwMli5d2sJWET0YamtrkZ+fDyMjIygUCpiamnLGRGo2QRBw5coVXLx4Ea6urrzDR0SNqqmpwcWLF2FhYYFu3bqx36FWJwgCqqqqcOXKFeTn58PV1bVVF05vjMEVe6ampnjkkUcAAEOGDEFWVhY+/vhjrF+/vk6so6MjnJ2dcebMGQCAXC5HVVUVSktLte7uFRcXY+jQoWLM5cuX65zrypUrcHBwaDCvyMhIzJ8/X3x9Zy0NIvqfqqoq1NbWwsnJCRYWFrpOhzqwbt264fz586iurmaxR0SNqq6uhiAI6NatG8zNzXWdDhkoc3NzmJiY4MKFC6iqqoKZmVm7fK7BFXt3EwRBa/jkP129ehWFhYVwdHQEAHh6esLExARpaWmYOHEiAKCoqAgnT55EbGwsAMDHxwdqtRpHjhzB448/DgA4fPgw1Gq1WBDWRyqVQiqVtmbTiNpdQUEBSkpK6uy3s7NDz549W+1z2utqFxkuXpknenC0Vt/E3w1qa7r4941BFXtvv/02AgMD4eTkhGvXriElJQX79++HUqlERUUFoqKi8Pzzz8PR0RHnz5/H22+/DTs7O4wbNw4AIJPJMH36dERERMDW1hY2NjZYsGABPDw8xNk5+/bti4CAAISFhYl3C2fOnImgoCBOzkIGraCgAG59+uJmZd1n6czMLZD3e26rFnxERET3wr6JqHEGVexdvnwZoaGhKCoqgkwmw4ABA6BUKjFmzBhUVlbixIkT2Lx5M8rKyuDo6IgRI0bg66+/hpWVlXiO1atXw9jYGBMnTkRlZSVGjRqFhIQErWFASUlJmDdvnjhrZ3BwMNauXdvu7SVqTyUlJbhZeQO2QREwsf3fEOTqq4W4um0lSkpK2KESEVG7Yt9E1DiDKvY2btzY4DFzc3Ps3LnznucwMzNDXFwc4uLiGoyxsbFBYmJii3Ik6uhMbJ0glT/S7p/b0DCdttLSoakqlQrLli3D9u3bcenSJdjb2+PRRx9FeHg4Ro0a1QaZNk9CQgLCw8NRVlam61SaZcOGDdi8eTNOnjwJ4Paw++joaHE4PRE92Nqib9L3fmfatGnYtGkTAMDY2Bg2NjYYMGAAXnrpJUybNq3DPBIhkUiQmpqK5557TtepNEtBQQHmzJmDvXv3wtzcHCEhIfjoo4/adabNpjCoYo+IDFNjw3TaSkuG/5w/fx7Dhg1Dly5dEBsbiwEDBqC6uho7d+7EnDlz8Pvvv7dhxh1XTU0NJBJJo/8w2b9/P1566SUMHToUZmZmiI2NhZ+fH06dOoXu3bu3Y7ZE9CDoKP1OQEAA4uPjUVNTg8uXL0OpVOKNN97At99+ix9//BHGxvynfktUV1fDxMSkweM1NTV45pln0K1bNxw8eBBXr17F1KlTIQhCozeMdIF/A4hI7zU0TKettHT4z+zZsyGRSHDkyBFYWlqK+/v3749XX30VwO1/QMydOxd79uxBp06dEBAQgLi4OHE236ioKGzduhURERFYsmQJSktLERgYiA0bNsDKygrr16/H+++/j8LCQq3iKDg4GF27dhWv8raUUqnEBx98gJMnT8LIyAg+Pj74+OOP8fDDDwMARo4ciX79+mkNXb969SoUCgV27NiBkSNHoqqqCu+88w6SkpJQVlYGd3d3rFixAr6+vgD+d3cxMTERCxcuxB9//IEzZ87AxcWlwbySkpK0Xm/YsAHffvst9uzZg5dffvm+2kxEdLeO0u9IpVLI5XIAQPfu3TF48GB4e3uLjyHNmDEDarUa//rXv7B161bcvHkTQ4YMwerVqzFw4EAA9+53AODbb7/F0qVLcfbsWVhYWGDQoEH44YcfxL4uPj4esbGxyM/PR69evTBv3jzMnj37vv9crl69itdffx0///wz/v77bzz88MN4++238dJLLwEANm/ejDfffBN//fWX1kSIzz//PCwtLbF582YAwH//+19ERUXh1KlTUCgUmDp1KhYvXiwWwxKJBOvWrcOOHTuwe/duLFiwoNEl03bt2oXTp0+jsLAQCoUCALBy5UpMmzYNy5Ytg7W19X23vbWw2COiDkNXQ0ib4u+//4ZSqcSyZcu0Cr07unTpAkEQ8Nxzz8HS0hLp6em4desWZs+ejRdffBH79+8XY8+dO4etW7di27ZtKC0txcSJE7F8+XIsW7YMEyZMwLx587Bv3z5xWGhpaSl27tyJ//73v/fdjuvXr2P+/Pnw8PDA9evX8e6772LcuHHIyclBp06dMGPGDLz++utYuXKl2LEmJSVBoVBgxIgRAIBXXnkF58+fR0pKChQKBVJTUxEQEIATJ07A1dUVAHDjxg3ExMTgP//5D2xtbWFvb9+sPG/cuIHq6mrY2Njcd5uJiBqiz/1OQ0aOHImBAwfi+++/x/Tp0/HMM8/AxsYGP/30E2QyGdavX49Ro0bhjz/+EH9DG+t3ioqK8NJLLyE2Nhbjxo3DtWvX8PPPP4sL0G/YsAHvvfce1q5di0GDBuH48eMICwuDpaUlpk6del9tuXnzJjw9PfHWW2/B2toa27dvR2hoKB566CF4eXmJfeKPP/6ICRMmALhdqG/btg1KpRIAsHPnTkyZMgWffPIJnnzySZw7dw4zZ84EALz33nviZ7333nuIiYnB6tWr77lkz6FDh+Du7i4WegDg7+8PjUaD7OxssT/UByz2iIhawdmzZyEIAvr06dNgzO7du/Hbb78hPz9fXGdzy5Yt6N+/P7KysvDYY48BuL24fEJCgnhFNTQ0FHv27MGyZctgY2ODgIAAJCcni8XeN998Axsbm1Z5JvD555/Xer1x40bY29vj9OnTcHd3x/PPP4+5c+fihx9+EJeoiY+Px7Rp0yCRSHDu3Dl89dVXuHjxotgJLliwAEqlEvHx8YiOjgZwe4jMZ599Jl5Zbq5Fixahe/fu4kzJRET0P3369MFvv/2Gffv24cSJEyguLhYv0H300UfYunUrvv32W7HoaazfKSoqwq1btzB+/Hg4OzsDADw8PMTP+ve//42VK1di/PjxAAAXFxecPn0a69evv+9ir3v37liwYIH4eu7cuVAqlfjmm2/g5eUlPisXHx8vFntJSUno0aOHOJpk2bJlWLRokZjLQw89hH//+99YuHChVrEXEhIijsK5F5VKVWd97a5du8LU1BQqlep+mtzqWOwREbWCO1c4G1unKTc3F05OTmKhBwD9+vVDly5dkJubKxZ7vXr10pol2NHREcXFxeLryZMnY+bMmfjss88glUqRlJSESZMmtcri4efOncOSJUuQmZmJkpIS1NbWArg9/NTd3R1SqRRTpkzBl19+iYkTJyInJwe//vortm7dCgA4duwYBEFA7969tc6r0Whga2srvjY1NcWAAQNalGNsbCy++uor7N+/v90WpSUi6kgEQYBEIkF2djYqKiq0fn8BoLKyEufOnRNfN9bvDBw4EKNGjYKHhwf8/f3h5+eHF154AV27dsWVK1dQWFiI6dOnIywsTHz/rVu3IJPJ7rsdNTU1WL58Ob7++mtcunQJGo0GGo1GawRNWFgYHnvsMVy6dAndu3fXugAJANnZ2cjKysKyZcu0znvz5k3cuHEDFhYWAIAhQ4Y0K7f6+vs7f+76pGNM00NEpOdcXV0hkUiQm5vbYExDncDd++9+KFwikYhFFwCMHTsWtbW12L59OwoLC/Hzzz9jypQprdCK2+e+evUqNmzYgMOHD+Pw4cMAgKqqKjFmxowZSEtLw8WLF/Hll19i1KhR4tXe2tpaGBkZITs7Gzk5OeKWm5uLjz/+WDyHubl5izrEjz76CNHR0di1a1eLi8XWdODAAYwdOxYKhQISiUQseoHbdy/feusteHh4wNLSEgqFAi+//DL++usvrXNoNBrMnTsXdnZ2sLS0RHBwMC5evKgVU1paitDQUMhkMshkMoSGhtaZUbWgoABjx46FpaUl7OzsMG/ePK3vjYgeHLm5uXBxcUFtbS0cHR21fo9zcnKQl5eHf/3rX2J8Y/2OkZER0tLSsGPHDvTr1w9xcXFwc3NDfn6+GLNhwwat8588eRKZmZn33Y6VK1di9erVWLhwIfbu3YucnBz4+/tr/bYNGjQIAwcOxObNm3Hs2DGcOHEC06ZNE4/X1tZi6dKlWvmdOHECZ86c0bpgWN8jGA2Ry+V17uCVlpaiurq6zh0/XeOdPSKiVmBjYwN/f398+umnmDdvXp1Oo6ysDP369UNBQQEKCwvFu3unT5+GWq1G3759m/xZ5ubmGD9+PJKSknD27Fn07t0bnp6e992Gq1evIjc3F+vXr8eTTz4JADh48GCdOA8PDwwZMgQbNmxAcnKy1sxjgwYNQk1NDYqLi8VztJYPP/wQH3zwAXbu3NnsK7Bt5fr16xg4cCBeeeWVOkNgb9y4gWPHjmHJkiUYOHAgSktLER4ejuDgYBw9elSMCw8Px3//+1+kpKTA1tYWERERCAoKQnZ2tni3NiQkBBcvXhSfQZk5cyZCQ0PF5zQ70sxwRNS29u7dixMnTuDNN99Ejx49oFKpYGxsjF69erX4nBKJBMOGDcOwYcPw7rvvwtnZGampqZg/fz66d++OP//8E5MnT269Rvz/fv75Zzz77LPiBc3a2lqcOXOmTp85Y8YMrF69GpcuXcLo0aO1RtAMHjwYeXl5eOSR1nv20sfHRxzi6ujoCOD2pC1SqbRV+uPWxGKPiKiVfPbZZxg6dCgef/xxvP/++xgwYABu3bqFtLQ0rFu3DqdPn8aAAQMwefJkrFmzRpygZfjw4c0uXiZPnoyxY8fi1KlTzb6rV1NTg5ycHK19pqam6NOnD2xtbfHFF1/A0dERBQUFWLRoUb3nuDNRi4WFBcaNGyfu7927NyZPnoyXX34ZK1euxKBBg1BSUoK9e/fCw8MDTz/9dLNyvSM2NhZLlixBcnIyevXqJV5R7dy5Mzp37tyic7aGwMBABAYG1ntMJpMhLS1Na19cXBwef/xxFBQUoGfPnlCr1di4cSO2bNkiPn+YmJgIJycn7N69G/7+/sjNzYVSqURmZia8vLwA3L6K7uPjg7y8PLi5uXWomeGIqPVoNBqoVCqtpRdiYmIQFBSEl19+GZ06dYKPjw+ee+45rFixAm5ubvjrr7/w008/4bnnnmtS33P48GHs2bMHfn5+sLe3x+HDh3HlyhWx4IqKisK8efNgbW2NwMBAaDQaHD16FKWlpZg/f36T2pGfn1+nX3rkkUfwyCOP4LvvvkNGRga6du2KVatWQaVS1Sn2Jk+ejAULFohrsv7Tu+++i6CgIDg5OWHChAno1KkTfvvtN5w4cQIffPBBk/K7m5+fH/r164fQ0FB8+OGH+Pvvv7FgwQKEhYXp3e8tiz0i6jCqrxbq9ee4uLjg2LFjWLZsGSIiIlBUVIRu3brB09MT69atE4f5zZ07F0899ZTW0gvNNXLkSNjY2CAvLw8hISHNem9FRQUGDRqktc/Z2VmcQXPevHlwd3eHm5sbPvnkE/Eh93966aWXEB4ejpCQkDrPzcXHx+ODDz5AREQELl26BFtbW/j4+LS40ANuF9JVVVV44YUXtPa/9957iIqKavF525tarYZEIkGXLl0A3H6WpLq6Gn5+fmKMQqGAu7s7MjIy4O/vj0OHDkEmk4mFHgB4e3tDJpMhIyMDbm5uLZ4Z7s7zL3eUl5e3couJOjZ973eUSiUcHR1hbGyMrl27YuDAgfjkk08wdepUcXmen376CYsXL8arr76KK1euQC6X46mnnmrycENra2scOHAAa9asQXl5OZydnbFy5UrxQteMGTNgYWGBDz/8EAsXLoSlpSU8PDwQHh7e5HbUVxTu27cPS5YsQX5+Pvz9/WFhYYGZM2fiueeeg1qtrpPj888/j+3bt9dZnN3f3x/btm3D+++/j9jYWJiYmKBPnz6YMWNGk/O7m5GREbZv347Zs2dj2LBhWouq6xuJcGdWAWpX5eXlkMlkUKvVencFgKg+x44dg6enJ+RT12hNQ61RnYVqUziys7MxePDg+/qMmzdvIj8/Hy4uLloFREdZ3PZBUlhYiF69eiErK+u+v/e20NDfJaDtfn8lEglSU1Pr/EPjnzk98cQT6NOnDxITEwEAycnJeOWVV7QKLuD2VWMXFxesX78e0dHRSEhIwB9//KEV07t3b7zyyiuIjIzEzJkzcf78eezatUsrRiqVIiEhQVyT6m5RUVH1riXFvok6itbom+r7vWC/0/GMGTMGffv2xSeffKLrVBqki76Jd/aISO/17NkTeb/noqSkpN0+087Ojh1uPaqrq1FUVIRFixbB29tbLws9fVRdXY1JkyahtrYWn3322T3j7560pykT+7RkZrjIyEitK+rl5eVaz7oQPajY73Qcf//9N3bt2oW9e/di7dq1uk5H77DYI6IOoWfPnuwEm6B///64cOFCvcfWr19/3w/Q//LLLxgxYgR69+6Nb7/99r7O9U+NPXe3Y8eOVp/spT1VV1dj4sSJyM/Px969e7Wu2MrlclRVVaG0tBRdu3YV9xcXF2Po0KFizOXLl+uc98qVK+IwLLlcLs6cekdTZoaTSqXi2ltEpI39zv2Ljo4W11e925NPPokdO3bc92cMHjwYpaWl4jOJreG1114TR2DcbcqUKfj8889b5XPaA4s9IiID8tNPP6G6urreY60xHbSvry/aYvT/3Q/m/1P37t1b/fPay51C78yZM9i3b1+dta48PT1hYmKCtLQ0cZH6oqIinDx5ErGxsQBuz/qmVqtx5MgRPP744wBuT5igVqvFgrAjzQxHRA+O1157Tfxtu5u5uXmrfMb58+db5Tz/9P7772st5v5PHW2IO4s9IiIDcme9u46mNafEbk8VFRU4e/as+PrOjHI2NjZQKBR44YUXcOzYMWzbtg01NTXiLKI2NjYwNTWFTCbD9OnTERERAVtbW9jY2GDBggXw8PAQZ+fs27cvAgICEBYWhvXr1wO4vfRCUFCQeBW7I80MR0QPDhsbG9jY2Og6jWazt7eHvb29rtNoFSz2iIiIWujo0aNaM13eef5t6tSpiIqKwo8//ggAePTRR7Xet2/fPnGW09WrV8PY2BgTJ05EZWUlRo0ahYSEBHGNPQBISkrCvHnzxFk7g4ODtZ5N6UgzwxERUfthsUdEeoeTBNP9aq+/Q/ca1tqUPMzMzBAXF9foEhw2NjYNPj9yR8+ePbFt27Z7fh4R1Y99D7U1Xfwd69Tun0hE1AATExMAwI0b7TfVNRmmqqoqANC6O0ZEVJ87vxN3fjeI2sqdf9/c+fdOe+CdPSLSG0ZGRujSpQuKi4sBABYWFo1OG09Un9raWly5cgUWFhYwNmY3R0SNMzY2hoWFBa5cuQITExNxMXKi1iIIAm7cuIHi4mJ06dKlXS9EshckIr0il8sBQCz4iFqiU6dO6NmzJy8WENE9SSQSODo6Ij8/v8Gla4haQ5cuXcR/57QXFntEpFfudLr29vYNLiFAdC+mpqa8Ok9ETWZqagpXV1cO5aQ2Y2JiopNHC1jsEZFeMjIy4vNWRETUbjp16gQzMzNdp0HUqgzqsue6deswYMAAWFtbw9raGj4+PtixY4d4XBAEREVFQaFQwNzcHL6+vjh16pTWOTQaDebOnQs7OztYWloiODgYFy9e1IopLS1FaGgoZDIZZDIZQkNDUVZW1h5NJCIiIiIiahKDKvZ69OiB5cuX4+jRozh69ChGjhyJZ599VizoYmNjsWrVKqxduxZZWVmQy+UYM2YMrl27Jp4jPDwcqampSElJwcGDB1FRUYGgoCDU1NSIMSEhIcjJyYFSqYRSqUROTg5CQ0Pbvb1EREREREQNMahhnGPHjtV6vWzZMqxbtw6ZmZno168f1qxZg8WLF2P8+PEAgE2bNsHBwQHJycmYNWsW1Go1Nm7ciC1btmD06NEAgMTERDg5OWH37t3w9/dHbm4ulEolMjMz4eXlBQDYsGEDfHx8kJeXBzc3t/ZtNBERERERUT0M6s7eP9XU1CAlJQXXr1+Hj48P8vPzoVKp4OfnJ8ZIpVIMHz4cGRkZAIDs7GxUV1drxSgUCri7u4sxhw4dgkwmEws9APD29oZMJhNj6qPRaFBeXq61ERERERERtRWDK/ZOnDiBzp07QyqV4rXXXkNqair69esHlUoFAHBwcNCKd3BwEI+pVCqYmpqia9eujcbY29vX+Vx7e3sxpj4xMTHiM34ymQxOTk731U4iIiIiIqLGGFyx5+bmhpycHGRmZuL//u//MHXqVJw+fVo8fveaS4Ig3HMdprtj6ou/13kiIyOhVqvFrbCwsKlNIiIiIiIiajaDK/ZMTU3xyCOPYMiQIYiJicHAgQPx8ccfiwsY3n33rbi4WLzbJ5fLUVVVhdLS0kZjLl++XOdzr1y5Uueu4T9JpVJxltA7GxERERERUVsxuGLvboIgQKPRwMXFBXK5HGlpaeKxqqoqpKenY+jQoQAAT09PmJiYaMUUFRXh5MmTYoyPjw/UajWOHDkixhw+fBhqtVqMISIiIiIi0rVmz8apVCrRuXNnPPHEEwCATz/9FBs2bEC/fv3w6aef1nnerT29/fbbCAwMhJOTE65du4aUlBTs378fSqUSEokE4eHhiI6OhqurK1xdXREdHQ0LCwuEhIQAAGQyGaZPn46IiAjY2trCxsYGCxYsgIeHhzg7Z9++fREQEICwsDCsX78eADBz5kwEBQVxJk4iIiIiItIbzb6z969//UucSfLEiROIiIjA008/jT///BPz589v9QSb4/LlywgNDYWbmxtGjRqFw4cPQ6lUYsyYMQCAhQsXIjw8HLNnz8aQIUNw6dIl7Nq1C1ZWVuI5Vq9ejeeeew4TJ07EsGHDYGFhgf/+978wMjISY5KSkuDh4QE/Pz/4+flhwIAB2LJlS7u3l4iIiIiIqCHNvrOXn5+Pfv36AQC+++47BAUFITo6GseOHcPTTz/d6gk2x8aNGxs9LpFIEBUVhaioqAZjzMzMEBcXh7i4uAZjbGxskJiY2NI0iYiIiIiI2lyz7+yZmprixo0bAIDdu3eLa9LZ2Nhw7TgiIiIiIiI90ew7e0888QTmz5+PYcOG4ciRI/j6668BAH/88Qd69OjR6gkSERERERFR8zX7zt7atWthbGyMb7/9FuvWrUP37t0BADt27EBAQECrJ0hERERERETN1+w7ez179sS2bdvq7F+9enWrJERERERERET3r9l39oyMjFBcXFxn/9WrV7VmrCQiIiIiIiLdaXaxJwhCvfs1Gg1MTU3vOyEiIiIiIiK6f00exvnJJ58AuL18wX/+8x907txZPFZTU4MDBw6gT58+rZ8hERERERERNVuT7+ytXr0aq1evhiAI+Pzzz8XXq1evxueff44bN27g888/b8tciYiI9MqBAwcwduxYKBQKSCQSbN26Veu4IAiIioqCQqGAubk5fH19cerUKa0YjUaDuXPnws7ODpaWlggODsbFixe1YkpLSxEaGgqZTAaZTIbQ0FCUlZVpxRQUFGDs2LGwtLSEnZ0d5s2bh6qqqrZoNhERdRBNLvby8/ORn5+P4cOH49dffxVf5+fnIy8vDzt37oSXl1db5kpERKRXrl+/joEDB2Lt2rX1Ho+NjcWqVauwdu1aZGVlQS6XY8yYMbh27ZoYEx4ejtTUVKSkpODgwYOoqKhAUFAQampqxJiQkBDk5ORAqVRCqVQiJycHoaGh4vGamho888wzuH79Og4ePIiUlBR89913iIiIaLvGExGR3mv2bJz79u1rizyIiIg6nMDAQAQGBtZ7TBAErFmzBosXL8b48eMBAJs2bYKDgwOSk5Mxa9YsqNVqbNy4EVu2bMHo0aMBAImJiXBycsLu3bvh7++P3NxcKJVKZGZmihdVN2zYAB8fH+Tl5cHNzQ27du3C6dOnUVhYCIVCAQBYuXIlpk2bhmXLlsHa2rod/jSIiEjfNLvYq6mpQUJCAvbs2YPi4mLU1tZqHd+7d2+rJUdERNRR5efnQ6VSwc/PT9wnlUoxfPhwZGRkYNasWcjOzkZ1dbVWjEKhgLu7OzIyMuDv749Dhw5BJpNpjZ7x9vaGTCZDRkYG3NzccOjQIbi7u4uFHgD4+/tDo9EgOzsbI0aMqDdHjUYDjUYjvi4vL2/NPwIiItKxZhd7b7zxBhISEvDMM8/A3d0dEomkLfIiIiLq0FQqFQDAwcFBa7+DgwMuXLggxpiamqJr1651Yu68X6VSwd7evs757e3ttWLu/pyuXbvC1NRUjKlPTEwMli5d2syWERFRR9HsYi8lJQX/7//9Pzz99NNtkQ8REZFBufuiqCAI97xQendMffEtiblbZGQk5s+fL74uLy+Hk5NTo7kREVHH0ex19kxNTfHII4+0RS5EREQGQy6XA0CdO2vFxcXiXTi5XI6qqiqUlpY2GnP58uU6579y5YpWzN2fU1paiurq6jp3/P5JKpXC2tpaayMiIsPR7GIvIiICH3/8cYOLqxMRERHg4uICuVyOtLQ0cV9VVRXS09MxdOhQAICnpydMTEy0YoqKinDy5EkxxsfHB2q1GkeOHBFjDh8+DLVarRVz8uRJFBUViTG7du2CVCqFp6dnm7aTiIj0V5OGcd6ZReyOvXv3YseOHejfvz9MTEy0jn3//fetlx0REZEeq6iowNmzZ8XX+fn5yMnJgY2NDXr27Inw8HBER0fD1dUVrq6uiI6OhoWFBUJCQgAAMpkM06dPR0REBGxtbWFjY4MFCxbAw8NDnJ2zb9++CAgIQFhYGNavXw8AmDlzJoKCguDm5gYA8PPzQ79+/RAaGooPP/wQf//9NxYsWICwsDDerSMieoA1qdiTyWRar8eNG9cmyRAREXUkR48e1Zrp8s7zb1OnTkVCQgIWLlyIyspKzJ49G6WlpfDy8sKuXbtgZWUlvmf16tUwNjbGxIkTUVlZiVGjRiEhIQFGRkZiTFJSEubNmyfO2hkcHKy1tp+RkRG2b9+O2bNnY9iwYTA3N0dISAg++uijtv4jICIiPdakYi8+Pr6t8yAiIupwfH19G32sQSKRICoqClFRUQ3GmJmZIS4uDnFxcQ3G2NjYIDExsdFcevbsiW3btt0zZyIienA0+5k9IiIiIiIi0n/NXnph0KBB9U7jLJFIYGZmhkceeQTTpk1rcAFXIiIiIiIianvNvrMXEBCAP//8E5aWlhgxYgR8fX3RuXNnnDt3Do899hiKioowevRo/PDDD22Rb6NiYmLw2GOPwcrKCvb29njuueeQl5enFTNt2jRIJBKtzdvbWytGo9Fg7ty5sLOzg6WlJYKDg3Hx4kWtmNLSUoSGhkImk0EmkyE0NBRlZWVt3UQiIiIiIqImaXaxV1JSgoiICPz8889YuXIlVq1ahQMHDmDBggW4fv06du3ahXfeeQf//ve/2yLfRqWnp2POnDnIzMxEWloabt26BT8/P1y/fl0rLiAgAEVFReL2008/aR0PDw9HamoqUlJScPDgQVRUVCAoKAg1NTViTEhICHJycqBUKqFUKpGTk4PQ0NB2aScREREREdG9NHsY5//7f/8P2dnZdfZPmjQJnp6e2LBhA1566SWsWrWqVRJsDqVSqfU6Pj4e9vb2yM7OxlNPPSXul0ql4mK3d1Or1di4cSO2bNkiTnudmJgIJycn7N69G/7+/sjNzYVSqURmZia8vLwAABs2bICPjw/y8vLEqbCJiIiIiIh0pdl39szMzJCRkVFnf0ZGBszMzAAAtbW1kEql95/dfVKr1QBuz2L2T/v374e9vT169+6NsLAwFBcXi8eys7NRXV0tTm8NAAqFAu7u7mK7Dx06BJlMJhZ6AODt7Q2ZTFbvnw1we2hoeXm51kZERERERNRWmn1nb+7cuXjttdeQnZ2Nxx57DBKJBEeOHMF//vMfvP322wCAnTt3YtCgQa2ebHMIgoD58+fjiSeegLu7u7g/MDAQEyZMgLOzM/Lz87FkyRKMHDkS2dnZkEqlUKlUMDU1RdeuXbXO5+DgAJVKBQBQqVSwt7ev85n29vZizN1iYmKwdOnSVmwhERERERFRw5pd7L3zzjtwcXHB2rVrsWXLFgCAm5sbNmzYgJCQEADAa6+9hv/7v/9r3Uyb6fXXX8dvv/2GgwcPau1/8cUXxf92d3fHkCFD4OzsjO3bt2P8+PENnk8QBK1ZSOubkfTumH+KjIwUF9sFgPLycjg5OTW5PURERERERM3R7GIPACZPnozJkyc3eNzc3LzFCbWGuXPn4scff8SBAwfQo0ePRmMdHR3h7OyMM2fOAADkcjmqqqpQWlqqdXevuLgYQ4cOFWMuX75c51xXrlyBg4NDvZ8jlUr1YmgrERERERE9GAxqUXVBEPD666/j+++/x969e+Hi4nLP91y9ehWFhYVwdHQEAHh6esLExARpaWliTFFREU6ePCkWez4+PlCr1Thy5IgYc/jwYajVajGGiIiIiIhIl5p0Z8/GxgZ//PEH7Ozs0LVr1waHKgLA33//3WrJNdecOXOQnJyMH374AVZWVuLzczKZDObm5qioqEBUVBSef/55ODo64vz583j77bdhZ2eHcePGibHTp09HREQEbG1tYWNjgwULFsDDw0OcnbNv374ICAhAWFgY1q9fDwCYOXMmgoKCOBMnERERERHphSYVe6tXr4aVlRUAYM2aNW2Zz31Zt24dAMDX11drf3x8PKZNmwYjIyOcOHECmzdvRllZGRwdHTFixAh8/fXXYvuA2+01NjbGxIkTUVlZiVGjRiEhIQFGRkZiTFJSEubNmyfO2hkcHIy1a9e2fSOJiIiIiIiaoEnF3tSpU+v9b30jCEKjx83NzbFz5857nsfMzAxxcXGIi4trMMbGxgaJiYnNzpGIiIiIiKg9tOiZvXPnzuGdd97BSy+9JK5Rp1QqcerUqVZNjoiIiIiIiFqm2cVeeno6PDw8cPjwYXz//feoqKgAAPz222947733Wj1BIiIiIiIiar5mF3uLFi3CBx98gLS0NJiamor7R4wYgUOHDrVqckRERERERNQyzS72Tpw4Ic5c+U/dunXD1atXWyUpIiIiIiIiuj/NLva6dOmCoqKiOvuPHz+O7t27t0pSREREREREdH+aXeyFhITgrbfegkqlgkQiQW1tLX755RcsWLAAL7/8clvkSERERERERM3U7GJv2bJl6NmzJ7p3746Kigr069cPTz31FIYOHYp33nmnLXIkIiIiIiKiZmrSOnsAcPbsWTzyyCMwMTFBUlIS3n//fRw/fhy1tbUYNGgQXF1d2zJPIiIiIiIiaoYmF3u9e/dG9+7dMWLECIwcORIjRozACy+80Ja5ERERERERUQs1eRhneno6Zs2ahb/++gtz5szBQw89BBcXF0yfPh2JiYm4dOlSW+ZJRETUId26dQvvvPMOXFxcYG5ujoceegjvv/8+amtrxRhBEBAVFQWFQgFzc3P4+vri1KlTWufRaDSYO3cu7OzsYGlpieDgYFy8eFErprS0FKGhoZDJZJDJZAgNDUVZWVl7NJOIiPRQk4u9J598Eu+88w52796NsrIy7Nu3D6+88gry8/Mxc+ZM9OzZE25ubm2ZKxERUYezYsUKfP7551i7di1yc3MRGxuLDz/8EHFxcWJMbGwsVq1ahbVr1yIrKwtyuRxjxozBtWvXxJjw8HCkpqYiJSUFBw8eREVFBYKCglBTUyPGhISEICcnB0qlEkqlEjk5OQgNDW3X9hIRkf5o8jDOfzIxMcFTTz2Fxx57DD4+Pti5cyc2bNiAs2fPtnZ+REREHdqhQ4fw7LPP4plnngEA9OrVC1999RWOHj0K4PZdvTVr1mDx4sUYP348AGDTpk1wcHBAcnIyZs2aBbVajY0bN2LLli0YPXo0ACAxMRFOTk7YvXs3/P39kZubC6VSiczMTHh5eQEANmzYAB8fH+Tl5fGCLBHRA6hZs3HevHkTe/fuxZIlS/Dkk0+ia9eumDdvHioqKrBu3ToUFBS0VZ5EREQd0hNPPIE9e/bgjz/+AAD8+uuvOHjwIJ5++mkAQH5+PlQqFfz8/MT3SKVSDB8+HBkZGQCA7OxsVFdXa8UoFAq4u7uLMYcOHYJMJhMLPQDw9vaGTCYTY4iI6MHS5Dt7w4cPR1ZWFh5++GE89dRTmDt3LoYPHw4HB4e2zI+IiKhDe+utt6BWq9GnTx8YGRmhpqYGy5Ytw0svvQQAUKlUAFCnP3VwcMCFCxfEGFNTU3Tt2rVOzJ33q1Qq2Nvb1/l8e3t7MeZuGo0GGo1GfF1eXt7CVhIRkT5q8p29jIwM2NnZYcSIERg1ahRGjhzJQo+IiOgevv76ayQmJiI5ORnHjh3Dpk2b8NFHH2HTpk1acRKJROu1IAh19t3t7pj64hs7T0xMjDiZi0wmg5OTU1ObRUREHUCTi72ysjJ88cUXsLCwwIoVK9C9e3d4eHjg9ddfx7fffosrV660ZZ5EREQd0r/+9S8sWrQIkyZNgoeHB0JDQ/Hmm28iJiYGACCXywGgzt234uJi8aKqXC5HVVUVSktLG425fPlync+/cuVKgxdnIyMjoVarxa2wsPD+GktERHqlycWepaUlAgICsHz5chw+fBglJSWIjY2FhYUFYmNj0aNHD7i7u7dlrkRERB3OjRs30KmTdndrZGQkLr3g4uICuVyOtLQ08XhVVRXS09MxdOhQAICnpydMTEy0YoqKinDy5EkxxsfHB2q1GkeOHBFjDh8+DLVaLcbcTSqVwtraWmsjIiLD0aLZOIHbxZ+NjQ1sbGzQtWtXGBsbIzc3tzVzIyIi6vDGjh2LZcuWoWfPnujfvz+OHz+OVatW4dVXXwVwe+hleHg4oqOj4erqCldXV0RHR8PCwgIhISEAAJlMhunTpyMiIgK2trawsbHBggUL4OHhIc7O2bdvXwQEBCAsLAzr168HAMycORNBQUGciZOI6AHV5GKvtrYWR48exf79+7Fv3z788ssvuH79Orp3744RI0bg008/xYgRI9oyVyIiog4nLi4OS5YswezZs1FcXAyFQoFZs2bh3XffFWMWLlyIyspKzJ49G6WlpfDy8sKuXbtgZWUlxqxevRrGxsaYOHEiKisrMWrUKCQkJMDIyEiMSUpKwrx588RZO4ODg7F27dr2aywREemVJhd7Xbp0wfXr1+Ho6AhfX1+sWrUKI0aMwMMPP9yW+REREXVoVlZWWLNmDdasWdNgjEQiQVRUFKKiohqMMTMzQ1xcnNZi7HezsbFBYmLifWRLRESGpMnP7H344YfIzc3FxYsXkZiYiBkzZuhdoRcTE4PHHnsMVlZWsLe3x3PPPYe8vDytGEEQEBUVBYVCAXNzc/j6+uLUqVNaMRqNBnPnzoWdnR0sLS0RHByMixcvasWUlpYiNDRUnMEsNDQUZWVlbd1EIiIiIiKiJmlysTdr1iz07t27LXO5b+np6ZgzZw4yMzORlpaGW7duwc/PD9evXxdjYmNjsWrVKqxduxZZWVmQy+UYM2YMrl27JsaEh4cjNTUVKSkpOHjwICoqKhAUFISamhoxJiQkBDk5OVAqlVAqlcjJyUFoaGi7tpeIiIiIiKghLZ6gRR8plUqt1/Hx8bC3t0d2djaeeuopCIKANWvWYPHixRg/fjwAYNOmTXBwcEBycjJmzZoFtVqNjRs3YsuWLeJD74mJiXBycsLu3bvh7++P3NxcKJVKZGZmwsvLCwCwYcMG+Pj4IC8vjw/CExERERGRzjX5zl5HpFarAdx+hgEA8vPzoVKpxAfXgdvTTg8fPhwZGRkAgOzsbFRXV2vFKBQKuLu7izGHDh2CTCYTCz0A8Pb2hkwmE2OIiIiIiIh0yaDu7P2TIAiYP38+nnjiCXH9vzsL1t69uKyDgwMuXLggxpiamqJr1651Yu68X6VSwd7evs5n2tvb11kU9w6NRgONRiO+Li8vb2HLiIiIiIiI7q1Jd/YGDx6M0tJSAMD777+PGzdutGlSreH111/Hb7/9hq+++qrOMYlEovVaEIQ6++52d0x98Y2dJyYmRpzMRSaTwcnJqSnNICIiIiIiapEmFXu5ubniJCdLly5FRUVFmyZ1v+bOnYsff/wR+/btQ48ePcT9crkcAOrcfSsuLhbv9snlclRVVYnFbUMxly9frvO5V65cqXPX8I7IyEio1WpxKywsbHkDiYiIiIiI7qFJwzgfffRRvPLKK3jiiScgCAI++ugjdO7cud7Yfy4S294EQcDcuXORmpqK/fv3w8XFReu4i4sL5HI50tLSMGjQIABAVVUV0tPTsWLFCgCAp6cnTExMkJaWhokTJwIAioqKcPLkScTGxgIAfHx8oFarceTIETz++OMAgMOHD0OtVmPo0KH15iaVSiGVStuk3URERERERHdrUrGXkJCA9957D9u2bYNEIsGOHTtgbFz3rRKJRKfF3pw5c5CcnIwffvgBVlZW4h08mUwGc3NzSCQShIeHIzo6Gq6urnB1dUV0dDQsLCwQEhIixk6fPh0RERGwtbWFjY0NFixYAA8PD3F2zr59+yIgIABhYWFYv349AGDmzJkICgriTJxERERERKQXmlTsubm5ISUlBQDQqVMn7Nmzp94JSnRt3bp1AABfX1+t/fHx8Zg2bRoAYOHChaisrMTs2bNRWloKLy8v7Nq1C1ZWVmL86tWrYWxsjIkTJ6KyshKjRo1CQkICjIyMxJikpCTMmzdPnLUzODgYa9eubdsGEhERERERNVGzZ+Osra1tizxahSAI94yRSCSIiopCVFRUgzFmZmaIi4tDXFxcgzE2NjZITExsSZpERERERERtrkVLL5w7dw5r1qxBbm4uJBIJ+vbtizfeeAMPP/xwa+dHRERERERELdDsRdV37tyJfv364ciRIxgwYADc3d1x+PBh9O/fH2lpaW2RIxERERERETVTs+/sLVq0CG+++SaWL19eZ/9bb72FMWPGtFpyRERERERE1DLNvrOXm5uL6dOn19n/6quv4vTp062SFBEREREREd2fZhd73bp1Q05OTp39OTk5ejlDJxERERER0YOo2cM4w8LCMHPmTPz5558YOnQoJBIJDh48iBUrViAiIqItciQiIiIiIqJmanaxt2TJElhZWWHlypWIjIwEACgUCkRFRWHevHmtniARERERERE1X7OLPYlEgjfffBNvvvkmrl27BgBaC5ITERERERGR7rVonb07WOQRERERERHpp2ZP0EJERERERET6j8UeERERERGRAWKxR0REREREZICaVexVV1djxIgR+OOPP9oqHyIiIoNz6dIlTJkyBba2trCwsMCjjz6K7Oxs8bggCIiKioJCoYC5uTl8fX1x6tQprXNoNBrMnTsXdnZ2sLS0RHBwMC5evKgVU1paitDQUMhkMshkMoSGhqKsrKw9mkhERHqoWcWeiYkJTp48CYlE0lb5EBERGZTS0lIMGzYMJiYm2LFjB06fPo2VK1eiS5cuYkxsbCxWrVqFtWvXIisrC3K5HGPGjBFnvQaA8PBwpKamIiUlBQcPHkRFRQWCgoJQU1MjxoSEhCAnJwdKpRJKpRI5OTkIDQ1tz+YSEZEeafZsnC+//DI2btyI5cuXt0U+REREBmXFihVwcnJCfHy8uK9Xr17ifwuCgDVr1mDx4sUYP348AGDTpk1wcHBAcnIyZs2aBbVajY0bN2LLli0YPXo0ACAxMRFOTk7YvXs3/P39kZubC6VSiczMTHh5eQEANmzYAB8fH+Tl5cHNza39Gk1ERHqh2cVeVVUV/vOf/yAtLQ1DhgyBpaWl1vFVq1a1WnJEREQd3Y8//gh/f39MmDAB6enp6N69O2bPno2wsDAAQH5+PlQqFfz8/MT3SKVSDB8+HBkZGZg1axays7NRXV2tFaNQKODu7o6MjAz4+/vj0KFDkMlkYqEHAN7e3pDJZMjIyGCxR0T0AGp2sXfy5EkMHjwYAOo8u8fhnURERNr+/PNPrFu3DvPnz8fbb7+NI0eOYN68eZBKpXj55ZehUqkAAA4ODlrvc3BwwIULFwAAKpUKpqam6Nq1a52YO+9XqVSwt7ev8/n29vZizN00Gg00Go34ury8vOUNJSIivdPsYm/fvn1tkQcREZFBqq2txZAhQxAdHQ0AGDRoEE6dOoV169bh5ZdfFuPuvmAqCMI9L6LeHVNffGPniYmJwdKlS5vcFiIi6lhavPTC2bNnsXPnTlRWVgK43ZkQERGRNkdHR/Tr109rX9++fVFQUAAAkMvlAFDn7ltxcbF4t08ul6OqqgqlpaWNxly+fLnO51+5cqXOXcM7IiMjoVarxa2wsLAFLSQiIn3V7GLv6tWrGDVqFHr37o2nn34aRUVFAIAZM2YgIiKi1RMkIiLqyIYNG4a8vDytfX/88QecnZ0BAC4uLpDL5UhLSxOPV1VVIT09HUOHDgUAeHp6wsTERCumqKgIJ0+eFGN8fHygVqtx5MgRMebw4cNQq9VizN2kUimsra21NiIiMhzNLvbefPNNmJiYoKCgABYWFuL+F198EUqlslWTa64DBw5g7NixUCgUkEgk2Lp1q9bxadOmQSKRaG3e3t5aMVzHiIiIWtObb76JzMxMREdH4+zZs0hOTsYXX3yBOXPmALg99DI8PBzR0dFITU3FyZMnMW3aNFhYWCAkJAQAIJPJMH36dERERGDPnj04fvw4pkyZAg8PD3F2zr59+yIgIABhYWHIzMxEZmYmwsLCEBQUxMlZiIgeUM0u9nbt2oUVK1agR48eWvtdXV3FB8l15fr16xg4cCDWrl3bYExAQACKiorE7aefftI6znWMiIioNT322GNITU3FV199BXd3d/z73//GmjVrMHnyZDFm4cKFCA8Px+zZszFkyBBcunQJu3btgpWVlRizevVqPPfcc5g4cSKGDRsGCwsL/Pe//4WRkZEYk5SUBA8PD/j5+cHPzw8DBgzAli1b2rW9RESkP5o9Qcv169e17ujdUVJSAqlU2ipJtVRgYCACAwMbjZFKpeLzEXfjOkZERNQWgoKCEBQU1OBxiUSCqKgoREVFNRhjZmaGuLg4xMXFNRhjY2ODxMTE+0mViIgMSLPv7D311FPYvHmz+FoikaC2thYffvghRowY0arJtYX9+/fD3t4evXv3RlhYGIqLi8Vj91rHCMA91zEi6ugKCgpw7NixOltubq6uUyMiIiKiZmj2nb0PP/wQvr6+OHr0KKqqqrBw4UKcOnUKf//9N3755Ze2yLHVBAYGYsKECXB2dkZ+fj6WLFmCkSNHIjs7G1KptM3WMQK4lhF1DAUFBXDr0xc3K2/Ue9zI1AxGFpzAgYiIiKgjaHax169fP/z2229Yt24djIyMcP36dYwfPx5z5syBo6NjW+TYal588UXxv93d3TFkyBA4Oztj+/btGD9+fIPvu991jACuZUQdQ0lJCW5W3oBtUARMbJ3qHDeysIaxdd2LHURERESkf5pd7AG31/IxhMLF0dERzs7OOHPmDADtdYz+eXevuLhYnLa6JesYAbfXMpo/f774ury8HE5Odf8xTaQPTGydIJU/ous0iIiIiOg+tGhR9dLSUnz00UeYPn06ZsyYgZUrV+Lvv/9u7dza3NWrV1FYWCjekWyrdYwArmVERERERETtq9l39tLT0/Hss8/C2toaQ4YMAQB88skneP/99/Hjjz9i+PDhrZ5kU1VUVODs2bPi6/z8fOTk5MDGxgY2NjaIiorC888/D0dHR5w/fx5vv/027OzsMG7cOADa6xjZ2trCxsYGCxYsaHAdo/Xr1wMAZs6cyXWM6IHX0AQudnZ26NmzZztnQ0RERETNLvbmzJmDiRMnis/sAUBNTQ1mz56NOXPm4OTJk62eZFMdPXpUa0bQO8Mmp06dinXr1uHEiRPYvHkzysrK4OjoiBEjRuDrr7+us46RsbExJk6ciMrKSowaNQoJCQl11jGaN2+eOGtncHBwo2v7ERkyIwtrGJmaYcqUKfUeNzO3QN7vuSz4iIiIiNpZs4u9c+fO4bvvvtMqfoyMjDB//nytJRl0wdfXF4IgNHh8586d9zwH1zEiah5ja3vIp3+Gmht1Z5itvlqIq9tWoqSkhMUeERERUTtrdrE3ePBg5Obm1hmymJubi0cffbS18iKiDsTY2p6zdBIRERHpmSYVe7/99pv43/PmzcMbb7yBs2fPwtvbGwCQmZmJTz/9FMuXL2+bLImIiIiIiKhZmlTsPfroo5BIJFpDJBcuXFgnLiQkRGstOyIiIiIiItKNJhV7+fn5bZ0HERERERERtaImFXvOzs5tnQcRERERERG1omZP0AIAly5dwi+//ILi4mLU1tZqHZs3b16rJEZEREREREQt1+xiLz4+Hq+99hpMTU1ha2sLiUQiHpNIJCz2iIiIiIiI9ECzi713330X7777LiIjI9GpU6e2yImIiIiIiIjuU7OrtRs3bmDSpEks9IiIiIiIiPRYsyu26dOn45tvvmmLXIiIiIiIiKiVNHsYZ0xMDIKCgqBUKuHh4QETExOt46tWrWq15IiIiIiIiKhlml3sRUdHY+fOnXBzcwOAOhO0EBERERERke41u9hbtWoVvvzyS0ybNq0N0iEiIiIiIqLW0Oxn9qRSKYYNG9YWuRAREREREVEraXax98YbbyAuLq4tciEiIiIiIqJW0uxi78iRI9i0aRMeeughjB07FuPHj9faiIiIqH4xMTGQSCQIDw8X9wmCgKioKCgUCpibm8PX1xenTp3Sep9Go8HcuXNhZ2cHS0tLBAcH4+LFi1oxpaWlCA0NhUwmg0wmQ2hoKMrKytqhVUREpK+aXex16dIF48ePx/Dhw2FnZyd2Knc2IiIiqisrKwtffPEFBgwYoLU/NjYWq1atwtq1a5GVlQW5XI4xY8bg2rVrYkx4eDhSU1ORkpKCgwcPoqKiAkFBQaipqRFjQkJCkJOTA6VSCaVSiZycHISGhrZb+4iISP80e4KW+Pj4tsiDiIjIYFVUVGDy5MnYsGEDPvjgA3G/IAhYs2YNFi9eLI6O2bRpExwcHJCcnIxZs2ZBrVZj48aN2LJlC0aPHg0ASExMhJOTE3bv3g1/f3/k5uZCqVQi8/9r7+7joqrz/o+/R+4xmBSCAQXDvN3FTPFKsTU1FbM0Xdu0NG9KK1fTSF1X1+tasTVJr9W80rSbNbE09VFpm+WaVIqaWkqw4U1uW6xoQQSxgIqgeH5/+HO2EVBAhhkOr+fjcR6P5nu+Z+bzPUfm9J5zd+CAunfvLkl69dVXFRsbq+PHj9vvoA0AaFxqfGQPAADUzJQpU3Tvvffaw9plmZmZysnJUVxcnL3Nx8dHvXv31r59+yRJqampOn/+vEOf8PBwRUdH2/vs379fVqvVHvQkqUePHrJarfY+AIDGp8ZH9qKioq76PL1vv/32ugoCAMBMNm7cqC+++EIHDx6sMC8nJ0eSFBoa6tAeGhqqEydO2Pt4e3urWbNmFfpcXj4nJ0chISEV3j8kJMTepzKlpaUqLS21vy4qKqrmqAAADUGNj+zFx8frqaeesk+TJ09WbGysCgsL9fjjjzujxmrbvXu3hgwZovDwcFksFr377rsO87kIHgBQn06ePKmnnnpK69atk6+vb5X9rvwR1TCMq/6wWlmfyvpf630SExMdrruPiIi46mcCABqWGh/Ze+qppyptf/HFF3Xo0KHrLuh6nDlzRp07d9Yjjzyi+++/v8L8yxfBJyUlqV27dlqwYIEGDBig48ePKyAgQNKlMLt161Zt3LhRQUFBmjFjhgYPHqzU1FR5eHhIunQR/KlTp7R9+3ZJ0uOPP64xY8Zo69at9TdYAIDbS01NVW5urmJiYuxt5eXl2r17t1asWKHjx49LunRkLiwszN4nNzfXfrTPZrOprKxMBQUFDkf3cnNz1bNnT3ufH374ocLn//jjjxWOGv7cnDlzNH36dPvroqIiAh8AmEidXbM3aNAgvfPOO3X1drWuYcGCBZU+AuLKi+Cjo6O1du1anT17Vm+++aYk2S+CX7Jkifr3768uXbpo3bp1ysjI0EcffSRJ9ovg//KXvyg2NlaxsbF69dVX9f7779t32gAASFK/fv2UkZGh9PR0+9StWzeNHj1a6enpat26tWw2m5KTk+3LlJWVKSUlxR7kYmJi5OXl5dAnOztbhw8ftve5fIbN559/bu/z2WefqbCw0N6nMj4+PgoMDHSYAADmUeMje1V5++231bx587p6uzp3rYvgn3jiiWteBD9w4MBrXgTPHc8AAJcFBAQoOjraoa1p06YKCgqyt8fHx2vhwoVq27at2rZtq4ULF8rf31+jRo2SJFmtVk2YMEEzZsxQUFCQmjdvrpkzZ6pTp072G7507NhRd999tx577DG9/PLLki6ddTJ48GD2SwDQiNU47HXp0sXh/H/DMJSTk6Mff/xRK1eurNPi6hIXwQMA3NGsWbNUUlKiyZMnq6CgQN27d9eOHTvslxdI0vPPPy9PT0+NGDFCJSUl6tevn5KSkuyXF0jS+vXrNW3aNPsPlvfdd59WrFhR7+MBALiPGoe9YcOGObxu0qSJbrrpJvXp00cdOnSoq7qcxpUXwc+fP7+G1QIAzGbXrl0Ory0WixISEpSQkFDlMr6+vlq+fLmWL19eZZ/mzZtr3bp1dVQlAMAMahz25s2b54w6nM5ms0niIngAAAAAjUOjeah6VFQUF8EDAAAAaDSqfWSvSZMm1zzd0WKx6MKFC9ddVG2dPn1a//znP+2vMzMzlZ6erubNmysyMpKL4AEAAAA0GtUOe1u2bKly3r59+7R8+XIZhlEnRdXWoUOH1LdvX/vry6dNjhs3TklJSVwEDwAAAKDRqHbYGzp0aIW2r776SnPmzNHWrVs1evRo/elPf6rT4mqqT58+Vw2cXAQPAAAAoLGo1TV733//vR577DHdeuutunDhgtLT07V27VpFRkbWdX0AAAAAgFqoUdgrLCzU73//e7Vp00ZHjhzRxx9/rK1bt1Z4YCwAAAAAwLWqfRrn4sWLtWjRItlsNm3YsKHS0zoBAAAAAO6h2mFv9uzZ8vPzU5s2bbR27VqtXbu20n6bN2+us+IAAAAAALVT7bA3duzYaz56AQAAAADgHqod9pKSkpxYBgAAAACgLtXqbpwAAAAAAPdG2AMAAAAAEyLsAQAAAIAJEfYAAAAAwIQIewAAAABgQoQ9AAAAADAhwh4AAAAAmBBhDwAAAABMiLAHAAAAACZE2AMAAAAAE/J0dQEAAADA1WRlZSkvL69C+7Fjx1xQDdBwEPYAAADgtrKystS+Q0edKzlb6XwPb195+AfWc1VAw0DYAwDAiRITE7V582Z99dVX8vPzU8+ePbVo0SK1b9/e3scwDM2fP1+vvPKKCgoK1L17d7344ov65S9/ae9TWlqqmTNnasOGDSopKVG/fv20cuVKtWzZ0t6noKBA06ZN03vvvSdJuu+++7R8+XLdeOON9TZeoK7l5eXpXMlZBQ2eIa+giArzPfwD5RkYUumyVR35Cw4OVmRkZJ3WCbgjrtkDAMCJUlJSNGXKFB04cEDJycm6cOGC4uLidObMGXufxYsXa+nSpVqxYoUOHjwom82mAQMGqLi42N4nPj5eW7Zs0caNG7V3716dPn1agwcPVnl5ub3PqFGjlJ6eru3bt2v79u1KT0/XmDFj6nW8gLN4BUXIx9amwlRZ0PPwD5SHt68efvhhxcTEVJjad+iorKwsF4wCqF8c2QMAwIm2b9/u8HrNmjUKCQlRamqq7rzzThmGoWXLlmnu3LkaPny4JGnt2rUKDQ3Vm2++qSeeeEKFhYVavXq13njjDfXv31+StG7dOkVEROijjz7SwIEDdezYMW3fvl0HDhxQ9+7dJUmvvvqqYmNjdfz4cYcjiYDZeQaGyDZhpcrPFlWYdz7/pPLfX6K8vDyO7sH0Gt2RvYSEBFksFofJZrPZ5xuGoYSEBIWHh8vPz099+vTRkSNHHN6jtLRUU6dOVXBwsJo2bar77rtPp06dqu+hAAAaoMLCQklS8+bNJUmZmZnKyclRXFycvY+Pj4969+6tffv2SZJSU1N1/vx5hz7h4eGKjo6299m/f7+sVqs96ElSjx49ZLVa7X2uVFpaqqKiIocJMAvPwJBKjwRWdiooYFaNLuxJ0i9/+UtlZ2fbp4yMDPu8ujqVBgCAKxmGoenTp+tXv/qVoqOjJUk5OTmSpNDQUIe+oaGh9nk5OTny9vZWs2bNrtonJKTi6WwhISH2PldKTEyU1Wq1TxER/E8wAJhJowx7np6estls9ummm26SpAqn0kRHR2vt2rU6e/as3nzzTUmyn0qzZMkS9e/fX126dNG6deuUkZGhjz76yJXDAgC4uSeffFJffvmlNmzYUGGexWJxeG0YRoW2K13Zp7L+V3ufOXPmqLCw0D6dPHmyOsMAADQQjTLsff311woPD1dUVJQefPBBffvtt5Lq7lSaynCqDAA0blOnTtV7772nnTt3OtxB8/KlBFcefcvNzbUf7bPZbCorK1NBQcFV+/zwww8VPvfHH3+scNTwMh8fHwUGBjpMAADzaHRhr3v37nr99df14Ycf6tVXX1VOTo569uyp/Pz8OjuVpjKcKgMAjZNhGHryySe1efNmffLJJ4qKinKYHxUVJZvNpuTkZHtbWVmZUlJS1LNnT0lSTEyMvLy8HPpkZ2fr8OHD9j6xsbEqLCzU559/bu/z2WefqbCw0N4HANC4NLq7cQ4aNMj+3506dVJsbKxuueUWrV27Vj169JBUN6fSXGnOnDmaPn26/XVRURGBDwAagSlTpujNN9/UX//6VwUEBNh/GLRarfLz85PFYlF8fLwWLlyotm3bqm3btlq4cKH8/f01atQoe98JEyZoxowZCgoKUvPmzTVz5kx16tTJfnfOjh076u6779Zjjz2ml19+WZL0+OOPa/DgwdyJEwAaqUYX9q7UtGlTderUSV9//bWGDRsm6dLRu7CwMHufqk6l+fnRvdzc3Kv+curj4yMfHx/nDAIA4LZWrVolSerTp49D+5o1azR+/HhJ0qxZs1RSUqLJkyfbH6q+Y8cOBQQE2Ps///zz8vT01IgRI+wPVU9KSpKHh4e9z/r16zVt2jT7pQb33XefVqxY4dwBAgDcVqM7jfNKpaWlOnbsmMLCwursVBoAAC4zDKPS6XLQky6dUZKQkKDs7GydO3dOKSkp9rt1Xubr66vly5crPz9fZ8+e1datWyucIdK8eXOtW7fOfm34unXrdOONN9bDKAEA7qjRHdmbOXOmhgwZosjISOXm5mrBggUqKirSuHHj6uxUGgAAAABwtUYX9k6dOqWHHnpIeXl5uummm9SjRw8dOHBArVq1klR3p9IAAAAAgCs1urC3cePGq86/fCpNQkJClX0un0qzfPnyOq4OAAAAAOpGo79mDwAAAADMiLAHAAAAACZE2AMAAAAAEyLsAQAAAIAJEfYAAAAAwIQIewAAAABgQoQ9AAAAADChRvecPQCXZGVlKS8vz6Ht2LFjTvmsyt43ODhYkZGRTvk8AAAAEPaARikrK0vtO3TUuZKzFeZ5ePvKwz+wTj7Hwz9QHt6+evjhhyvM8/Xz1/GvjhH4AAAAnISwBzRCeXl5OldyVkGDZ8grKMJhnod/oDwDQ+rkczwDQ2SbsFLlZ4sc2s/nn1T++0uUl5dH2AMAAHASwh7QiHkFRcjH1sapn+EZGFJn4REAAADVxw1aAAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHvXYeXKlYqKipKvr69iYmK0Z88eV5cEAGjk2DcBAC4j7NXSpk2bFB8fr7lz5yotLU29evXSoEGDlJWV5erSAACNFPsmAMDPEfZqaenSpZowYYImTpyojh07atmyZYqIiNCqVatcXRoAoJFi3wQA+DlPVxfQEJWVlSk1NVWzZ892aI+Li9O+ffsqXaa0tFSlpaX214WFhZKkoqKiWteRnp6uv//977VeHo3X8ePHJUml3x3TxbJz9f7553/MlCS99tpr+vTTT+v989Hwde7cWbfddlutlr38vWsYRh1W5Hrsm2BWdb3PYh8EZ3HHfRNhrxby8vJUXl6u0NBQh/bQ0FDl5ORUukxiYqLmz59foT0iIsIpNQLVUfDRyy79/BdffNGln4/Grbi4WFar1dVl1Bn2TTC7ut5nsQ+CO6rrfRNh7zpYLBaH14ZhVGi7bM6cOZo+fbr99cWLF/XTTz8pKCioymWupqioSBERETp58qQCAwNrvLw7MuOYJHOOy4xjksw5LsZUkWEYKi4uVnh4uBOqcz32TXWLMTUcZhyXGcckmXNc7rpvIuzVQnBwsDw8PCr8Upqbm1vhF9XLfHx85OPj49B24403XnctgYGBpvkjucyMY5LMOS4zjkky57gYkyMzHdG7jH2TczGmhsOM4zLjmCRzjsvd9k3coKUWvL29FRMTo+TkZIf25ORk9ezZ00VVAQAaM/ZNAIArcWSvlqZPn64xY8aoW7duio2N1SuvvKKsrCxNmjTJ1aUBABop9k0AgJ8j7NXSyJEjlZ+fr2eeeUbZ2dmKjo7Wtm3b1KpVq3r5fB8fH82bN6/C6TcNmRnHJJlzXGYck2TOcTGmxoV9U91jTA2HGcdlxjFJ5hyXu47JYpjt3tMAAAAAAK7ZAwAAAAAzIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChL0G5Nlnn1XPnj3l7+9f7Yfejh8/XhaLxWHq0aOHcwutgdqMyTAMJSQkKDw8XH5+furTp4+OHDni3EJroKCgQGPGjJHVapXVatWYMWP073//+6rLuON2WrlypaKiouTr66uYmBjt2bPnqv1TUlIUExMjX19ftW7dWi+99FI9VVp9NRnTrl27KmwTi8Wir776qh4rvrrdu3dryJAhCg8Pl8Vi0bvvvnvNZRrCdqrpuBrCtjIrM+6XJPZNl7njtmLf5P7fd2bcNzXk/RJhrwEpKyvTAw88oN/+9rc1Wu7uu+9Wdna2fdq2bZuTKqy52oxp8eLFWrp0qVasWKGDBw/KZrNpwIABKi4udmKl1Tdq1Cilp6dr+/bt2r59u9LT0zVmzJhrLudO22nTpk2Kj4/X3LlzlZaWpl69emnQoEHKysqqtH9mZqbuuece9erVS2lpafrDH/6gadOm6Z133qnnyqtW0zFddvz4cYft0rZt23qq+NrOnDmjzp07a8WKFdXq3xC2k1TzcV3mztvKrMy4X5LYN/2cO20r9k3/4c7fd2bcNzXo/ZKBBmfNmjWG1WqtVt9x48YZQ4cOdWo9daG6Y7p48aJhs9mM5557zt527tw5w2q1Gi+99JITK6yeo0ePGpKMAwcO2Nv2799vSDK++uqrKpdzt+10++23G5MmTXJo69ChgzF79uxK+8+aNcvo0KGDQ9sTTzxh9OjRw2k11lRNx7Rz505DklFQUFAP1V0/ScaWLVuu2qchbKcrVWdcDW1bmZEZ90uGwb7J3bYV+6aG931nxn1TQ9svcWSvEdi1a5dCQkLUrl07PfbYY8rNzXV1SbWWmZmpnJwcxcXF2dt8fHzUu3dv7du3z4WVXbJ//35ZrVZ1797d3tajRw9ZrdZr1ucu26msrEypqakO61iS4uLiqhzD/v37K/QfOHCgDh06pPPnzzut1uqqzZgu69Kli8LCwtSvXz/t3LnTmWU6nbtvp+tlpm1ldu7yfVdX2Dc5H/smR2b6vnP37XQ93GE7EfZMbtCgQVq/fr0++eQTLVmyRAcPHtRdd92l0tJSV5dWKzk5OZKk0NBQh/bQ0FD7PFfKyclRSEhIhfaQkJCr1udO2ykvL0/l5eU1Wsc5OTmV9r9w4YLy8vKcVmt11WZMYWFheuWVV/TOO+9o8+bNat++vfr166fdu3fXR8lO4e7bqbbMuK3MzJ2+7+oK+ybnY990iRm/79x9O9WGO20nz3r/RDhISEjQ/Pnzr9rn4MGD6tatW63ef+TIkfb/jo6OVrdu3dSqVSt98MEHGj58eK3e81qcPSZJslgsDq8Nw6jQVpeqO6bKapOuXZ8rttO11HQdV9a/snZXqsmY2rdvr/bt29tfx8bG6uTJk/rzn/+sO++806l1OlND2E41ZdZt5Spm3C9J7JvYN/2nf2XtrsS+qWFsp5pwp+1E2HOxJ598Ug8++OBV+9x888119nlhYWFq1aqVvv766zp7zys5c0w2m03SpV+BwsLC7O25ubkVfhWqS9Ud05dffqkffvihwrwff/yxRvXVx3aqSnBwsDw8PCr8qni1dWyz2Srt7+npqaCgIKfVWl21GVNlevTooXXr1tV1efXG3bdTXWro28qVzLhfktg3sW/6T393+c5j33SJu2+nuuKq7UTYc7Hg4GAFBwfX2+fl5+fr5MmTDjujuubMMUVFRclmsyk5OVldunSRdOmc95SUFC1atMgpnylVf0yxsbEqLCzU559/rttvv12S9Nlnn6mwsFA9e/as9ufVx3aqire3t2JiYpScnKxf//rX9vbk5GQNHTq00mViY2O1detWh7YdO3aoW7du8vLycmq91VGbMVUmLS3NJdukrrj7dqpLDX1buZIZ90sS+yb2TZe403ce+6ZL3H071RWXbSfX3BcGtXHixAkjLS3NmD9/vnHDDTcYaWlpRlpamlFcXGzv0759e2Pz5s2GYRhGcXGxMWPGDGPfvn1GZmamsXPnTiM2NtZo0aKFUVRU5KphOKjpmAzDMJ577jnDarUamzdvNjIyMoyHHnrICAsLc5sx3X333catt95q7N+/39i/f7/RqVMnY/DgwQ593H07bdy40fDy8jJWr15tHD161IiPjzeaNm1q/Otf/zIMwzBmz55tjBkzxt7/22+/Nfz9/Y2nn37aOHr0qLF69WrDy8vLePvtt11Sf2VqOqbnn3/e2LJli/GPf/zDOHz4sDF79mxDkvHOO++4aggVFBcX2/9mJBlLly410tLSjBMnThiG0TC3k2HUfFwNYVuZlRn3S4bBvskw3HNbsW9qGN93Ztw3NeT9EmGvARk3bpwhqcK0c+dOex9Jxpo1awzDMIyzZ88acXFxxk033WR4eXkZkZGRxrhx44ysrCzXDKASNR2TYVy6xfW8efMMm81m+Pj4GHfeeaeRkZFR/8VXIT8/3xg9erQREBBgBAQEGKNHj65w692GsJ1efPFFo1WrVoa3t7fRtWtXIyUlxT5v3LhxRu/evR3679q1y+jSpYvh7e1t3HzzzcaqVavqueJrq8mYFi1aZNxyyy2Gr6+v0axZM+NXv/qV8cEHH7ig6qpdvrXzldO4ceMMw2i426mm42oI28qszLhfMgz2TYbhvtuKfZP7f9+Zcd/UkPdLFsP4/1dAAgAAAABMg0cvAAAAAIAJEfYAAAAAwIQIewAAAABgQoQ9AAAAADAhwh4AAAAAmBBhDwAAAABMiLAHAAAAACZE2AMAAAAAEyLsAQAAAIAJEfYAAAAAwIQIewAAAABgQoQ9AAAAADAhwh4AAAAAmBBhDwAAAABMiLAHAAAAACZE2AMAAAAAEyLsAQAAAIAJEfYAAAAAwIQIewAAAABgQoQ9AADczO7duzVkyBCFh4fLYrHo3XffveYyKSkpiomJka+vr1q3bq2XXnrJ+YUCANwaYQ8AADdz5swZde7cWStWrKhW/8zMTN1zzz3q1auX0tLS9Ic//EHTpk3TO++84+RKAQDuzGIYhuHqIgAAQOUsFou2bNmiYcOGVdnn97//vd577z0dO3bM3jZp0iT9/e9/1/79++uhSgCAO+LIHgAADdz+/fsVFxfn0DZw4EAdOnRI58+fd1FVAABX83R1AY3VxYsX9f333ysgIEAWi8XV5QBAo2EYhoqLixUeHq4mTczxm2dOTo5CQ0Md2kJDQ3XhwgXl5eUpLCys0uVKS0tVWlpqf33x4kX99NNPCgoKYt8EAPXIWfsmwp6LfP/994qIiHB1GQDQaJ08eVItW7Z0dRl15spwdvkqjauFtsTERM2fP9+pdQEAqq+u902EPRcJCAiQdGmDBgYGurgaAGg8ioqKFBERYf8eNgObzaacnByHttzcXHl6eiooKKjK5ebMmaPp06fbXxcWFioyMpJ9EwDUM2ftmwh7LnL5l9bAwEB2qADgAmY6TTE2NlZbt251aNuxY4e6desmLy+vKpfz8fGRj49PhXb2TQDgGnW9bzLHxQoAAJjI6dOnlZ6ervT0dEmXHq2Qnp6urKwsSZeOyI0dO9bef9KkSTpx4oSmT5+uY8eO6bXXXtPq1as1c+ZMV5QPAHATHNkDAMDNHDp0SH379rW/vnyq5bhx45SUlKTs7Gx78JOkqKgobdu2TU8//bRefPFFhYeH64UXXtD9999f77UDANwHz9lzkaKiIlmtVhUWFnKqDBql8vJybgkPp/H29q7ybmZ8/1aNdQMAruGs71+O7AGoV4ZhKCcnR//+979dXQpMrEmTJoqKipK3t7erSwEAwGUIewDq1eWgFxISIn9/f1PdJAPu4fJzTLOzsxUZGcm/MQBAo0XYA1BvysvL7UHvareDB67XTTfdpO+//14XLly46t0oAQAwM8IegGrLyspSXl5ehfbg4GBFRkZec/nL1+j5+/vXeW3Az10+fbO8vJywBwBotAh7AKolKytL7Tt01LmSsxXm+fr56/hXx6oV+CRzPd8M7ol/YwAAEPYAVFNeXp7OlZxV0OAZ8gqKsLefzz+p/PeXKC8vr9phDwAAAM5H2ANQI15BEfKxtanz963qFFFnqO5ppwAAAA0ZYQ+Ay13tFFFnqOlpp5I0fvx4rV27VpLk6emp5s2b69Zbb9VDDz2k8ePHV/lMN3djsVi0ZcsWDRs2zNWl1MhTTz2lvXv36vDhw+rYsaPS09NdXRIAAG6PsAfA5ao6RdQZrue007vvvltr1qxReXm5fvjhB23fvl1PPfWU3n77bb333nvy9OQrtTbOnz9/zZuoGIahRx99VJ999pm+/PLLeqoMAICGrWH8FA2gUbh8iqgzp+sJkz4+PrLZbGrRooW6du2qP/zhD/rrX/+qv/3tb0pKSpIkFRYW6vHHH1dISIgCAwN111136e9//7v9PRISEnTbbbfpjTfe0M033yyr1aoHH3xQxcXF9j5vv/22OnXqJD8/PwUFBal///46c+aMff6aNWvUsWNH+fr6qkOHDlq5cmWtx/Rz+fn5euihh9SyZUv5+/urU6dO2rBhg33+66+/rqCgIJWWljosd//992vs2LH211u3blVMTIx8fX3VunVrzZ8/XxcuXLDPt1gseumllzR06FA1bdpUCxYsuGZtL7zwgqZMmaLWrVvXwUgBAGgcCHsAcB3uuusude7cWZs3b5ZhGLr33nuVk5Ojbdu2KTU1VV27dlW/fv30008/2Zf55ptv9O677+r999/X+++/r5SUFD333HOSpOzsbD300EN69NFHdezYMe3atUvDhw+XYRiSpFdffVVz587Vs88+q2PHjmnhwoX6n//5H/spptfj3LlziomJ0fvvv6/Dhw/r8ccf15gxY/TZZ59Jkh544AGVl5frvffesy+Tl5en999/X4888ogk6cMPP9TDDz+sadOm6ejRo3r55ZeVlJSkZ5991uGz5s2bp6FDhyojI0OPPvroddcOAAAq4pwjALhOHTp00JdffqmdO3cqIyNDubm58vHxkST9+c9/1rvvvqu3335bjz/+uCTp4sWLSkpKUkBAgCRpzJgx+vjjj/Xss88qOztbFy5c0PDhw9WqVStJUqdOneyf9ac//UlLlizR8OHDJUlRUVH2UDVu3LjrGkeLFi00c+ZM++upU6dq+/bteuutt9S9e3f5+flp1KhRWrNmjR544AFJ0vr169WyZUv16dNHkvTss89q9uzZ9lpat26tP/3pT5o1a5bmzZtnf+9Ro0YR8gAAcDLCHgBcJ8MwZLFYlJqaqtOnTysoKMhhfklJib755hv765tvvtke9CQpLCxMubm5kqTOnTurX79+6tSpkwYOHKi4uDj95je/UbNmzfTjjz/q5MmTmjBhgh577DH78hcuXJDVar3ucZSXl+u5557Tpk2b9N1336m0tFSlpaVq2rSpvc9jjz2m//qv/9J3332nFi1aaM2aNRo/frz9uXapqak6ePCgw5G88vJynTt3TmfPnpW/v78kqVu3btddLwAAuDrCHgBcp2PHjikqKkoXL15UWFiYdu3aVaHPjTfeaP/vK29GYrFYdPHiRUmSh4eHkpOTtW/fPu3YsUPLly/X3Llz9dlnn9mD0quvvqru3bs7vIeHh8d1j2PJkiV6/vnntWzZMnXq1ElNmzZVfHy8ysrK7H26dOmizp076/XXX9fAgQOVkZGhrVu32udfvHhR8+fPtx95/DlfX1/7f/88QAIAAOcg7AHAdfjkk0+UkZGhp59+Wi1btlROTo48PT1188031/o9LRaL7rjjDt1xxx364x//qFatWmnLli2aPn26WrRooW+//VajR4+uu0H8f3v27NHQoUP18MMPS7oU3L7++mt17NjRod/EiRP1/PPP67vvvlP//v0VEfGfm9507dpVx48fV5s2df8sRgAAUDOEPQCoptLSUuXk5Dg8eiExMVGDBw/W2LFj1aRJE8XGxmrYsGFatGiR2rdvr++//17btm3TsGHDqnXq4meffaaPP/5YcXFxCgkJ0WeffaYff/zRHrgSEhI0bdo0BQYGatCgQSotLdWhQ4dUUFCg6dOnV2scmZmZFZ5T16ZNG7Vp00bvvPOO9u3bp2bNmmnp0qXKycmpEPZGjx6tmTNn6tVXX9Xrr7/uMO+Pf/yjBg8erIiICD3wwANq0qSJvvzyS2VkZFTrrptV+ec//6nTp08rJydHJSUl9vp/8YtfyNvbu9bvCwCAmRH2ALiN8/kn3foztm/frrCwMHl6eqpZs2bq3LmzXnjhBY0bN87+UPVt27Zp7ty5evTRR/Xjjz/KZrPpzjvvVGhoaLU+IzAwULt379ayZctUVFSkVq1aacmSJRo0aJCkS0fV/P399b//+7+aNWuWmjZtqk6dOik+Pr7a46gsFO7cuVP/8z//o8zMTA0cOFD+/v56/PHHNWzYMBUWFlao8f7779cHH3xQ4eHsAwcO1Pvvv69nnnlGixcvlpeXlzp06KCJEydWu77KTJw4USkpKfbXXbp0kXQpuF7PUVQAAMzMYly+nzfqVVFRkaxWqwoLCxUYGOjqcoBr+uKLLxQTEyPbuGXysf3nFL3SnH8qZ228/TEDV3Pu3DllZmYqKirK4fqtrKwste/QUedKzjqt/p/z9fPX8a+O1fih6viPAQMGqGPHjnrhhRdcXUqlqvq3JvH9ezWsGwBwDWd9/3JkD4DLRUZG6vhXx5SXl1cvnxccHEzQq6WffvpJO3bs0CeffKIVK1a4uhwAAHAVhD0AbiEyMpIAdp0WLlyohQsXVjqvV69e+tvf/nbdn9G1a1cVFBTYr0msC5MmTdK6desqnffwww/rpZdeqpPPAQCgsSHsAYBJTJo0SSNGjKh0np+fX518xr/+9a86eZ+fe+aZZxwe5v5znEoIAEDtEfYAwCSaN2+u5s2bu7qMGgsJCVFISIirywAAwHSauLoAAAAAAEDdI+wBqHfcBBjOxr8xAAAaedhLTEyUxWJxeD6VYRhKSEhQeHi4/Pz81KdPHx05csRhudLSUk2dOlXBwcFq2rSp7rvvPp06daqeqwcaHi8vL0nS2bP184gFNF5lZWWSJA8PDxdXAgCA6zTaa/YOHjyoV155RbfeeqtD++LFi7V06VIlJSWpXbt2WrBggQYMGKDjx48rICBAkhQfH6+tW7dq48aNCgoK0owZMzR48GClpqbyPxbAVXh4eOjGG29Ubm6uJMnf318Wi8XFVcFsLl68qB9//FH+/v7y9Gy0uzkAABpn2Dt9+rRGjx6tV199VQsWLLC3G4ahZcuWae7cuRo+fLgkae3atQoNDdWbb76pJ554QoWFhVq9erXeeOMN9e/fX5K0bt06RURE6KOPPtLAgQNdMiagobDZbJJkD3yAMzRp0kSRkZH8mAAAaNQaZdibMmWK7r33XvXv398h7GVmZionJ0dxcXH2Nh8fH/Xu3Vv79u3TE088odTUVJ0/f96hT3h4uKKjo7Vv374qw15paalKS0vtr4uKipwwMsD9WSwWhYWFKSQkROfPn3d1OTApb29vNWnSqK9UAACg8YW9jRs36osvvtDBgwcrzMvJyZEkhYaGOrSHhobqxIkT9j7e3t5q1qxZhT6Xl69MYmKi5s+ff73lA6bh4eHBac8AAABO1Kh+9jx58qSeeuoprVu3Tr6+vlX2u/K0H8Mwrnkq0LX6zJkzR4WFhfbp5MmTNSseAAAAAGqgUYW91NRU5ebmKiYmRp6envL09FRKSopeeOEFeXp62o/oXXmELjc31z7PZrOprKxMBQUFVfapjI+PjwIDAx0mAAAAAHCWRhX2+vXrp4yMDKWnp9unbt26afTo0UpPT1fr1q1ls9mUnJxsX6asrEwpKSnq2bOnJCkmJkZeXl4OfbKzs3X48GF7HwAAAABwtUZ1zV5AQICio6Md2po2baqgoCB7e3x8vBYuXKi2bduqbdu2Wrhwofz9/TVq1ChJktVq1YQJEzRjxgwFBQWpefPmmjlzpjp16mS/OycAAAAAuFqjCnvVMWvWLJWUlGjy5MkqKChQ9+7dtWPHDvsz9iTp+eefl6enp0aMGKGSkhL169dPSUlJ3GwCAAAAgNtoVKdxVmbXrl1atmyZ/bXFYlFCQoKys7N17tw5paSkVDga6Ovrq+XLlys/P19nz57V1q1bFRERUc+VAwDMbuXKlYqKipKvr69iYmK0Z8+eq/Zfv369OnfuLH9/f4WFhemRRx5Rfn5+PVULAHA3jT7sAQDgjjZt2qT4+HjNnTtXaWlp6tWrlwYNGqSsrKxK++/du1djx47VhAkTdOTIEb311ls6ePCgJk6cWM+VAwDcBWEPAAA3tHTpUk2YMEETJ05Ux44dtWzZMkVERGjVqlWV9j9w4IBuvvlmTZs2TVFRUfrVr36lJ554QocOHarnygEA7oKwBwCAmykrK1Nqaqri4uIc2uPi4rRv375Kl+nZs6dOnTqlbdu2yTAM/fDDD3r77bd177331kfJAAA3RNgDAMDN5OXlqby8vMLzW0NDQys8C/aynj17av369Ro5cqS8vb1ls9l04403avny5VV+TmlpqYqKihwmAIB5EPYAAHBTFovF4bVhGBXaLjt69KimTZumP/7xj0pNTdX27duVmZmpSZMmVfn+iYmJslqt9ombjQGAuRD2AABwM8HBwfLw8KhwFC83N7fC0b7LEhMTdccdd+h3v/udbr31Vg0cOFArV67Ua6+9puzs7EqXmTNnjgoLC+3TyZMn63wsAADXIewBAOBmvL29FRMTo+TkZIf25ORk9ezZs9Jlzp49qyZNHHfrl5//ahhGpcv4+PgoMDDQYQIAmAdhDwAANzR9+nT95S9/0WuvvaZjx47p6aefVlZWlv20zDlz5mjs2LH2/kOGDNHmzZu1atUqffvtt/r00081bdo03X777QoPD3fVMAAALuTp6gIAAEBFI0eOVH5+vp555hllZ2crOjpa27ZtU6tWrSRJ2dnZDs/cGz9+vIqLi7VixQrNmDFDN954o+666y4tWrTIVUMAALgYYQ8AADc1efJkTZ48udJ5SUlJFdqmTp2qqVOnOrkqAEBDwWmcAAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJkTYAwAAAAATIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJkTYAwAAAAATIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJkTYAwAAAAATIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChD0AAAAAMCHCHgAAAACYUKMLe6tWrdKtt96qwMBABQYGKjY2Vn/729/s8w3DUEJCgsLDw+Xn56c+ffroyJEjDu9RWlqqqVOnKjg4WE2bNtV9992nU6dO1fdQAAAAAKBKjS7stWzZUs8995wOHTqkQ4cO6a677tLQoUPtgW7x4sVaunSpVqxYoYMHD8pms2nAgAEqLi62v0d8fLy2bNmijRs3au/evTp9+rQGDx6s8vJyVw0LAAAAABw0urA3ZMgQ3XPPPWrXrp3atWunZ599VjfccIMOHDggwzC0bNkyzZ07V8OHD1d0dLTWrl2rs2fP6s0335QkFRYWavXq1VqyZIn69++vLl26aN26dcrIyNBHH33k4tEBAAAAwCWNLuz9XHl5uTZu3KgzZ84oNjZWmZmZysnJUVxcnL2Pj4+PevfurX379kmSUlNTdf78eYc+4eHhio6OtvepTGlpqYqKihwmAAAAAHCWRhn2MjIydMMNN8jHx0eTJk3Sli1b9Itf/EI5OTmSpNDQUIf+oaGh9nk5OTny9vZWs2bNquxTmcTERFmtVvsUERFRx6MCAAAAgP9olGGvffv2Sk9P14EDB/Tb3/5W48aN09GjR+3zLRaLQ3/DMCq0XelafebMmaPCwkL7dPLkyesbBAAAAABcRaMMe97e3mrTpo26deumxMREde7cWf/3f/8nm80mSRWO0OXm5tqP9tlsNpWVlamgoKDKPpXx8fGx3wH08gQAAAAAztIow96VDMNQaWmpoqKiZLPZlJycbJ9XVlamlJQU9ezZU5IUExMjLy8vhz7Z2dk6fPiwvQ8AAAAAuFqjC3t/+MMftGfPHv3rX/9SRkaG5s6dq127dmn06NGyWCyKj4/XwoULtWXLFh0+fFjjx4+Xv7+/Ro0aJUmyWq2aMGGCZsyYoY8//lhpaWl6+OGH1alTJ/Xv39/FowMAmMnKlSsVFRUlX19fxcTEaM+ePVftX1paqrlz56pVq1by8fHRLbfcotdee62eqgUAuBtPVxdQ33744QeNGTNG2dnZslqtuvXWW7V9+3YNGDBAkjRr1iyVlJRo8uTJKigoUPfu3bVjxw4FBATY3+P555+Xp6enRowYoZKSEvXr109JSUny8PBw1bAAACazadMmxcfHa+XKlbrjjjv08ssva9CgQTp69KgiIyMrXWbEiBH64YcftHr1arVp00a5ubm6cOFCPVcOAHAXFsMwDFcX0RgVFRXJarWqsLCQ6/fQIHzxxReKiYmRbdwy+dja2NtLc/6pnLXxSk1NVdeuXV1YIVA9DeX7t3v37uratatWrVplb+vYsaOGDRumxMTECv23b9+uBx98UN9++62aN29eq89sKOsGAMzGWd+/je40TgAA3F1ZWZlSU1MdnukqSXFxcVU+0/W9995Tt27dtHjxYrVo0ULt2rXTzJkzVVJSUuXn8AxYADC3RncaJwAA7i4vL0/l5eVXfe7rlb799lvt3btXvr6+2rJli/Ly8jR58mT99NNPVV63l5iYqPnz59d5/QAA98CRPQAA3FRNnvt68eJFWSwWrV+/XrfffrvuueceLV26VElJSVUe3eMZsABgbhzZAwDAzQQHB8vDw+Oqz329UlhYmFq0aCGr1Wpv69ixowzD0KlTp9S2bdsKy/j4+MjHx6duiwcAuA2O7AEA4Ga8vb0VExPj8ExXSUpOTq7yma533HGHvv/+e50+fdre9o9//ENNmjRRy5YtnVovAMA9EfYAAHBD06dP11/+8he99tprOnbsmJ5++mllZWVp0qRJki6dgjl27Fh7/1GjRikoKEiPPPKIjh49qt27d+t3v/udHn30Ufn5+blqGAAAF+I0TgAA3NDIkSOVn5+vZ555RtnZ2YqOjta2bdvUqlUrSVJ2draysrLs/W+44QYlJydr6tSp6tatm4KCgjRixAgtWLDAVUMAALgYYQ8AADc1efJkTZ48udJ5SUlJFdo6dOhQ4dRPAEDjxWmcAAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJkTYAwAAAAATIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJkTYAwAAAAATIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJkTYAwAAAAATIuwBAAAAgAkR9gAAAADAhAh7AAAAAGBChD0AAAAAMCHCHgAAAACYEGEPAAAAAEyIsAcAAAAAJtTowl5iYqL+67/+SwEBAQoJCdGwYcN0/Phxhz6GYSghIUHh4eHy8/NTnz59dOTIEYc+paWlmjp1qoKDg9W0aVPdd999OnXqVH0OBQAAAACq1OjCXkpKiqZMmaIDBw4oOTlZFy5cUFxcnM6cOWPvs3jxYi1dulQrVqzQwYMHZbPZNGDAABUXF9v7xMfHa8uWLdq4caP27t2r06dPa/DgwSovL3fFsAAAAADAgaerC6hv27dvd3i9Zs0ahYSEKDU1VXfeeacMw9CyZcs0d+5cDR8+XJK0du1ahYaG6s0339QTTzyhwsJCrV69Wm+88Yb69+8vSVq3bp0iIiL00UcfaeDAgfU+LgAAAAD4uUZ3ZO9KhYWFkqTmzZtLkjIzM5WTk6O4uDh7Hx8fH/Xu3Vv79u2TJKWmpur8+fMOfcLDwxUdHW3vc6XS0lIVFRU5TAAAAADgLI067BmGoenTp+tXv/qVoqOjJUk5OTmSpNDQUIe+oaGh9nk5OTny9vZWs2bNquxzpcTERFmtVvsUERFR18MBAAAAALtGHfaefPJJffnll9qwYUOFeRaLxeG1YRgV2q50tT5z5sxRYWGhfTp58mTtCwcANAorV65UVFSUfH19FRMToz179lRruU8//VSenp667bbbnFsgAMCtNdqwN3XqVL333nvauXOnWrZsaW+32WySVOEIXW5urv1on81mU1lZmQoKCqrscyUfHx8FBgY6TAAAVGXTpk2Kj4/X3LlzlZaWpl69emnQoEHKysq66nKFhYUaO3as+vXrV0+VAgDcVaMLe4Zh6Mknn9TmzZv1ySefKCoqymF+VFSUbDabkpOT7W1lZWVKSUlRz549JUkxMTHy8vJy6JOdna3Dhw/b+wAAcD2WLl2qCRMmaOLEierYsaOWLVumiIgIrVq16qrLPfHEExo1apRiY2PrqVIAgLtqdGFvypQpWrdund58800FBAQoJydHOTk5KikpkXTp9M34+HgtXLhQW7Zs0eHDhzV+/Hj5+/tr1KhRkiSr1aoJEyZoxowZ+vjjj5WWlqaHH35YnTp1st+dEwCA2iorK1NqaqrDjcAkKS4ursobgUmX7jD9zTffaN68edX6HG4eBgDm1ugevXD5F9E+ffo4tK9Zs0bjx4+XJM2aNUslJSWaPHmyCgoK1L17d+3YsUMBAQH2/s8//7w8PT01YsQIlZSUqF+/fkpKSpKHh0d9DQUAYFJ5eXkqLy+/6s3CrvT1119r9uzZ2rNnjzw9q7d7T0xM1Pz586+7XgCAe2p0Yc8wjGv2sVgsSkhIUEJCQpV9fH19tXz5ci1fvrwOqwMA4D+qe7Ow8vJyjRo1SvPnz1e7du2q/f5z5szR9OnT7a+Lioq4WzQAmEijC3sAALi74OBgeXh4XPVmYT9XXFysQ4cOKS0tTU8++aQk6eLFizIMQ56entqxY4fuuuuuCsv5+PjIx8fHOYMAALhco7tmDwAAd+ft7a2YmBiHG4FJUnJycqU3AgsMDFRGRobS09Pt06RJk9S+fXulp6ere/fu9VU6AMCNcGQPAAA3NH36dI0ZM0bdunVTbGysXnnlFWVlZWnSpEmSLp2C+d133+n1119XkyZNFB0d7bB8SEiIfH19K7QDABoPwh4AAG5o5MiRys/P1zPPPKPs7GxFR0dr27ZtatWqlaRLj/y51jP3AACNG2EPAAA3NXnyZE2ePLnSeUlJSVdd9lo3GgMAmB/X7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABNqdGFv9+7dGjJkiMLDw2WxWPTuu+86zDcMQwkJCQoPD5efn5/69OmjI0eOOPQpLS3V1KlTFRwcrKZNm+q+++7TqVOn6nEUwPXLysrSF198UWHKyspydWkAAACoA40u7J05c0adO3fWihUrKp2/ePFiLV26VCtWrNDBgwdls9k0YMAAFRcX2/vEx8dry5Yt2rhxo/bu3avTp09r8ODBKi8vr69hANclKytL7Tt0VExMTIWpfYeOBD4AAAATaHRhb9CgQVqwYIGGDx9eYZ5hGFq2bJnmzp2r4cOHKzo6WmvXrtXZs2f15ptvSpIKCwu1evVqLVmyRP3791eXLl20bt06ZWRk6KOPPqrv4QC1kpeXp3MlZxU0eIZs45bZp6DBM3Su5Kzy8vJcXSIASStXrlRUVJR8fX0VExOjPXv2VNl38+bNGjBggG666SYFBgYqNjZWH374YT1WCwBwN40u7F1NZmamcnJyFBcXZ2/z8fFR7969tW/fPklSamqqzp8/79AnPDxc0dHR9j6VKS0tVVFRkcMEuJpXUIR8bG3sk1dQhKtLAvD/bdq0SfHx8Zo7d67S0tLUq1cvDRo0qMoj77t379aAAQO0bds2paamqm/fvhoyZIjS0tLquXIAgLvwdHUB7iQnJ0eSFBoa6tAeGhqqEydO2Pt4e3urWbNmFfpcXr4yiYmJmj9/fh1XDLi/rKysSo8UBgcHKzIy0gUVAQ3D0qVLNWHCBE2cOFGStGzZMn344YdatWqVEhMTK/RftmyZw+uFCxfqr3/9q7Zu3aouXbrUR8kAADdD2KuExWJxeG0YRoW2K12rz5w5czR9+nT766KiIkVEcBQF5nb52sBzJWcrzPP189fxr44R+IBKlJWVKTU1VbNnz3Zoj4uLu+pZJD938eJFFRcXq3nz5s4oEQDQABD2fsZms0m6dPQuLCzM3p6bm2s/2mez2VRWVqaCggKHo3u5ubnq2bNnle/t4+MjHx8fJ1UOuKefXxv481NEz+efVP77S5SXl0fYAyqRl5en8vLySs80udpZJD+3ZMkSnTlzRiNGjKiyT2lpqUpLS+2vucQAAMyFa/Z+JioqSjabTcnJyfa2srIypaSk2INcTEyMvLy8HPpkZ2fr8OHDVw17QGPGtYFA7dTmTBNJ2rBhgxISErRp0yaFhIRU2S8xMVFWq9U+ccYJAJhLozuyd/r0af3zn/+0v87MzFR6erqaN2+uyMhIxcfHa+HChWrbtq3atm2rhQsXyt/fX6NGjZIkWa1WTZgwQTNmzFBQUJCaN2+umTNnqlOnTurfv7+rhgUAMJHg4GB5eHhUOIr38zNNqrJp0yZNmDBBb7311jX3S1xiAADm1ujC3qFDh9S3b1/768s7uXHjxikpKUmzZs1SSUmJJk+erIKCAnXv3l07duxQQECAfZnnn39enp6eGjFihEpKStSvXz8lJSXJw8Oj3scDADAfb29vxcTEKDk5Wb/+9a/t7cnJyRo6dGiVy23YsEGPPvqoNmzYoHvvvfean8MlBgBgbo0u7PXp00eGYVQ532KxKCEhQQkJCVX28fX11fLly7V8+XInVAgAwKUfI8eMGaNu3bopNjZWr7zyirKysjRp0iRJl47Kfffdd3r99dclXQp6Y8eO1f/93/+pR48e9qOCfn5+slqtLhsHAMB1Gl3YAwCgIRg5cqTy8/P1zDPPKDs7W9HR0dq2bZtatWol6dL14j9/5t7LL7+sCxcuaMqUKZoyZYq9/fKZKwCAxoewBwCAm5o8ebImT55c6bwrA9yuXbucXxAAoEHhbpwAAAAAYEKEPQAAAAAwIU7jBFDBsWPHqtUGAAAA90XYA2Dn4R8oD29fPfzww5XP9/aVh39gPVcFAACA2iDsAbDzDAyRbcJKlZ8tqnS+h3+gPAND6rkqAAAA1AZhD4ADz8AQAh0AAIAJcIMWAAAAADAhwh4AAAAAmBBhDwAAAABMiLAHAAAAACZE2AMAAAAAE+JunADqBA9iBwAAcC+EPQDXhQexAwAAuCfCHoDrwoPYAQAA3BNhD8B140HsAAAA7oewB8BlqrqmLzg4WJGRkfVcDQAAgLkQ9gATy8rKUl5eXoV2V9845VrX+fn6+ev4V8cIfAAAANeBsAeYVFZWltp36KhzJWcrne/KG6dc7Tq/8/knlf/+EuXl5RH2AAAArgNhDzCpvLw8nSs5q6DBM+QVFFFhvqtvnMJ1fgAAAM5F2ANMzisoQj62Nq4uAwAAAPWsiasLAAAAAADUPcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACXm6ugAA1y8rK0t5eXkObceOHXNRNXWjqvqDg4MVGRlZz9UAAAA0PBzZuw4rV65UVFSUfH19FRMToz179ri6JDRCWVlZat+ho2JiYhymhx9+WB7evvLwD3R1iTXi4R8oD29fPfzwwxXGFBMTo/YdOiorK8vVZQL1oqb7mZSUFMXExMjX11etW7fWSy+9VE+VAgDcEUf2amnTpk2Kj4/XypUrdccdd+jll1/WoEGDdPToUY46oF7l5eXpXMlZBQ2eIa+gCId5Hv6B8gwMcVFlteMZGCLbhJUqP1tUYd75/JPKf3+J8vLy+DuD6dV0P5OZmal77rlHjz32mNatW6dPP/1UkydP1k033aT777/fBSMAALiaxTAMw9VFNETdu3dX165dtWrVKntbx44dNWzYMCUmJl5z+aKiIlmtVhUWFiowsGEdeYF7+eKLLxQTEyPbuGXysbVxdTlOVZrzT+WsjVdqaqq6du3q6nLQQDWU79+a7md+//vf67333nM4BXrSpEn6+9//rv3791frMxvKugEAs3HW9y9H9mqhrKxMqampmj17tkN7XFyc9u3bV+kypaWlKi0ttb8uLCyUdGnD1lZ6err+/ve/13p5mMPx48clSaXfHdPFsnMursa5zv+YKUl67bXX9Omnn7q4GrhS586dddttt9Vq2cvfu+78W2dt9jP79+9XXFycQ9vAgQO1evVqnT9/Xl5eXhWWcca+CQBQc87aNxH2aiEvL0/l5eUKDQ11aA8NDVVOTk6lyyQmJmr+/PkV2iMiIirpDdRcwUcvu7qEevPiiy+6ugSYQHFxsaxWq6vLqFRt9jM5OTmV9r9w4YLy8vIUFhZWYRn2TQDgXvLz8+t030TYuw4Wi8XhtWEYFdoumzNnjqZPn25/ffHiRf30008KCgqqcpmrKSoqUkREhE6ePGmaU23MOCbJnOMy45gkc46LMVVkGIaKi4sVHh7uhOrqVk32M1X1r6z9siv3Tf/+97/VqlUrZWVluW0QdgUz/h3VFdZN5VgvVWPdVK6wsFCRkZFq3rx5nb4vYa8WgoOD5eHhUeHX1dzc3Aq/ql7m4+MjHx8fh7Ybb7zxumsJDAw03R+KGcckmXNcZhyTZM5xMSZH7h5karOfsdlslfb39PRUUFBQpctUtm+SLq0fs/17qQtm/DuqK6ybyrFeqsa6qVyTJnX7sAQevVAL3t7eiomJUXJyskN7cnKyevbs6aKqAABmUZv9TGxsbIX+O3bsULdu3Sq9Xg8AYH6EvVqaPn26/vKXv+i1117TsWPH9PTTTysrK0uTJk1ydWkAABO41n5mzpw5Gjt2rL3/pEmTdOLECU2fPl3Hjh3Ta6+9ptWrV2vmzJmuGgIAwMU4jbOWRo4cqfz8fD3zzDPKzs5WdHS0tm3bplatWtXL5/v4+GjevHmVnn7TUJlxTJI5x2XGMUnmHBdjariutZ/Jzs5WVlaWvX9UVJS2bdump59+Wi+++KLCw8P1wgsv1OgZe41l3dYU66VqrJvKsV6qxrqpnLPWC8/ZAwAAAAAT4jROAAAAADAhwh4AAAAAmBBhDwAAAABMiLAHAAAAACZE2GtAnn32WfXs2VP+/v7VfiD7+PHjZbFYHKYePXo4t9AaqM2YDMNQQkKCwsPD5efnpz59+ujIkSPOLbQGCgoKNGbMGFmtVlmtVo0ZM0b//ve/r7qMO26nlStXKioqSr6+voqJidGePXuu2j8lJUUxMTHy9fVV69at9dJLL9VTpdVXkzHt2rWrwjaxWCz66quv6rHiq9u9e7eGDBmi8PBwWSwWvfvuu9dcpiFsp5qOqyFsK3dixr/tulCT9bJ582YNGDBAN910kwIDAxUbG6sPP/ywHqutPzX993LZp59+Kk9PT912223OLdCFarpuSktLNXfuXLVq1Uo+Pj665ZZb9Nprr9VTtfWnputl/fr16ty5s/z9/RUWFqZHHnlE+fn59VRt/XDl/pqw14CUlZXpgQce0G9/+9saLXf33XcrOzvbPm3bts1JFdZcbca0ePFiLV26VCtWrNDBgwdls9k0YMAAFRcXO7HS6hs1apTS09O1fft2bd++Xenp6RozZsw1l3On7bRp0ybFx8dr7ty5SktLU69evTRo0CCH27z/XGZmpu655x716tVLaWlp+sMf/qBp06bpnXfeqefKq1bTMV12/Phxh+3Stm3beqr42s6cOaPOnTtrxYoV1erfELaTVPNxXebO28pdmPFvuy7UdL3s3r1bAwYM0LZt25Samqq+fftqyJAhSktLq+fKnau235uFhYUaO3as+vXrV0+V1r/arJsRI0bo448/1urVq3X8+HFt2LBBHTp0qMeqna+m62Xv3r0aO3asJkyYoCNHjuitt97SwYMHNXHixHqu3Llcur820OCsWbPGsFqt1eo7btw4Y+jQoU6tpy5Ud0wXL140bDab8dxzz9nbzp07Z1itVuOll15yYoXVc/ToUUOSceDAAXvb/v37DUnGV199VeVy7radbr/9dmPSpEkObR06dDBmz55daf9Zs2YZHTp0cGh74oknjB49ejitxpqq6Zh27txpSDIKCgrqobrrJ8nYsmXLVfs0hO10peqMq6FtK1cy4992XajpeqnML37xC2P+/Pl1XZpL1Xa9jBw50vjv//5vY968eUbnzp2dWKHr1HTd/O1vfzOsVquRn59fH+W5TE3Xy//+7/8arVu3dmh74YUXjJYtWzqtRler7/01R/YagV27dikkJETt2rXTY489ptzcXFeXVGuZmZnKyclRXFycvc3Hx0e9e/fWvn37XFjZJfv375fValX37t3tbT169JDVar1mfe6yncrKypSamuqwjiUpLi6uyjHs37+/Qv+BAwfq0KFDOn/+vNNqra7ajOmyLl26KCwsTP369dPOnTudWabTuft2ul5m2lbOYMa/7bpwPd8Pl128eFHFxcVq3ry5M0p0idqulzVr1uibb77RvHnznF2iy9Rm3bz33nvq1q2bFi9erBYtWqhdu3aaOXOmSkpK6qPkelGb9dKzZ0+dOnVK27Ztk2EY+uGHH/T222/r3nvvrY+S3VZdfvcS9kxu0KBBWr9+vT755BMtWbJEBw8e1F133aXS0lJXl1YrOTk5kqTQ0FCH9tDQUPs8V8rJyVFISEiF9pCQkKvW507bKS8vT+Xl5TVaxzk5OZX2v3DhgvLy8pxWa3XVZkxhYWF65ZVX9M4772jz5s1q3769+vXrp927d9dHyU7h7tuptsy4rZzBjH/bdaE26+VKS5Ys0ZkzZzRixAhnlOgStVkvX3/9tWbPnq3169fL09OzPsp0idqsm2+//VZ79+7V4cOHtWXLFi1btkxvv/22pkyZUh8l14varJeePXtq/fr1GjlypLy9vWWz2XTjjTdq+fLl9VGy26rL717z/iU2EAkJCZo/f/5V+xw8eFDdunWr1fuPHDnS/t/R0dHq1q2bWrVqpQ8++EDDhw+v1Xtei7PHJEkWi8XhtWEYFdrqUnXHVFlt0rXrc8V2upaaruPK+lfW7ko1GVP79u3Vvn17++vY2FidPHlSf/7zn3XnnXc6tU5nagjbqabMuq2cxYx/23WhtvuVDRs2KCEhQX/9618r/bGvoavueikvL9eoUaM0f/58tWvXrr7Kc6ma/Ju5ePGiLBaL1q9fL6vVKklaunSpfvOb3+jFF1+Un5+f0+utLzVZL0ePHtW0adP0xz/+UQMHDlR2drZ+97vfadKkSVq9enV9lOu26uq7l7DnYk8++aQefPDBq/a5+eab6+zzwsLC1KpVK3399dd19p5XcuaYbDabpEu/eISFhdnbc3NzK/wCUpeqO6Yvv/xSP/zwQ4V5P/74Y43qq4/tVJXg4GB5eHhU+BXuauvYZrNV2t/T01NBQUFOq7W6ajOmyvTo0UPr1q2r6/Lqjbtvp7rU0LeVM5jxb7suXM/3w6ZNmzRhwgS99dZb6t+/vzPLrHc1XS/FxcU6dOiQ0tLS9OSTT0q6FHAMw5Cnp6d27Nihu+66q15qd7ba/JsJCwtTixYt7EFPkjp27CjDMHTq1ClT3FCqNuslMTFRd9xxh373u99Jkm699VY1bdpUvXr10oIFCxz+X68xqcvvXsKeiwUHBys4OLjePi8/P18nT5506h+PM8cUFRUlm82m5ORkdenSRdKlc8RTUlK0aNEip3ymVP0xxcbGqrCwUJ9//rluv/12SdJnn32mwsJC9ezZs9qfVx/bqSre3t6KiYlRcnKyfv3rX9vbk5OTNXTo0EqXiY2N1datWx3aduzYoW7dusnLy8up9VZHbcZUmbS0tAa943H37VSXGvq2cgYz/m3Xhdp+P2zYsEGPPvqoNmzYYMrri2q6XgIDA5WRkeHQtnLlSn3yySd6++23FRUV5fSa60tt/s3ccccdeuutt3T69GndcMMNkqR//OMfatKkiVq2bFkvdTtbbdbL2bNnK5zy6+HhIek/R7Iaozr97q3xLV3gMidOnDDS0tKM+fPnGzfccIORlpZmpKWlGcXFxfY+7du3NzZv3mwYhmEUFxcbM2bMMPbt22dkZmYaO3fuNGJjY40WLVoYRUVFrhqGg5qOyTAM47nnnjOsVquxefNmIyMjw3jooYeMsLAwtxnT3Xffbdx6663G/v37jf379xudOnUyBg8e7NDH3bfTxo0bDS8vL2P16tXG0aNHjfj4eKNp06bGv/71L8MwDGP27NnGmDFj7P2//fZbw9/f33j66aeNo0ePGqtXrza8vLyMt99+2yX1V6amY3r++eeNLVu2GP/4xz+Mw4cPG7NnzzYkGe+8846rhlBBcXGx/W9GkrF06VIjLS3NOHHihGEYDXM7GUbNx9UQtpW7MOPfdl2o6Xp58803DU9PT+PFF180srOz7dO///1vVw3BKWq6Xq5k5rtx1nTdFBcXGy1btjR+85vfGEeOHDFSUlKMtm3bGhMnTnTVEJyiputlzZo1hqenp7Fy5Urjm2++Mfbu3Wt069bNuP322101BKdw5f6asNeAjBs3zpBUYdq5c6e9jyRjzZo1hmEYxtmzZ424uDjjpptuMry8vIzIyEhj3LhxRlZWlmsGUImajskwLj1+Yd68eYbNZjN8fHyMO++808jIyKj/4quQn59vjB492ggICDACAgKM0aNHV7glfEPYTi+++KLRqlUrw9vb2+jatauRkpJinzdu3Dijd+/eDv137dpldOnSxfD29jZuvvlmY9WqVfVc8bXVZEyLFi0ybrnlFsPX19do1qyZ8atf/cr44IMPXFB11S4/cuDKady4cYZhNNztVNNxNYRt5U7M+LddF2qyXnr37n3Vf6NmUtN/Lz9n5rBnGDVfN8eOHTP69+9v+Pn5GS1btjSmT59unD17tp6rdr6arpcXXnjB+MUvfmH4+fkZYWFhxujRo41Tp07Vc9XO5cr9tcUwGvExUgAAAAAwKR69AAAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAaiEpKUk33nhjjZYZP368hg0b5pR6AAC4EmEPAGB6L730kgICAnThwgV72+nTp+Xl5aVevXo59N2zZ48sFov+8Y9/XPU9R44cec0+tXHzzTdr2bJldf6+AIDGh7AHADC9vn376vTp0zp06JC9bc+ePbLZbDp48KDOnj1rb9+1a5fCw8PVrl27q76nn5+fQkJCnFYzAADXi7AHADC99u3bKzw8XLt27bK37dq1S0OHDtUtt9yiffv2ObT37dtXZWVlmjVrllq0aKGmTZuqe/fuDstXdhrnggULFBISooCAAE2cOFGzZ8/WbbfdVqGeP//5zwoLC1NQUJCmTJmi8+fPS5L69OmjEydO6Omnn5bFYpHFYpEknThxQkOGDFGzZs3UtGlT/fKXv9S2bdvqbP0AAMyJsAcAaBT69OmjnTt32l/v3LlTffr0Ue/eve3tZWVl2r9/v/r27atHHnlEn376qTZu3Kgvv/xSDzzwgO6++259/fXXlb7/+vXr9eyzz2rRokVKTU1VZGSkVq1aVaHfzp079c0332jnzp1au3atkpKSlJSUJEnavHmzWrZsqWeeeUbZ2dnKzs6WJE2ZMkWlpaXavXu3MjIytGjRIt1www11vIYAAGbj6eoCAACoD3369NHTTz+tCxcuqKSkRGlpabrzzjtVXl6uF154QZJ04MABlZSUqE+fPnrsscd06tQphYeHS5Jmzpyp7du3a82aNVq4cGGF91++fLkmTJigRx55RJL0xz/+UTt27NDp06cd+jVr1kwrVqyQh4eHOnTooHvvvVcff/yxHnvsMTVv3lweHh4KCAiQzWazL5OVlaX7779fnTp1kiS1bt3aKesIAGAuHNkDADQKffv21ZkzZ3Tw4EHt2bNH7dq1U0hIiHr37q2DBw/qzJkz2rVrlyIjI/XFF1/IMAy1a9dON9xwg31KSUnRN998U+n7Hz9+XLfffrtD25WvJemXv/ylPDw87K/DwsKUm5t71dqnTZumBQsW6I477tC8efP05Zdf1mINAAAaG47sAQAahTZt2qhly5bauXOnCgoK1Lt3b0mSzWZTVFSUPv30U+3cuVN33XWXLl68KA8PD6WmpjoEM0lXPX3y8jV2lxmGUaGPl5dXhWUuXrx41donTpyogQMH6oMPPtCOHTuUmJioJUuWaOrUqVddDgDQuHFkDwDQaPTt21e7du3Srl271KdPH3t779699eGHH+rAgQPq27evunTpovLycuXm5qpNmzYO089Pr/y59u3b6/PPP3do+/ndP6vL29tb5eXlFdojIiI0adIkbd68WTNmzNCrr75a4/cGADQuhD0AQKPRt29f7d27V+np6fYje9KlsPfqq6/q3Llz6tu3r9q1a6fRo0dr7Nix2rx5szIzM3Xw4EEtWrSoyrtgTp06VatXr9batWv19ddfa8GCBfryyy8rHO27lptvvlm7d+/Wd999p7y8PElSfHy8PvzwQ2VmZuqLL77QJ598oo4dO9Z+RQAAGgXCHgCg0ejbt69KSkrUpk0bhYaG2tt79+6t4uJi3XLLLYqIiJAkrVmzRmPHjtWMGTPUvn173Xffffrss8/s8680evRozZkzRzNnzlTXrl2VmZmp8ePHy9fXt0Y1PvPMM/rXv/6lW265RTfddJMkqby8XFOmTFHHjh119913q3379lq5cmUt1wIAoLGwGJVdUAAAAK7bgAEDZLPZ9MYbb7i6FABAI8QNWgAAqANnz57VSy+9pIEDB8rDw0MbNmzQRx99pOTkZFeXBgBopDiyBwBAHSgpKdGQIUP0xRdfqLS0VO3bt9d///d/a/jw4a4uDQDQSBH2AAAAAMCEuEELAAAAAJgQYQ8AAAAATIiwBwAAAAAmRNgDAAAAABMi7AEAAACACRH2AAAAAMCECHsAAAAAYEKEPQAAAAAwIcIeAAAAAJjQ/wNpc5pzPE0sHwAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 1000x1000 with 6 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plot_weight_distribution(model_baseline_pruned)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# AUC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 100,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Todo"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# HLS4ML - Baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Lets check if this model can be implemented completely unrolled (=parallel)\n",
    "for layer in model_baseline_sequencial_pruned.layers:\n",
    "    if layer.__class__.__name__ in ['Conv2D', 'Dense']:\n",
    "        w = layer.get_weights()[0]\n",
    "        layersize = np.prod(w.shape)\n",
    "        print(\"{}: {}\".format(layer.name,layersize)) # 0 = weights, 1 = biases\n",
    "        if (layersize > 4096): # assuming that shape[0] is batch, i.e., 'None'\n",
    "           print(\"Layer {} is too large ({}), are you sure you want to train?\".format(layer.name,layersize))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## Comentado"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 102,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# import hls4ml\n",
    "# from hls4ml.converters import convert_from_keras_model\n",
    "# import plotting\n",
    "\n",
    "# granularity='name'\n",
    "\n",
    "\n",
    "# '''hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "# hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "# hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "# '''\n",
    "\n",
    "\n",
    "\n",
    "# if granularity=='name':\n",
    "\n",
    "#     config = hls4ml.utils.config_from_keras_model(model_baseline_pruned, granularity='name') \n",
    "\n",
    "#     # Set the precision and reuse factor for the full model\n",
    "#     config['Model']['Precision'] = 'ap_fixed<24,18>'\n",
    "#     config['Model']['ReuseFactor'] = 64\n",
    "#     config['Model']['Strategy'] = 'Resource'\n",
    "\n",
    "#     precision='ap_fixed<24,18>'\n",
    "#     precision_conv_w=['ap_fixed<8,2>','ap_fixed<8,0>','ap_fixed<8,0>','ap_fixed<8,0>']\n",
    "#     precision_dense_w=['ap_fixed<8,0>','ap_fixed<8,2>']\n",
    "#     precision_conv_r=['ap_fixed<24,18>','ap_fixed<24,18>','ap_fixed<24,18>','ap_fixed<24,18>']\n",
    "\n",
    "#     precision_bn_conv_scale=['ap_fixed<10,0>','ap_fixed<8,2>','ap_fixed<8,2>','ap_fixed<8,2>']\n",
    "#     precision_bn_conv_bias=['ap_fixed<10,0>','ap_fixed<10,2>','ap_fixed<10,2>','ap_fixed<8,2>']\n",
    "\n",
    "#     precision_bn_dense_scale=['ap_fixed<10,6>','ap_fixed<24,6>']\n",
    "#     precision_bn_dense_bias=['ap_fixed<10,6>','ap_fixed<24,6>']\n",
    "\n",
    "#     config['LayerName']['output_softmax']['Strategy'] ='Stable'\n",
    "#     config['LayerName']['Input_layer']['Precision']      = 'ap_fixed<16,16>'\n",
    "    \n",
    "#     #precision_bias='ap_fixed<10,2>'\n",
    "    \n",
    "#     reuse_conv=[64,64,64,64]\n",
    "#     reuse_dense=[64,64]\n",
    "#     reuse_factor = 64\n",
    "    \n",
    "#     for i in range(3):\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)]['Precision']['weight'] = precision_conv_w[i]\n",
    "#         #config['LayerName']['Conv_'+str(i)]['Precision']['bias']   = precision_bias\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)]['Precision']['result'] = precision_conv_r[i]\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)+'_linear']['Precision']    = precision\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)+'_linear']['table_t']      = precision\n",
    "#         config['LayerName']['BN_conv'+str(i)]['Precision']['scale']= precision_bn_conv_scale[i]\n",
    "#         config['LayerName']['BN_conv'+str(i)]['Precision']['bias'] = precision_bn_conv_bias[i]\n",
    "#         config['LayerName']['act_Cov_'+str(i)]['Precision']        = precision\n",
    "#         config['LayerName']['act_Cov_'+str(i)]['table_t']          = precision\n",
    "#         config['LayerName']['AvgPool2D_'+str(i)]['Precision']      = precision\n",
    "\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)]['ReuseFactor']=            reuse_conv[i]\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)+'_linear']['ReuseFactor']=  reuse_conv[i]\n",
    "#         config['LayerName']['Conv_Layer_'+str(i)+'_linear']['ReuseFactor']=  reuse_conv[i]\n",
    "#         config['LayerName']['BN_conv'+str(i)]['ReuseFactor']=          reuse_conv[i]\n",
    "#         config['LayerName']['BN_conv'+str(i)]['ReuseFactor']=          reuse_conv[i]\n",
    "#         config['LayerName']['act_Cov_'+str(i)]['ReuseFactor']=         reuse_conv[i]\n",
    "#         config['LayerName']['act_Cov_'+str(i)]['ReuseFactor']=         reuse_conv[i]\n",
    "#         config['LayerName']['AvgPool2D_'+str(i)]['ReuseFactor']=       reuse_conv[i]\n",
    "\n",
    "\n",
    "\n",
    "#     for i in range(2):\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)]['ReuseFactor']=           reuse_dense[i]\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)+'_linear']['ReuseFactor']= reuse_dense[i]\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)+'_linear']['ReuseFactor']= reuse_dense[i]\n",
    "#         config['LayerName']['BN_dense'+str(i)]['ReuseFactor']=         reuse_dense[i]\n",
    "#         config['LayerName']['BN_dense'+str(i)]['ReuseFactor']=         reuse_dense[i]\n",
    "#         config['LayerName']['ACT_Dense_'+str(i)]['ReuseFactor']=       reuse_dense[i]\n",
    "#         config['LayerName']['ACT_Dense_'+str(i)]['ReuseFactor']=       reuse_dense[i]\n",
    "\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)]['Precision']['weight'] = precision_dense_w[i]\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)]['Precision']['bias']   = precision\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)]['Precision']['result'] = 'ap_fixed<16,4>'\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)+'_linear']['Precision'] = precision\n",
    "#         config['LayerName']['Dense_Layer_'+str(i)+'_linear']['table_t']   = precision\n",
    "#         config['LayerName']['BN_dense'+str(i)]['Precision']         = precision_bn_dense_scale[i]\n",
    "#         config['LayerName']['BN_dense'+str(i)]['bias']              = precision_bn_dense_bias[i]\n",
    "#         config['LayerName']['ACT_Dense_'+str(i)]['Precision']       = precision\n",
    "#         config['LayerName']['ACT_Dense_'+str(i)]['table_t']         = precision\n",
    "\n",
    "#     config['LayerName']['output_dense']['Precision']['weight']  =precision\n",
    "#     config['LayerName']['output_dense']['Precision']['bias']    =precision\n",
    "#     config['LayerName']['output_dense']['Precision']['result']  =precision\n",
    "#     config['LayerName']['output_dense_linear']['Precision']     =precision\n",
    "#     config['LayerName']['output_dense_linear']['table_t']       =precision\n",
    "#     config['LayerName']['output_softmax']['Precision']          ='ap_fixed<24,4,AP_RND,AP_SAT>'\n",
    "#     config['LayerName']['output_softmax']['exp_table_t']        ='ap_fixed<24,4,AP_RND,AP_SAT>'\n",
    "#     config['LayerName']['output_softmax']['inv_table_t']        ='ap_fixed<24,4,AP_RND,AP_SAT>'\n",
    "\n",
    "#     config['LayerName']['output_dense']['ReuseFactor']=         reuse_factor\n",
    "#     config['LayerName']['output_dense']['ReuseFactor']=         reuse_factor\n",
    "#     config['LayerName']['output_dense']['ReuseFactor']=         reuse_factor\n",
    "#     config['LayerName']['output_dense_linear']['ReuseFactor'] = reuse_factor\n",
    "#     config['LayerName']['output_dense_linear']['ReuseFactor'] = reuse_factor\n",
    "#     config['LayerName']['output_softmax']['ReuseFactor'] =      reuse_factor\n",
    "#     config['LayerName']['output_softmax']['ReuseFactor'] =      reuse_factor\n",
    "#     config['LayerName']['output_softmax']['ReuseFactor'] =      reuse_factor\n",
    "\n",
    "# else:\n",
    "#     config = hls4ml.utils.config_from_keras_model(model_baseline_pruned, granularity='model') \n",
    "#     config['Model']['Precision']='ap_fixed<32,16>'\n",
    "#     config['Model']['ReuseFactor']=100\n",
    "#     config['Model']['Strategy']='Resource'\n",
    "\n",
    "# #cfg = hls4ml.converters.create_vivado_config()\n",
    "# cfg = hls4ml.converters.create_config()\n",
    "# cfg['IOType']     = 'io_stream' # Must set this if using CNNs!\n",
    "# cfg['HLSConfig']  = config\n",
    "# cfg['KerasModel'] = model_baseline_pruned\n",
    "# cfg['OutputDir']  = 'cnn_pruned/'\n",
    "# cfg['XilinxPart'] = 'xczu7ev-ffvc1156-2-e'\n",
    "# cfg['Backend']='Vivado'\n",
    "\n",
    "# hls_model = hls4ml.converters.keras_to_hls(cfg)\n",
    "# hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# hls4ml.model.profiling.numerical(model=model_baseline_pruned, hls_model=hls_model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 104,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 105,
   "metadata": {},
   "outputs": [],
   "source": [
    "# samples=100 #number of samples to test the model\n",
    "# x_train_reduced=x_train[:samples]\n",
    "\n",
    "# x_train_reduced=x_train_reduced.astype('float32') #Invalid type (int16)\n",
    "# x_train_reduced=np.ascontiguousarray(x_train_reduced)\n",
    "\n",
    "# y_pruned=model_baseline_pruned.predict(x_train_reduced)\n",
    "# y_pruned= np.argmax(y_pruned, axis=1)\n",
    "# n_correct=np.sum(np.equal(y_pruned,y_train[:samples])) #n_correct is the number of correct predictions\n",
    "# print('Model Prunned')\n",
    "# print(n_correct)\n",
    "# print('Accuracy: {}%'.format((n_correct/samples)*100))\n",
    "# print('')\n",
    "\n",
    "\n",
    "# print('HLS Model')\n",
    "# y_hls=hls_model.predict(x_train_reduced)\n",
    "# y_hls = np.argmax(y_hls, axis=1)\n",
    "# n_correct=np.sum(np.equal(y_hls,y_train[:samples]))    #n_correct is the number of correct predictions\n",
    "# print(n_correct)\n",
    "# print('Accuracy: {}%'.format((n_correct/samples)*100))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 106,
   "metadata": {},
   "outputs": [],
   "source": [
    "#pip install --force-reinstall numpy==1.24.4 mdit-py-plugins==0.3.1 myst-parser==0.18.1 numba==0.57.0"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Aqui sim"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 192,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0.7.1\n"
     ]
    }
   ],
   "source": [
    "print(hls4ml.__version__)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "'''\n",
    "Selecionar amostras para Andr\n",
    "\n",
    "y_testar=np.argmax(y_cat_test,axis=1)\n",
    "y_cat_test[1451]\n",
    "x_andre=x_test[[0,1280,1374,1451]]\n",
    "y_andre=y_cat_test[[0,1280,1374,1451]]\n",
    "y_andre\n",
    "\n",
    "np.save('x_andre.npy',x_andre)\n",
    "np.save('y_andre.npy',y_andre)\n",
    "'''"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "ERROR: pip's dependency resolver does not currently take into account all the packages that are installed. This behaviour is the source of the following dependency conflicts.\n",
    "myst-parser 0.18.1 requires mdit-py-plugins~=0.3.1, but you have mdit-py-plugins 0.4.0 which is incompatible.\n",
    "numba 0.57.0 requires numpy<1.25,>=1.21, but you have numpy 1.25.2 which is incompatible."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 193,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "q_conv2d_batchnorm_33\n",
      "q_activation_44\n",
      "max_pooling2d_33\n",
      "q_conv2d_batchnorm_34\n",
      "q_activation_45\n",
      "max_pooling2d_34\n",
      "q_conv2d_batchnorm_35\n",
      "q_activation_46\n",
      "max_pooling2d_35\n",
      "flatten_12\n",
      "q_dense_22\n",
      "batch_normalization_63\n",
      "q_activation_47\n",
      "q_dense_23\n",
      "batch_normalization_64\n",
      "q_activation_48\n",
      "dense_14\n",
      "activation_12\n"
     ]
    }
   ],
   "source": [
    "for layer in qmodel_sequencial.layers:\n",
    "    print(layer.name)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_input, layer type: InputLayer, input shapes: [[None, 64, 32, 1]], output shape: [None, 64, 32, 1]\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm, input shapes: [[None, 64, 32, 1]], output shape: [None, 62, 30, 16]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 62, 30, 16]], output shape: [None, 31, 30, 16]\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm, input shapes: [[None, 31, 30, 16]], output shape: [None, 29, 28, 32]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 29, 28, 32]], output shape: [None, 29, 28, 32]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 29, 28, 32]], output shape: [None, 14, 14, 32]\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm, input shapes: [[None, 14, 14, 32]], output shape: [None, 12, 12, 64]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 12, 12, 64]], output shape: [None, 12, 12, 64]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 12, 12, 64]], output shape: [None, 6, 6, 64]\n",
      "Layer name: flatten_1, layer type: Reshape, input shapes: [[None, 6, 6, 64]], output shape: [None, 2304]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 2304]], output shape: [None, 30]\n",
      "Layer name: batch_normalization_8, layer type: BatchNormalization, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: batch_normalization_9, layer type: BatchNormalization, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: dense_3, layer type: Dense, input shapes: [[None, 30]], output shape: [None, 4]\n",
      "Layer name: activation_1, layer type: Softmax, input shapes: [[None, 4]], output shape: [None, 4]\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_input, layer type: InputLayer, input shapes: [[None, 64, 32, 1]], output shape: [None, 64, 32, 1]\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm, input shapes: [[None, 64, 32, 1]], output shape: [None, 62, 30, 16]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 62, 30, 16]], output shape: [None, 31, 30, 16]\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm, input shapes: [[None, 31, 30, 16]], output shape: [None, 29, 28, 32]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 29, 28, 32]], output shape: [None, 29, 28, 32]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 29, 28, 32]], output shape: [None, 14, 14, 32]\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm, input shapes: [[None, 14, 14, 32]], output shape: [None, 12, 12, 64]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 12, 12, 64]], output shape: [None, 12, 12, 64]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 12, 12, 64]], output shape: [None, 6, 6, 64]\n",
      "Layer name: flatten_1, layer type: Reshape, input shapes: [[None, 6, 6, 64]], output shape: [None, 2304]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 2304]], output shape: [None, 30]\n",
      "Layer name: batch_normalization_8, layer type: BatchNormalization, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: batch_normalization_9, layer type: BatchNormalization, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: dense_3, layer type: Dense, input shapes: [[None, 30]], output shape: [None, 4]\n",
      "Layer name: activation_1, layer type: Softmax, input shapes: [[None, 4]], output shape: [None, 4]\n",
      "Creating HLS model\n",
      "WARNING: Cannot use \"Latency\" model strategy for q_conv2d_batchnorm layer. Switching to \"Resource\" strategy.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"q_conv2d_batchnorm_1\".Using ReuseFactor=288 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,16,18,24,36,48,72,144,288,576,1152,2304,4608.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"q_conv2d_batchnorm_2\".Using ReuseFactor=288 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,16,18,24,32,36,48,72,96,144,288,576,1152,2304,4608,9216,18432.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"q_dense_1\".Using ReuseFactor=300 instead. Valid ReuseFactor(s): 1,2,3,5,6,10,15,30,60,90,150,180,300,450,900.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"dense_3\".Using ReuseFactor=120 instead. Valid ReuseFactor(s): 1,2,3,5,6,10,15,30,60,120.\n",
      "----------------------------------------------------------------------------------\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n",
      "---------------------------\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "from hls4ml.converters import convert_from_keras_model\n",
    "import plotting\n",
    "\n",
    "\n",
    "# Then the QKeras model\n",
    "'''hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "'''\n",
    "\n",
    "reuse_model=256\n",
    "\n",
    "q_hls_config = hls4ml.utils.config_from_keras_model(model_quantized_sequencial_pruned, granularity='name')\n",
    "q_hls_config['Model']['ReuseFactor'] = reuse_model\n",
    "q_hls_config['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "q_hls_config['Model']['Strategy'] = 'Stable'\n",
    "\n",
    "\n",
    "#q_hls_config['LayerName']['activation_1']['Strategy'] = 'Resource'\n",
    "q_hls_config['LayerName']['q_conv2d_batchnorm_input']['Precision']      = 'ap_fixed<16,16>'\n",
    "\n",
    "#for layer in qmodel.layers:\n",
    "#   if ('conv' in layer.name.upper()) or ('dense' in layer.name.upper()):\n",
    "        #q_hls_config['LayerName'][layer.name]['ReuseFactor'] =    reuse_model\n",
    "    #if 'POOL' in layer.name.upper():\n",
    "    #    q_hls_config['LayerName'][layer.name]['Precision']='ap_fixed<32,16>'\n",
    "\n",
    "        \n",
    "#q_hls_config['LayerName']['output_dense']['ReuseFactor'] =        reuse_model\n",
    "#q_hls_config['LayerName']['output_softmax']['ReuseFactor'] =      reuse_model\n",
    "#q_hls_config['LayerName']['output_dense_linear']['ReuseFactor'] = reuse_model\n",
    "\n",
    "#q_hls_config['LayerName']['output_dense_linear']['ReuseFactor'] = reuse_model\n",
    "\n",
    "'''\n",
    "q_cfg = hls4ml.converters.create_config(backend='Vivado')\n",
    "q_cfg['IOType']     = 'io_stream' # Must set this if using CNNs!\n",
    "q_cfg['HLSConfig']  = q_hls_config\n",
    "q_cfg['KerasModel'] = qmodel_pruned\n",
    "q_cfg['OutputDir']  = 'q_cnn_pruned/hls4ml_model'\n",
    "#q_cfg['XilinxPart'] = 'xczu7ev-ffvc1156-2-e'\n",
    "'''\n",
    "#q_hls_model= hls4ml.converters.keras_to_hls(q_cfg)\n",
    "#q_hls_model.compile()\n",
    "\n",
    "q_hls_model_test = convert_from_keras_model(\n",
    "    model_quantized_sequencial_pruned,input_data_tb='data/x_andre.npy',output_data_tb='data/y_andre.npy' ,hls_config=q_hls_config, \n",
    "    part='xcu250-figd2104-2L-e', \n",
    "    output_dir= \"model_quantized_pruned_Andre/\", io_type= 'io_stream',\n",
    "    backend= \"Vivado\"\n",
    ")\n",
    "print(\"----------------------------------------------------------------------------------\")\n",
    "q_hls_model_test.compile()\n",
    "print(\"---------------------------\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_input, layer type: InputLayer, input shapes: [[None, 64, 32, 1]], output shape: [None, 64, 32, 1]\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm, input shapes: [[None, 64, 32, 1]], output shape: [None, 62, 30, 16]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 62, 30, 16]], output shape: [None, 31, 30, 16]\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm, input shapes: [[None, 31, 30, 16]], output shape: [None, 29, 28, 32]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 29, 28, 32]], output shape: [None, 29, 28, 32]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 29, 28, 32]], output shape: [None, 14, 14, 32]\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm, input shapes: [[None, 14, 14, 32]], output shape: [None, 12, 12, 64]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 12, 12, 64]], output shape: [None, 12, 12, 64]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 12, 12, 64]], output shape: [None, 6, 6, 64]\n",
      "Layer name: flatten_1, layer type: Reshape, input shapes: [[None, 6, 6, 64]], output shape: [None, 2304]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 2304]], output shape: [None, 30]\n",
      "Layer name: batch_normalization_8, layer type: BatchNormalization, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: batch_normalization_9, layer type: BatchNormalization, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 30]], output shape: [None, 30]\n",
      "Layer name: dense_3, layer type: Dense, input shapes: [[None, 30]], output shape: [None, 4]\n",
      "Layer name: activation_1, layer type: Softmax, input shapes: [[None, 4]], output shape: [None, 4]\n",
      "Creating HLS model\n",
      "WARNING: Cannot use \"Latency\" model strategy for q_conv2d_batchnorm layer. Switching to \"Resource\" strategy.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"q_conv2d_batchnorm_1\".Using ReuseFactor=288 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,16,18,24,36,48,72,144,288,576,1152,2304,4608.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"q_conv2d_batchnorm_2\".Using ReuseFactor=288 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,16,18,24,32,36,48,72,96,144,288,576,1152,2304,4608,9216,18432.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"q_dense_1\".Using ReuseFactor=300 instead. Valid ReuseFactor(s): 1,2,3,5,6,10,15,30,60,90,150,180,300,450,900.\n",
      "WARNING: Invalid ReuseFactor=256 in layer \"dense_3\".Using ReuseFactor=120 instead. Valid ReuseFactor(s): 1,2,3,5,6,10,15,30,60,120.\n",
      "Profiling weights (before optimization)\n",
      "Weights for q_dense are only zeros, ignoring.\n",
      "Weights for q_dense_1 are only zeros, ignoring.\n",
      "Profiling weights (final / after optimization)\n",
      "Weights for q_dense are only zeros, ignoring.\n",
      "Weights for q_dense_1 are only zeros, ignoring.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "(<Figure size 640x480 with 1 Axes>,\n",
       " <Figure size 640x480 with 1 Axes>,\n",
       " None,\n",
       " None)"
      ]
     },
     "execution_count": 70,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAosAAAHWCAYAAAAfEsOjAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAADUg0lEQVR4nOzdeVxUVf8H8M8AAwzMsMsi4KCCLIrggkaY4OMGbphoigvy0zBTNNMUl0hMS3NJ08fsqQw0MdyBzDBUQBPR1DBEBDFFQQhXNhEYOL8/eOY+XBk2BQbx+3695lX3nHvP+c69w8zXc+89V8AYYyCEEEIIIUQBFWUHQAghhBBC2i5KFgkhhBBCSJ0oWSSEEEIIIXWiZJEQQgghhNSJkkVCCCGEEFInShYJIYQQQkidKFkkhBBCCCF1omSREEIIIYTUiZJFQgghhBBSJ0oWSbsTFhYGgUDAvTQ1NWFqaopBgwZh7dq1yM/Pr7VNSEgIBAJBk/p5+vQpQkJCEB8f36TtFPVlZWWFUaNGNamdhuzduxdbtmxRWCcQCBASEtKs/TW3kydPom/fvtDW1oZAIEBkZGS96585cwYaGhrIyspqnQDbiYEDB2LBggXKDgMAcPv2bQgEAoSFhb3Q9gKBAIGBgQ2ul5iYiJCQEDx58uSF+qlLRUUF7OzssG7dOq5M/vf+4MGDZu1r27ZtsLa2hrq6OgQCQbO/l7bi66+/Vvh5eNnPiiIt0WZN165dQ0hICG7fvl2rzt/fH1ZWVi3Sr9zJkychFouRk5PT9I0ZIe1MaGgoA8BCQ0PZuXPn2OnTp9nBgwfZggULmK6uLjMwMGCxsbG8be7evcvOnTvXpH7u37/PALCVK1c2aTtFfUmlUjZy5MgmtdOQkSNHMqlUqrDu3Llz7O7du83aX3OqqqpiBgYG7I033mAnTpxg586dY48ePap3/d69e7O5c+e2YpTtQ3x8PBMKhez69evKDoU9e/aMnTt3juXn57/Q9gAa9RnYsGEDA8Bu3br1Qv3UZcuWLczY2JgVFxdzZStXrmQA2P3795utnz///JMBYO+++y47c+YMO3fuHJPJZM3WflvSvXt35u7uXqv8ZT8rirREmzUdOHCAAWBxcXG16jIzM9nly5dbpN+aBg0axPz8/Jq8nVozJq2EtCk9evRA3759uWUfHx98+OGHGDBgAMaNG4cbN27AxMQEAGBhYQELC4sWjefp06fQ0tJqlb4a8sYbbyi1/4bcu3cPjx49wttvv43Bgwc3uH5MTAwuX76MvXv3tkJ0bZv8c9ZY7u7usLW1xaZNm/Dtt9+2YGQN09DQaPOfzbrIZDJs2LABM2bMgLa2dov2lZqaCgAICAhAv379mqXNpn5ulK0lPivK/Px17dq1VfqZO3cuJk6ciDVr1sDS0rLxG7ZA4kqIUslHFv/44w+F9fv372cA2KpVq7gy+b/+azp58iRzd3dnBgYGTFNTk1laWrJx48axkpISduvWLQag1mv69Om89i5dusR8fHyYnp4eMzU1rbMv+cji4cOHmaOjI9PQ0GCdO3dmX331lcL39vyISFxcHO9frO7u7grjk4OCEdGUlBQ2ZswYpqenxzQ0NJiTkxMLCwtT2M/evXvZ8uXLmZmZGZNIJGzw4MGNHpk6c+YM+9e//sXEYjETiUTM1dWVHT16tNaxqPmqa4RUbvTo0czFxaVWuXy//vrrr6xXr15MU1OT2drasp07d9ZatzXef12fm+ePD2OMxcbGsn/9619MIpEwkUjE3nzzTXbixAneOvV9zkpLS9nSpUuZlZUVEwqFrGPHjmzOnDns8ePHteL64osvmLa2NissLKw3/r59+7IRI0bwynr06MEAsAsXLnBlhw4dYgDYX3/9xZVlZGQwX19f1qFDB6aurs7s7OzYv//9b4X7JzQ0lFceGRnJHB0dmbq6OuvcuTPbsmWLwr8j/Hdkcffu3czOzo6JRCLWs2dP9vPPP9faZ8+/5H879f3d10f+nlNTU3nl8v4uX77M3n77bSaRSJiOjg6bMmWKwhGsiIgI9sYbbzAtLS2mra3Nhg0bxhtxUvS3Lf/eYYyxnTt3sp49ezINDQ2mr6/Pxo4dy65du8brY/r06UxbW5v99ddfbOjQoUwsFrM33niDMcZYWVkZW716NbO1tWXq6urMyMiI+fv7N3q0LSoqir3xxhtMJBIxsVjMhgwZwhITE19on0il0jq/CxR9VuTtXrlyhY0fP57p6OgwfX199uGHH7KKigp2/fp1Nnz4cCYWi5lUKmVffPEFLy5Fbdb39yr/Hv7jjz/YxIkTmVQqZZqamkwqlbJJkyax27dvc+3Iv7uff8n7mj59eq3vucb+DTfle66srIzp6uqy4ODgeo5ibZQsknanoWSxuLiYqaqqssGDB3Nlz//w3Lp1i2lqarKhQ4eyyMhIFh8fz8LDw9m0adPY48eP2bNnz1hMTAwDwGbOnMnOnTvHzp07xzIzM3ntSaVSFhQUxGJjY1lkZKTCvhir/mM3NzdnnTp1Yj/88AM7duwYmzJlCgPANmzYUOu9NZQspqamMjc3N2ZqasrFVvPU9/PJ4vXr15lEImFdu3Zlu3fvZr/88gvz9fVlAHhfqPJ+rKys2JQpU9gvv/zCfvrpJ9apUydmY2PT4Kkw+SnPPn36sH379rHIyEg2bNgwJhAIWEREBGOs+jT94cOHGQA2b948du7cuXpPz5SVlTGRSMSWLFlSq04qlTILCwvm4ODAdu/ezY4fP84mTJjAALCEhIRWf//y01w1X9HR0UxHR4fZ29tz6/34449MIBCwsWPHssOHD7Off/6ZjRo1iqmqqvISxro+Z1VVVWz48OFMTU2NBQcHs99++41t3LiRaWtrs169erFnz57x4jp//jwDwKKjo+uNf+nSpUwsFrPy8nLGGGN5eXkMABOJROyzzz7j1nv//feZiYkJt5yamsp0dXWZo6Mj2717N/vtt9/YokWLmIqKCgsJCeHWU/Rj/euvvzIVFRXm4eHBjhw5wg4cOMD69+/PrKysFCaLVlZWrF+/fmz//v3s2LFjzMPDg6mpqbGbN28yxqo/X/PmzWMA2OHDh7njUFBQ0ODffX1mzJjBjI2Na5XXPEaLFy9mx48fZ19++SV3LOT7kjHGPvvsMyYQCNiMGTPY0aNH2eHDh5mrqyvT1tbmktDU1FT28ccf8y61kX/vfP755wwA8/X1Zb/88gvbvXs369KlC9PV1WUZGRlcP9OnT2dCoZBZWVmxtWvXspMnT7Ljx4+zyspK5unpybS1tdmqVatYbGws+/7775m5uTlzcHBgT58+rXcfhIeHMwBs2LBhLDIyku3bt4/16dOHqaurszNnzjR5n1y+fJl16dKF9erViztO8u+C+pJFW1tbtnr1ahYbG8uWLFnCALDAwEBmZ2fHtm7dymJjY9n//d//MQDs0KFD3PaK2nz+7/XUqVPM3NycmZqasoKCAsZY9enlTz75hB05coQlJCSwiIgI5u7uzjp06MBdfpCfn88dn+3bt3PtyZPj55PFpvwNN/Z7Ts7Ly4v17t273mP5PEoWSbvTULLIGGMmJia8H+fnE7iDBw8yACw5ObnONuq7ZlHe3ieffFJnXU1SqZQJBIJa/Q0dOpTp6OhwoxqNTRYZq/+axefjnjRpEtPQ0GB37tzhrefl5cW0tLTYkydPeP08P7okH61t6LrPN954gxkbG7OioiKuTCaTsR49ejALCwtWVVXFGPvfl3bNRLku8kRHnmzWJP+XflZWFldWWlrKDAwM2Hvvvdfq7/95JSUlrF+/fszMzIwbhSgpKWEGBgZs9OjRvHUrKyuZk5MT69evH1dW1+dM/g+Z9evX88r37dvHALBvv/2WV15eXs4EAgELCgqqN94TJ04wAOz06dOMMcb27NnDJBIJmzNnDhs0aBC3no2NDZs8eTK3PHz4cGZhYcH9uMoFBgYyTU1N7npURT/WLi4uzNLSkpWVlXFlRUVFzNDQUGGyaGJiwhshzcvLYyoqKmzt2rVcWV3XLDbm774u9vb2zNPTs1a5/Bh9+OGHvHJ5YrVnzx7GGGN37txhampqbN68ebz1ioqKmKmpKXvnnXe4MkXfcY8fP2YikajWZ/POnTtMQ0ODdzymT5/OALAffviBt+5PP/1UK4FirHrkDAD7+uuv63z/lZWVrGPHjszR0ZFVVlby4jc2NmZvvvlmk/cJY3Vfs1hfsrhp0ybeus7Oztw/DuQqKipYhw4d2Lhx4+ptsyaZTMa8vb2ZWCxmly5dqnNfyGQyVlxczLS1tXlnh+q7ZvH5ZLEpf8ON/Z6TW7FiBVNRUeFdW9sQuhuavJYYY/XWOzs7Q11dHbNmzcKuXbvw999/v1A/Pj4+jV63e/fucHJy4pVNnjwZhYWFuHz58gv131inTp3C4MGDa13D4u/vj6dPn+LcuXO88jFjxvCWe/bsCQD13olcUlKC8+fPY/z48RCLxVy5qqoqpk2bhuzsbKSnpzc59nv37gEAjI2NFdY7OzujU6dO3LKmpia6devGi7W53z9jDDKZjPd6XmVlJSZOnIi0tDQcO3YMUqkUQPWduo8ePcL06dN521dVVcHT0xN//PEHSkpKeG09/zk7deoUF39NEyZMgLa2Nk6ePMkrFwqF0NPTa/AuSTc3N2hqauLEiRMAgNjYWHh4eMDT0xOJiYl4+vQp7t69ixs3bmDIkCEAgGfPnuHkyZN4++23oaWlxXtPI0aMwLNnz5CUlKSwv5KSEly8eBFjx46Furo6Vy4WizF69GiF2wwaNAgSiYRbNjExgbGxcaPukn+Zv/t79+7V+RkEgClTpvCW33nnHaipqSEuLg4AcPz4cchkMvj5+fH2kaamJtzd3RucdeHcuXMoLS2tdcwtLS3xr3/9q9YxB2p/bo4ePQo9PT2MHj2aF4OzszNMTU3rjSE9PR337t3DtGnToKLyv9RCLBbDx8cHSUlJePr0aZP2yYt6fmYJe3t7CAQCeHl5cWVqamqwtrZu0uwJgYGB+OWXX3DgwAH07t2bKy8uLkZQUBCsra2hpqYGNTU1iMVilJSUIC0t7YXeQ1P/hhvzPSdnbGyMqqoq5OXlNToeShbJa6ekpAQPHz5Ex44d61yna9euOHHiBIyNjTF37lx07doVXbt2xVdffdWkvszMzBq9rqmpaZ1lDx8+bFK/TfXw4UOFscr30fP9Gxoa8pY1NDQAAKWlpXX28fjxYzDGmtRPY8j71NTUVFj/fKzyeGvG2tzvf9euXRAKhbzX82bPno2YmBgcPHgQzs7OXPk///wDABg/fnytNr744gswxvDo0SNeW8/H/vDhQ6ipqaFDhw68coFAAFNTU4X7WVNTs97jJ1/Hzc2NSxZPnjyJoUOHwsPDA5WVlThz5gxiY2MBgEsWHz58CJlMhm3bttV6PyNGjACAOqeVkX9m5Dei1aSoDGjc8a7Ly/zdl5aW1vkZBGr/faupqcHQ0JA7FvLj7uLiUms/7du3r8Gpd+Tt1PU5fv6Ya2lpQUdHh1f2zz//4MmTJ1BXV68VQ15eXr0xNNR/VVUVHj9+zCtvaJ+8KAMDA96yuro6tLS0ah0fdXV1PHv2rFFtrlmzBt988w3+85//wNPTk1c3efJk/Pvf/8a7776L48eP48KFC/jjjz/QoUOHRn3uFGnq33BTPvfy/dCU2OhuaPLa+eWXX1BZWQkPD49613vrrbfw1ltvobKyEhcvXsS2bduwYMECmJiYYNKkSY3qqylzNyr6V568TP5FIP8jLysr4633snO4GRoaIjc3t1a5fNTOyMjopdoHAH19faioqDR7P/Jtnk+gmqK53//o0aPxxx9/1FkfEhKC77//HqGhoRg2bBivTt7Xtm3b6rwz8/lE6fnPmaGhIWQyGe7fv8/7sWGMIS8vDy4uLrXafPz4caPe5+DBg/HJJ5/gwoULyM7OxtChQyGRSODi4oLY2Fjcu3cP3bp140Zp9fX1udHjuXPnKmyzc+fOCsv19fUhEAi4RKqmpoyKNMWL/t0bGRnV+xnMy8uDubk5tyyTyfDw4UPub1u+7w8ePMiNMjeFvJ26PsfPH1tF301GRkYwNDRETEyMwj5qjtg2tX8VFRXo6+vzyhvaJ21FWFgYgoODERISghkzZvDqCgoKcPToUaxcuRJLly7lysvKyl76O6mpf8ONJY+rKd9rNLJIXit37tzBRx99BF1dXbz33nuN2kZVVRX9+/fH9u3bAYA7JdyY0bSmSE1NxZUrV3hle/fuhUQi4U55yCdt/euvv3jrRUdH12qvsaMpQHUCcOrUKS45ktu9eze0tLSaZToJbW1t9O/fH4cPH+bFVVVVhT179sDCwgLdunVrcrv29vYAgJs3b75wbM39/g0NDdG3b1/eS27nzp1YtWoVPv3001qnmIDqU716enq4du1arTbkr5qnZOt6PwCwZ88eXvmhQ4dQUlJSazqie/fu4dmzZ3BwcGjwvQ0ZMgQymQzBwcGwsLCAnZ0dV37ixAmcOnWKG1UEqkewBg0ahD///BM9e/ZU+H7qSg60tbXRt29fREZGory8nCsvLi7G0aNHG4y1Lo35263r774udnZ29X4Gw8PDecv79++HTCbj/tE6fPhwqKmp4ebNm3Ue9/q4urpCJBLVOubZ2dncZRYNGTVqFB4+fIjKykqF/dva2ta5ra2tLczNzbF3717eZT4lJSU4dOgQXF1da03N09A+AZr2PdYSYmJiEBAQgBkzZmDlypW16gUCARhj3GdK7vvvv0dlZSWvrCm/GU39G26Kv//+G4aGhnWOzitCI4uk3bp69Sp3zU1+fj7OnDmD0NBQqKqq4siRI7WG92v65ptvcOrUKYwcORKdOnXCs2fP8MMPPwD43+k1iUQCqVSKqKgoDB48GAYGBjAyMnrhWfg7duyIMWPGICQkBGZmZtizZw9iY2PxxRdfcF+yLi4usLW1xUcffQSZTAZ9fX0cOXIEv//+e632HB0dcfjwYezYsQN9+vSBiopKnT84K1euxNGjRzFo0CB88sknMDAwQHh4OH755ResX78eurq6L/Senrd27VoMHToUgwYNwkcffQR1dXV8/fXXuHr1Kn766acmP0UHqJ4js0uXLkhKSsL8+fNfKK7Wev/nzp3D7Nmz4ebmhqFDh9a6Vu+NN96AWCzGtm3bMH36dDx69Ajjx4+HsbEx7t+/jytXruD+/fvYsWNHvf0MHToUw4cPR1BQEAoLC+Hm5oa//voLK1euRK9evTBt2jTe+vI4Bg0a1OB76NOnD/T19fHbb7/h//7v/7jyIUOGYPXq1dz/1/TVV19hwIABeOutt/D+++/DysoKRUVFyMzMxM8//8xdn6XIp59+ipEjR2L48OH44IMPUFlZiQ0bNkAsFr/wyI2joyMX1/Tp0yEUCmFra4vw8PAG/+7r4uHhgU8//bTO+QoPHz4MNTU1DB06FKmpqQgODoaTkxPeeecdANX/EPz000+xYsUK/P333/D09IS+vj7++ecfXLhwAdra2li1alWd/evp6SE4OBjLly+Hn58ffH198fDhQ6xatQqampoKE53nTZo0CeHh4RgxYgQ++OAD9OvXD0KhENnZ2YiLi4O3tzfefvtthduqqKhg/fr1mDJlCkaNGoX33nsPZWVl2LBhA548ecJ7qk1j9wlQfawiIiKwb98+dOnSBZqamtzxa2m3bt3ChAkT0KVLF/zf//1frb/XXr16QUdHBwMHDsSGDRu47/+EhATs3LkTenp6vPV79OgBAPj2228hkUigqamJzp07K/zHUlP/hpsiKSkJ7u7uTfu+bfStMIS8Ip6fz0pdXZ0ZGxszd3d39vnnnyucL+z5O5TPnTvH3n77bSaVSpmGhgYzNDRk7u7utaYWOXHiBOvVqxfT0NDgzXdW31Mb6ptn8eDBg6x79+5MXV2dWVlZsS+//LLW9hkZGWzYsGFMR0eHdejQgc2bN4/98ssvte6ye/ToERs/fjzT09NjAoGA1ycU3MWdkpLCRo8ezXR1dZm6ujpzcnKqdVeg/G7gAwcO8MobuouwJvk8i9ra2kwkErE33niDNw9ezfYaczc0Y4wFBwczfX39WlPC1PVkHHd391p3WLbG+69rrjX5q6aEhAQ2cuRIZmBgwIRCITM3N2cjR47k9V3f56y0tJQFBQUxqVTKhEIhMzMzY++//77CKWCmTZvGHB0d6429prfffpsBYOHh4VxZeXk509bWZioqKgr7uHXrFpsxYwYzNzdnQqGQdejQgb355ptszZo1vHUU7ccjR45w8yx26tSJrVu3js2fP5/p6+vz1gMUP8FFKpXy5iJkjLFly5axjh07MhUVFe5vp7F/94pkZmYygUDA9u/fzyuvORfm6NGjmVgsZhKJhPn6+rJ//vmnVjuRkZFs0KBBTEdHh2loaDCpVMrGjx/PmzKpvhkfvv/+e9azZ0+mrq7OdHV1mbe3d625H+XzLCpSUVHBNm7cyJycnJimpiYTi8XMzs6Ovffee+zGjRsN7ofIyEjWv39/pqmpybS1tdngwYPZ2bNnX3if3L59mw0bNoxJJBJuuh3G6r8b+vm/h7rer7u7O+vevTu3/Hyb8r/3ul7yu+mzs7OZj48P09fXZxKJhHl6erKrV68q/Nxt2bKFde7cmamqqjZqnsXG/A035XsuMzNT4R3vDREw1sBtoYQQ0sbdu3cPnTt3xu7duzFx4kRlh/NKKSwsRMeOHbF582YEBAQoO5xGqaiogLOzM8zNzfHbb78pOxyO/C7iX3/9VdmhtGkhISFYtWoV7t+/3yzXQ5PGCw4Oxu7du3Hz5k2oqTX+5DJds0gIeeV17NgRCxYswGeffYaqqiplh/NK2bx5Mzp16sQ7pdzWzJw5ExEREUhISMC+ffswbNgwpKWlYcmSJcoOjWft2rU4ceJEvTc3EaIsT548wfbt2/H55583KVEE6JpFQkg78fHHH0NLSws5OTlNe+bpa05HRwdhYWFN/vFoTUVFRfjoo49w//59CIVC9O7dG8eOHWvwOsLW1qNHD4SGhrbYndqEvIxbt25h2bJlmDx5cpO3pdPQhBBCCCGkTnQamhBCCCGE1ImSRUIIIYQQUidKFgkhhBBCSJ3a7hXNhLQBVVVVuHfvHiQSyQtNGE0IIYS8LMYYioqK0LFjR6iotP44HyWLhNTj3r17dGctIYSQNuHu3buwsLBo9X4pWSSkHhKJBED1H6iOjo6SoyGEEPI6KiwshKWlJfeb1NooWSSkHvJTzzo6OpQsEkLIK6CyslLpk/OrqKhAVVW12dtV1uVQlCwSQgghpF2orKxEdnY2KioqlBqHUCiEhYVFiySMykDJIiGEEELahaqqKlRUVEBFRUVpTyWSyWSoqKhAVVUVJYuEEEIIIW2RmpqaUh9hWV5errS+WwLNs0gIIYSQduHp06eIiYlBaWmpskNpVyhZJIQQQki78O8d32HevHnY9eNPyg6lXaFkkRBCCCHtwt+37wIAsrJzlBxJ+0LJYiuxsrLCli1bGrWuQCBAZGRki8ajSFhYGPT09Fq9X0IIIYS0XZQsNtHatWvh4uICiUQCY2NjjB07Funp6coOq5aQkBA4OzsrO4xWEx8fDzMzMzDGlB0KIYQQJZH9d8ocmUyG0tJSpKSk0PWLzYCSxSZKSEjA3LlzkZSUhNjYWMhkMgwbNgwlJSXKDu2V1RwTqEZHR2PMmDH0/GZCCHmNPXnyGABQWPAEmZmZ8PT0RGZmppKjevW1erJYUlICPz8/iMVimJmZYdOmTfDw8MCCBQsa3LasrAxLliyBpaUlNDQ0YGNjg507d3L1CQkJ6NevHzQ0NGBmZoalS5dCJpNx9R4eHpg/fz6WLFkCAwMDmJqaIiQkhKv39fXFpEmTeH1WVFTAyMgIoaGhAICYmBj4+/uje/fucHJyQmhoKO7cuYNLly5x2+Tn52P06NEQiUTo3LkzwsPDm7yfcnNz4eXlxbVx4MABXn1QUBC6desGLS0tdOnSBcHBwdwkpGFhYVi1ahWuXLkCgUAAgUCAsLAwAMCTJ08wa9YsmJiYQFNTEz169MDRo0d5bR8/fhz29vYQi8Xw9PREbm4uV+fv74+xY8di48aNMDMzg6GhIebOncubAPXx48fw8/ODvr4+tLS04OXlhRs3bnD18tPdR48ehYODAzQ0NJCVlQUrKyusWbOG+3xIpVJERUXh/v378Pb2hlgshqOjIy5evFhrf8mTxZ9//hl6enpc8pmcnAyBQIDFixdz67733nvw9fVt8jEhhBBCXketniwuXrwYcXFxOHLkCH777TfEx8fzEq36+Pn5ISIiAlu3bkVaWhq++eYbiMViAEBOTg5GjBgBFxcXXLlyBTt27MDOnTuxZs0aXhu7du2CtrY2zp8/j/Xr1+PTTz9FbGwsAGDKlCmIjo5GcXExt/7x48dRUlICHx8fhTEVFBQAAAwMDLgyf39/3L59G6dOncLBgwfx9ddfIz8/v/E7CUBwcDB8fHxw5coVTJ06Fb6+vkhLS+PqJRIJwsLCcO3aNXz11Vf47rvvsHnzZgDAxIkTsWjRInTv3h25ubnIzc3FxIkTUVVVBS8vLyQmJmLPnj24du0a1q1bx5s09OnTp9i4cSN+/PFHnD59Gnfu3MFHH33Eiy0uLg43b95EXFwcdu3ahbCwMC4Zlb//ixcvIjo6GufOnQNjDCNGjOAllE+fPsXatWvx/fffIzU1FcbGxgCAzZs3w83NDX/++SdGjhyJadOmwc/PD1OnTsXly5dhbW0NPz8/3unm1NRU5OXlYfDgwRg4cCCKiorw559/Aqj+B4SRkRESEhK49ePj4+Hu7q5wv5eVlaGwsJD3IoQQ8mqo/O8AUUHBE26Q4tmzZ8oMqX1graioqIipq6uziIgIruzhw4dMJBKxDz74oN5t09PTGQAWGxursH758uXM1taWVVVVcWXbt29nYrGYVVZWMsYYc3d3ZwMGDOBt5+LiwoKCghhjjJWXlzMjIyO2e/durt7X15dNmDBBYZ9VVVVs9OjRvDblcSYlJXFlaWlpDADbvHlzve9RDgCbPXs2r6x///7s/fffr3Ob9evXsz59+nDLK1euZE5OTrx1jh8/zlRUVFh6errCNkJDQxkAlpmZyZVt376dmZiYcMvTp09nUqmUyWQyrmzChAls4sSJjDHGMjIyGAB29uxZrv7BgwdMJBKx/fv38/pJTk7m9S+VStnUqVO55dzcXAaABQcHc2Xnzp1jAFhubi5X9tlnn7Fx48Zxy71792YbN25kjDE2duxY9tlnnzF1dXVWWFjItZmWlqZwH6xcuZIBqPUqKChQuD4hhJC2Y+CgYbW+v7dt28ZycnJa7ZWVlcVu3LjBysvLm+19FRQUKPW3qFVHFm/evIny8nK4urpyZQYGBrC1tW1w2+TkZKiqqtY5IpSWlgZXV1feNWtubm4oLi5GdnY2V9azZ0/edmZmZtyon1AoxIQJE7jTxiUlJYiKisKUKVMU9hkYGIi//voLP/30v/mc0tLSoKamhr59+3JldnZ2Tb7LuOY+ki/XHFk8ePAgBgwYAFNTU4jFYgQHB+POnTv1tpmcnAwLCwt069atznW0tLTQtWtXbrnm/pHr3r07bzSy5jry99+/f3+u3tDQELa2trz41dXVax0LgH98TExMAACOjo61ymrGFBUVhTFjxnDLHh4eiI+PB2MMZ86cgbe3N3r06IHff/8dcXFxMDExgZ2dncL3v2zZMhQUFHCvu3fvKlyPEEJI2yOR6AAAXN/ywLZt2wAAlpaWygypXWjVZJG9xJ2qIpGowbafv7lB3l/NcqFQyFtHIBDwbq6YMmUKTpw4gfz8fERGRkJTUxNeXl61+ps3bx6io6MRFxcHCwuLevtsLvI2k5KSMGnSJHh5eeHo0aP4888/sWLFigYfL9TQPgQU75/nj1t9+7CuY/z88RGJRAr3Uc225fWKyuT95eXl4fLlyxg5ciS3joeHB86cOYMrV65ARUUFDg4OcHd3R0JCQr2noAFAQ0MDOjo6vBchhJBXg+p/H/Gnq6sHGxsbAICmpqYyQ2oXWjVZtLa2hlAoRFJSElf2+PFjZGRkNLito6MjqqqqeNee1eTg4IDExERespKYmAiJRAJzc/NGx/jmm2/C0tIS+/btQ3h4OCZMmAB1dXWunjGGwMBAHD58GKdOnULnzp1529vb20Mmk/FuwkhPT8eTJ08aHQMA3j6SL8tHw86ePQupVIoVK1agb9++sLGxQVZWFm99dXV1VFZW8sp69uyJ7OzsRu3vF+Xg4ACZTIbz589zZQ8fPkRGRgbs7e2bvb/o6Gi4urrCyMiIK5Nft7hlyxa4u7tDIBDA3d0d8fHxDSaLhBBCCOFr1WRRLBZj5syZWLx4MU6ePImrV6/C398fKioNh2FlZYXp06djxowZiIyMxK1btxAfH4/9+/cDAObMmYO7d+9i3rx5uH79OqKiorBy5UosXLiwUe3LCQQCTJ48Gd988w1iY2MxdepUXv3cuXOxZ88e7N27FxKJBHl5ecjLy+PmcbK1tYWnpycCAgJw/vx5XLp0Ce+++26jRvVqOnDgAH744QdkZGRg5cqVuHDhAgIDAwFUJ9137txBREQEbt68ia1bt+LIkSO19tetW7eQnJyMBw8eoKysDO7u7hg4cCB8fHwQGxuLW7du4ddff0VMTEyTYquPjY0NvL29ERAQgN9//527Qcfc3Bze3t7N1o9cdHR0rXZ1dXXh7OyMPXv2wMPDA0B1Ann58mVkZGRwZYQQQtoXPT19AICOrh6sra0RExMDa2trJUf16mv1u6E3bNiAgQMHYsyYMRgyZAgGDBiAPn36NGrbHTt2YPz48ZgzZw7s7OwQEBDAzW9obm6OY8eO4cKFC3BycsLs2bMxc+ZMfPzxx02OccqUKbh27RrMzc3h5uZWK4aCggJ4eHjAzMyMe+3bt49bJzQ0FJaWlnB3d8e4ceMwa9Ys7m7fxlq1ahUiIiLQs2dP7Nq1C+Hh4XBwcAAAeHt748MPP0RgYCCcnZ2RmJiI4OBg3vY+Pj7w9PTEoEGD0KFDB+66ykOHDsHFxQW+vr5wcHDAkiVLao1AvqzQ0FD06dMHo0aNgqurKxhjOHbsWK3T1y+rpKQEJ0+e5F2vKDdo0CBUVlZyiaG+vj4cHBzQoUOHFhnhJIQQonxq//2dUVNTg0gkgqOjY5MHa0htAvYyFxI2Ew8PDzg7Ozf6cXiEAMDhw4fx8ccf49q1ay3WR2FhIXR1dVFQUEDXLxJCSBs3c/YH+OE/WzF5+rvY8PkqpcQgk8lQXl4OqVTabIMkyv4toie4kFeWWCzGF198oewwCCGEtBFiUXVyJtJo3jNZrzs1ZQcgl5KSwk2wrUjNibJfZeHh4XjvvfcU1kmlUqSmprZyRK+uYcOGKTsEQgghbcj8wPchKy+tdb8BeTlt4jQ0AJSWliInJ6fO+vZygWpRURH++ecfhXVCoRBSqbSVIyL1UfbQPyGEkMarqKhAVlYW1NXVoaamnPGw9ngaus2MLIpEonaTENZHIpFAIpEoOwxCCCGk3ZL997F/r1vfLaXNJIuEEEIIIS9DRUUFQqEQFRUVDT6ooiUJhcImTdvX1lGySAghhJB2QVVVFRYWFrwnsymDiooK77G4rzpKFgkhhBDSbqiqqrarRK0taD9jpIQQQgghpNnRyCIhhBBC2o3Kyko6Dd3MKFkkhBBCSLtQWVmJ7OxsVFRUKDUOoVAICwuLdpMwUrJICCGEkHahqqoKFRUVUFFRUeo8ixUVFaiqqqJkkRBCCCGkLVJTU1NasghAqdP2tAS6wYUQQgghpBF+T/oTEQejUVpaquxQWhWNLBJCCCGENOCP5DRM9Bn136UdmDR+jFLjaU00skgIIYQQ0oC8h4+5/39YUKjESFofJYutzMrKClu2bGnUugKBAJGRkS0ajyJhYWHQ09Nr9X6bm4eHBxYsWKDsMAghhJBXGiWLL2jt2rVwcXGBRCKBsbExxo4di/T0dGWHVUtISAicnZ2VHUariY+Ph5mZGRhjyg6FEEKIEpWWliIlJaVFri+sKC9vsbbbIkoWX1BCQgLmzp2LpKQkxMbGQiaTYdiwYSgpKVF2aK+s5phINTo6GmPGjIFAIGimqAghhLyKMjMz4enpiczMzGZv++GD+y3WdluktGSxpKQEfn5+EIvFMDMzw6ZNmxp92rCsrAxLliyBpaUlNDQ0YGNjg507d3L1CQkJ6NevHzQ0NGBmZoalS5dCJpNx9R4eHpg/fz6WLFkCAwMDmJqaIiQkhKv39fXFpEmTeH1WVFTAyMgIoaGhAICYmBj4+/uje/fucHJyQmhoKO7cuYNLly5x2+Tn52P06NEQiUTo3LkzwsPDm7yfcnNz4eXlxbVx4MABXn1QUBC6desGLS0tdOnSBcHBwdxkpGFhYVi1ahWuXLkCgUAAgUCAsLAwAMCTJ08wa9YsmJiYQFNTEz169MDRo0d5bR8/fhz29vYQi8Xw9PREbm4uV+fv74+xY8di48aNMDMzg6GhIebOncubCPXx48fw8/ODvr4+tLS04OXlhRs3bnD18tPdR48ehYODAzQ0NJCVlQUrKyusWbOG+3xIpVJERUXh/v378Pb2hlgshqOjIy5evFhrf8mTRTmZTIbAwEDo6enB0NAQH3/8MY06EkIIIU2gtLuhFy9ejLi4OBw5cgSmpqZYvnw5Ll261KhTpn5+fjh37hy2bt0KJycn3Lp1Cw8ePAAA5OTkYMSIEfD398fu3btx/fp1BAQEQFNTk5cQ7tq1CwsXLsT58+dx7tw5+Pv7w83NDUOHDsWUKVPwzjvvoLi4GGKxGEB14lRSUgIfHx+FMRUUFAAADAwMuDJ/f3/cvXsXp06dgrq6OubPn4/8/Pwm7afg4GCsW7cOX331FX788Uf4+vqiR48esLe3BwBIJBKEhYWhY8eOSElJQUBAACQSCZYsWYKJEyfi6tWriImJwYkTJwAAurq6qKqqgpeXF4qKirBnzx507doV165d400e+vTpU2zcuBE//vgjVFRUMHXqVHz00Ue8hDcuLg5mZmaIi4tDZmYmJk6cCGdnZwQEBHDv/8aNG4iOjoaOjg6CgoIwYsQIXLt2DUKhkOtn7dq1+P7772FoaAhjY2MAwObNm/H5558jODgYmzdvxrRp0+Dm5oYZM2Zgw4YNCAoKgp+fH1JTU7lRxNTUVOTl5WHw4MG84zxz5kycP38eFy9exKxZsyCVSrkYn1dWVoaysjJuubDw9bqImRBC2otnz54BAG+Q4mXcuf039/8P7ufz+mj3mBIUFRUxdXV1FhERwZU9fPiQiUQi9sEHH9S7bXp6OgPAYmNjFdYvX76c2drasqqqKq5s+/btTCwWs8rKSsYYY+7u7mzAgAG87VxcXFhQUBBjjLHy8nJmZGTEdu/ezdX7+vqyCRMmKOyzqqqKjR49mtemPM6kpCSuLC0tjQFgmzdvrvc9ygFgs2fP5pX179+fvf/++3Vus379etanTx9ueeXKlczJyYm3zvHjx5mKigpLT09X2EZoaCgDwDIzM7my7du3MxMTE255+vTpTCqVMplMxpVNmDCBTZw4kTHGWEZGBgPAzp49y9U/ePCAiUQitn//fl4/ycnJvP6lUimbOnUqt5ybm8sAsODgYK7s3LlzDADLzc3lyj777DM2btw4btnd3Z3Z29vzPgtBQUHM3t5e4ftmrHp/Aaj1KigoqHMbQgghbUN5eTm7ceMGy8rKYtu2bVP4fd6cr23btrGcnBzeKysri924cYOVl5c32/sqKChQ6m+RUkYWb968ifLycri6unJlBgYGsLW1bXDb5ORkqKqqwt3dXWF9WloaXF1dedesubm5obi4GNnZ2ejUqRMAoGfPnrztzMzMuFE/oVCICRMmIDw8HNOmTUNJSQmioqKwd+9ehX0GBgbir7/+wu+//86LQ01NDX379uXK7OzsmnyXcc19JF9OTk7mlg8ePIgtW7YgMzMTxcXFkMlk0NHRqbfN5ORkWFhYoFu3bnWuo6Wlha5du3LLNfePXPfu3XmjkWZmZkhJSQHwv/ffv39/rt7Q0BC2trZIS0vjytTV1WsdC4B/fExMTAAAjo6Otcry8/NhamoKAIiKisKcOXN47bzxxhu8z4Krqys2bdqEyspKhY9hWrZsGRYuXMgtFxYWwtLSstZ6hBBC2jb5d/e2bdtgY2Pz0u2dvnAFn38SBAAY4zMJ0YciXpvfB6Uki+wlrhkTiUQNtv38zQ3y/mqWy0+DygkEAt7NFVOmTIG7uzvy8/MRGxsLTU1NeHl51epv3rx5iI6OxunTp2FhYVFvn81F3mZSUhImTZqEVatWYfjw4dDV1UVERAQ2bdpU7/YN7UNA8f55/rjVtw/rOsbPHx+RSKRwH9VsW16vqEzeX15eHi5fvoyRI0fW/8YaoKGhAQ0NjZdqgxBCiPJpamoCAGxsbHiDDS/qdn4R9/9GHYx5fbR3SrnBxdraGkKhEElJSVzZ48ePkZGR0eC2jo6OqKqqQkJCgsJ6BwcHJCYm8pKVxMRESCQSmJubNzrGN998E5aWlti3bx/Cw8MxYcIEqKurc/WMMQQGBuLw4cM4deoUOnfuzNve3t4eMpmMdxNGeno6njx50ugYAPD2kXzZzs4OAHD27FlIpVKsWLECffv2hY2NDbKysnjrq6uro7KyklfWs2dPZGdnN2p/vygHBwfIZDKcP3+eK3v48CEyMjK46y2bU3R0NFxdXWFkZMQrV7T/bGxs2s3D3QkhhJCWppRkUSwWY+bMmVi8eDFOnjyJq1evwt/fHyoqDYdjZWWF6dOnY8aMGYiMjMStW7cQHx+P/fv3AwDmzJmDu3fvYt68ebh+/TqioqKwcuVKLFy4sFHtywkEAkyePBnffPMNYmNjMXXqVF793LlzsWfPHuzduxcSiQR5eXnIy8vj5lyytbWFp6cnAgICcP78eVy6dAnvvvtuo0b1ajpw4AB++OEHZGRkYOXKlbhw4QICAwMBVCfdd+7cQUREBG7evImtW7fiyJEjtfbXrVu3kJycjAcPHqCsrAzu7u4YOHAgfHx8EBsbi1u3buHXX39FTExMk2Krj42NDby9vREQEIDff/8dV65cwdSpU2Fubg5vb+9m60cuOjpaYbt3797FwoULkZ6ejp9++gnbtm3DBx980Oz9E0IIIe2V0qbO2bBhAwYOHIgxY8ZgyJAhGDBgAPr06dOobXfs2IHx48djzpw5sLOzQ0BAADe/obm5OY4dO4YLFy7AyckJs2fPxsyZM/Hxxx83OcYpU6bg2rVrMDc3h5ubW60YCgoK4OHhATMzM+61b98+bp3Q0FBYWlrC3d0d48aNw6xZs7i7fRtr1apViIiIQM+ePbFr1y6Eh4fDwcEBAODt7Y0PP/wQgYGBcHZ2RmJiIoKDg3nb+/j4wNPTE4MGDUKHDh3w008/AQAOHToEFxcX+Pr6wsHBAUuWLKk1AvmyQkND0adPH4waNQqurq5gjOHYsWO1Tl+/rJKSEpw8eZI3ZY6cn58fSktL0a9fP8ydOxfz5s3DrFmzmrV/QgghbY+1tTViYmJgbW3d7G0bGnVosbbbIgF7mQsIm5mHhwecnZ0b/Tg8QgDg8OHD+Pjjj3Ht2rVmb7uwsBC6urooKCho8MYhQgghylVRUYGsrCyoq6tDTa15b8s4+MtJfDDLDwCw/NMvMHfmVIXryWQylJeXQyqVNtvgiLJ/i+gJLuSVJxaL8cUXXyg7DEIIIe3Yg3t3uf831H29Bg+UNil3XVJSUriJsBUpLi5uxWhaTnh4ON577z2FdVKpFKmpqa0c0atr2LBhyg6BEEJIO/eOzxhUlJdDV08P3iOHKjucVtWmTkMD1Q/+zsnJqbO+vVwfUFRUhH/++UdhnVAohFQqbeWIiCLKHvonhBDSeC15Grqx2uNp6DY3sigSidpNQlgfiUQCiUSi7DAIIYSQdkcmk72WfbeUNpcsEkIIIYS8CBUVFQiFQlRUVKC8vFxpcQiFwiZN19fWUbJICCGEkHZBVVUVFhYWvCeyKYOKikq7evgDJYuEEEIIaTdUVVXbVaLWFrSfMVJCCCGEENLsKFkkhBBCCCF1otPQhBBCCGk3Kisr6ZrFZkbJIiGEEELahcrKSmRnZ6OiokKpcQiFQlhYWLSbhJGSRUIIIYS0C1VVVaioqICKiopSJ+WuqKhAVVUVJYuEEEIIIW2Rmpqa0pJFAEqd47ElULJICCGEkHbjckoGHhWVQCaTIe9eDkw7mkNDQwMAYGygCxcneyVH+OqhZJEQQggh7cLvf6Rg4riR9a4TeewEJYxNRFPnNJKVlRW2bNnSqHUFAgEiIyNbNB5FwsLCoKen1+r9EkIIIW3BvfuPAACWg2fBfPBsAID54NnoMv5Tbjn/UYHS4ntVvXbJ4tq1a+Hi4gKJRAJjY2OMHTsW6enpyg6rlpCQEDg7Oys7DKV69uwZ/P394ejoCDU1NYwdO7bOdcPCwvDGG2+0XnCEEELanLKyZwAAocQIGvodAQAa+h0h6mDFLT+vtLQUKSkpKC0tbbU4XzWvXbKYkJCAuXPnIikpCbGxsZDJZBg2bBhKSkqUHdorq6XmtKqsrIRIJML8+fMxZMiQeteNjo6Gt7d3s8dACCHk1XEv+y4AoLzoQaO3yczMhKenJzIzM1sqrFdek5PFkpIS+Pn5QSwWw8zMDJs2bYKHhwcWLFjQ4LZlZWVYsmQJLC0toaGhARsbG+zcuZOrT0hIQL9+/aChoQEzMzMsXboUMpmMq/fw8MD8+fOxZMkSGBgYwNTUFCEhIVy9r68vJk2axOuzoqICRkZGCA0NBQDExMTA398f3bt3h5OTE0JDQ3Hnzh1cunSJ2yY/Px+jR4+GSCRC586dER4e3tTdhNzcXHh5eXFtHDhwgFcfFBSEbt26QUtLC126dEFwcDA3L1RYWBhWrVqFK1euQCAQQCAQICwsDADw5MkTzJo1CyYmJtDU1ESPHj1w9OhRXtvHjx+Hvb09xGIxPD09kZuby9X5+/tj7Nix2LhxI8zMzGBoaIi5c+fy5qR6/Pgx/Pz8oK+vDy0tLXh5eeHGjRtcvfx099GjR+Hg4AANDQ1kZWXBysoKa9as4T4fUqkUUVFRuH//Pry9vSEWi+Ho6IiLFy82ah9qa2tjx44dCAgIgKmpaZ3rPXv2DL/99hvGjBmDbdu2wdHRkauLjIyEQCDA9u3bubLhw4dj2bJljYqBEEIIed01OVlcvHgx4uLicOTIEfz222+Ij4/nJVr18fPzQ0REBLZu3Yq0tDR88803EIvFAICcnByMGDECLi4uuHLlCnbs2IGdO3dizZo1vDZ27doFbW1tnD9/HuvXr8enn36K2NhYAMCUKVMQHR2N4uJibv3jx4+jpKQEPj4+CmMqKKi+dsHAwIAr8/f3x+3bt3Hq1CkcPHgQX3/9NfLz8xu/kwAEBwfDx8cHV65cwdSpU+Hr64u0tDSuXiKRICwsDNeuXcNXX32F7777Dps3bwYATJw4EYsWLUL37t2Rm5uL3NxcTJw4EVVVVfDy8kJiYiL27NmDa9euYd26dbx5nJ4+fYqNGzfixx9/xOnTp3Hnzh189NFHvNji4uJw8+ZNxMXFYdeuXQgLC+OSUfn7v3jxIqKjo3Hu3DkwxjBixAheQvn06VOsXbsW33//PVJTU2FsbAwA2Lx5M9zc3PDnn39i5MiRmDZtGvz8/DB16lRcvnwZ1tbW8PPzA2OsSfuzPidPnoSpqSm6d+8ODw8PpKam4sGD6n9VJiQkwMjICAkJCQCq579KTEyEu7t7s/VPCCGEtGusCYqKipi6ujqLiIjgyh4+fMhEIhH74IMP6t02PT2dAWCxsbEK65cvX85sbW1ZVVUVV7Z9+3YmFotZZWUlY4wxd3d3NmDAAN52Li4uLCgoiDHGWHl5OTMyMmK7d+/m6n19fdmECRMU9llVVcVGjx7Na1MeZ1JSEleWlpbGALDNmzfX+x7lALDZs2fzyvr378/ef//9OrdZv34969OnD7e8cuVK5uTkxFvn+PHjTEVFhaWnpytsIzQ0lAFgmZmZXNn27duZiYkJtzx9+nQmlUqZTCbjyiZMmMAmTpzIGGMsIyODAWBnz57l6h88eMBEIhHbv38/r5/k5GRe/1KplE2dOpVbzs3NZQBYcHAwV3bu3DkGgOXm5ta5LxSZPn068/b2VlgXEBDAFi5cyBirPqZGRkbs4MGDjDHGnJ2d2dq1a5mxsTFjjLHExESmpqbGioqKFLb17NkzVlBQwL3u3r3LALCCgoImxUsIIaT1rd70NQPALAbPYl3Gf8oAsC7jP2Xd39/NrMZ+zACwFas3sJiYGO61bds2BoBFRkaynJycl35lZWWxGzdusPLy8mZ7XwUFBUr9LWrSyOLNmzdRXl4OV1dXrszAwAC2trYNbpucnAxVVdU6R3TS0tLg6uoKgUDAlbm5uaG4uBjZ2dlcWc+ePXnbmZmZcaN+QqEQEyZM4E4bl5SUICoqClOmTFHYZ2BgIP766y/89NNPvDjU1NTQt29frszOzq7JdxnX3Efy5ZojiwcPHsSAAQNgamoKsViM4OBg3Llzp942k5OTYWFhgW7dutW5jpaWFrp27cot19w/ct27d+eNRtZcR/7++/fvz9UbGhrC1taWF7+6unqtYwHwj4+JiQkA8E4Ly8uaOlJbF8YYfv75Z4wZMwZA9Z3oAwcORHx8PJ48eYLU1FTMnj0blZWVSEtLQ3x8PHr37s2NaD9v7dq10NXV5V6WlpbNEichhBDlqvjvdYyfBS+Gp6cn95o3bx4A4O7du8oMr01rUrLIXuLUoUgkarDtmolizf5qlguFQt46AoGAd3PFlClTcOLECeTn5yMyMhKamprw8vKq1d+8efMQHR2NuLg4WFhY1Ntnc5G3mZSUhEmTJsHLywtHjx7Fn3/+iRUrVjQ443tD+xBQvH+eP2717cO6jvHzx0ckEincRzXbltcrKmuuG2IuXLiA8vJyDBgwgCvz8PBAfHw8zpw5AycnJ+jp6WHgwIFISEhAfHw8PDw86mxv2bJlKCgo4F705UEIIe2DUGIEAFixegNiYmK417Zt2wCABgfq0aRk0draGkKhEElJSVzZ48ePkZGR0eC2jo6OqKqq4q4de56DgwMSExN5yUpiYiIkEgnMzc0bHeObb74JS0tL7Nu3D+Hh4ZgwYQLU1dW5esYYAgMDcfjwYZw6dQqdO3fmbW9vbw+ZTMa7CSM9PR1PnjxpdAwAePtIvmxnZwcAOHv2LKRSKVasWIG+ffvCxsYGWVlZvPXV1dVRWVnJK+vZsyeys7Mbtb9flIODA2QyGc6fP8+VPXz4EBkZGbC3b3uTmEZFRWHkyJG8kVL5dYsHDx7kEkN3d3ecOHGiwesVNTQ0oKOjw3sRQgh59amoVecC0s5d4OjoyL1sbGwAAJqamsoMr01rUrIoFosxc+ZMLF68GCdPnsTVq1fh7+8PFZWGm7GyssL06dMxY8YMREZG4tatW4iPj8f+/fsBAHPmzMHdu3cxb948XL9+HVFRUVi5ciUWLlzYqPblBAIBJk+ejG+++QaxsbGYOnUqr37u3LnYs2cP9u7dC4lEgry8POTl5XHzK9na2sLT0xMBAQE4f/48Ll26hHfffbdRo3o1HThwAD/88AMyMjKwcuVKXLhwAYGBgQCqk+47d+4gIiICN2/exNatW3HkyJFa++vWrVtITk7GgwcPUFZWBnd3dwwcOBA+Pj6IjY3FrVu38OuvvyImJqZJsdXHxsYG3t7eCAgIwO+//87doGNubq6UqWmuXbuG5ORkPHr0CAUFBUhOTkZycjJXr2jKnB49esDQ0BDh4eFcsujh4YHIyEiUlpbyRiEJIYQQUr8m3w29YcMGDBw4EGPGjMGQIUMwYMAA9OnTp1Hb7tixA+PHj8ecOXNgZ2eHgIAAbn5Dc3NzHDt2DBcuXICTkxNmz56NmTNn4uOPP25qiJgyZQquXbsGc3NzuLm51YqhoKAAHh4eMDMz41779u3j1gkNDYWlpSXc3d0xbtw4zJo1i7vbt7FWrVqFiIgI9OzZE7t27UJ4eDgcHBwAAN7e3vjwww8RGBgIZ2dnJCYmIjg4mLe9j48PPD09MWjQIHTo0IG7rvLQoUNwcXGBr68vHBwcsGTJklojkC8rNDQUffr0wahRo+Dq6grGGI4dO1br9HVrGDFiBHr16oWff/4Z8fHx6NWrF3r16gWg+hrazMxMDB8+nLeNQCDgRg/feustANWjsrq6uujVqxeNFhJCSDvV0aL6VLL6f085N4a1tTViYmJgbW3dUmG98gTsZS5E/C8PDw84Ozs3+nF4hDSHL7/8EidOnMCxY8darI/CwkLo6uqioKCAkkxCCGnjdu77Ge9OGgNz9/8D1DSQc/IbmA+eDQ39jih7fA85J7/Bt3sOYeSglnvil0wmQ3l5OaRSabMNsij7t0it1XskpJlYWFjQ5NqEEEI497NvAwByEkK5spyT3/DWMTbQbc2Q2oVmSxZTUlLqnI4EAG+i7FdZeHg43nvvPYV1UqkUqamprRzRq8vLywtnzpxRWLd8+XIsX7683u3feeedlgiLEELIK2r65PEoePIIppZdoKqmhrx7OTDtaA4NDQ0A1Ymii1Pbu1mzrWuW09BA9YO4c3Jy6qxvL9cCFBUV4Z9//lFYJxQKIZVKWzmiV1dOTk6dD243MDDgPVVHWZQ99E8IIaTxKioqkJWVBXV1daipKefkKZ2GrodIJGo3CWF9JBIJJBKJssNoF5oyJRIhhBDSWDKZ7LXsu6XQNYuEEEIIaRdUVFQgFApRUVHR4IMuWpJQKGzStH9tHSWLhBBCCGkXVFVVYWFh0WxPCXtRKioqvIdFvOooWSSEEEJIu6GqqtquErW2oP2MkRJCCCGEkGZHySIhhBBCCKkTnYYmhBBCSLtRWVlJ1yw2M0oWCSGEENIuVFZWIjs7GxUVFUqNQygUwsLCot0kjJQsEkIIIaRdqKqqQkVFBVRUVJQ6KXdFRQWqqqooWSSEEEIIaYvU1NSUliwCUOocjy2BkkVCCCGEvPYuplzH/UcF3HJZWRny7mXDtKMFLMyM0dfRTonRKRcli4QQQgh5rV1MuQ5vz8H1rhMVc/K1TRhp6pwmsrKywpYtWxq1rkAgQGRkZIvGo0hYWBj09PRavd+2pinHihBCyOtLPqLYddR89Ji+Hj2mr0fXUfMBABZvTeKt8zp6bZPFtWvXwsXFBRKJBMbGxhg7dizS09OVHVYtISEhcHZ2VnYYSvXs2TP4+/vD0dERampqGDt2bJ3rhoWF4Y033mi94AghhLRppaWlSElJQWlpaYPrigwtoG3aBdqmXSAytAAAaOgav3B77cVrmywmJCRg7ty5SEpKQmxsLGQyGYYNG4aSkhJlh/bKaqm5rSorKyESiTB//nwMGTKk3nWjo6Ph7e3d7DEQQgh5NWVmZsLT0xOZmZltsr1XwQsniyUlJfDz84NYLIaZmRk2bdoEDw8PLFiwoMFty8rKsGTJElhaWkJDQwM2NjbYuXMnV5+QkIB+/fpBQ0MDZmZmWLp0KWQyGVfv4eGB+fPnY8mSJTAwMICpqSlCQkK4el9fX0yaNInXZ0VFBYyMjBAaGgoAiImJgb+/P7p37w4nJyeEhobizp07uHTpErdNfn4+Ro8eDZFIhM6dOyM8PLzJ+yk3NxdeXl5cGwcOHODVBwUFoVu3btDS0kKXLl0QHBzMzQ8VFhaGVatW4cqVKxAIBBAIBAgLCwMAPHnyBLNmzYKJiQk0NTXRo0cPHD16lNf28ePHYW9vD7FYDE9PT+Tm5nJ1/v7+GDt2LDZu3AgzMzMYGhpi7ty5vLmpHj9+DD8/P+jr60NLSwteXl64ceMGVy8/3X306FE4ODhAQ0MDWVlZsLKywpo1a7jPh1QqRVRUFO7fvw9vb2+IxWI4Ojri4sWLjdqH2tra2LFjBwICAmBqalrnes+ePcNvv/2GMWPGcGVFRUWYPHkyxGIxOnbsiG3btjWqT0IIIYRUe+FkcfHixYiLi8ORI0fw22+/IT4+npdo1cfPzw8RERHYunUr0tLS8M0330AsFgMAcnJyMGLECLi4uODKlSvYsWMHdu7ciTVr1vDa2LVrF7S1tXH+/HmsX78en376KWJjYwEAU6ZMQXR0NIqLi7n1jx8/jpKSEvj4+CiMqaCg+loEAwMDrszf3x+3b9/GqVOncPDgQXz99dfIz89v/E4CEBwcDB8fH1y5cgVTp06Fr68v0tLSuHqJRIKwsDBcu3YNX331Fb777jts3rwZADBx4kQsWrQI3bt3R25uLnJzczFx4kRUVVXBy8sLiYmJ2LNnD65du4Z169bx5nN6+vQpNm7ciB9//BGnT5/GnTt38NFHH/Fii4uLw82bNxEXF4ddu3YhLCyMS0bl7//ixYuIjo7GuXPnwBjDiBEjeAnl06dPsXbtWnz//fdITU2FsXH1cP3mzZvh5uaGP//8EyNHjsS0adPg5+eHqVOn4vLly7C2toafnx8YY03an/U5efIkTE1N0b17d65sw4YN6NmzJy5fvoxly5bhww8/5D4nhBBCCGkE9gKKioqYuro6i4iI4MoePnzIRCIR++CDD+rdNj09nQFgsbGxCuuXL1/ObG1tWVVVFVe2fft2JhaLWWVlJWOMMXd3dzZgwADedi4uLiwoKIgxxlh5eTkzMjJiu3fv5up9fX3ZhAkTFPZZVVXFRo8ezWtTHmdSUhJXlpaWxgCwzZs31/se5QCw2bNn88r69+/P3n///Tq3Wb9+PevTpw+3vHLlSubk5MRb5/jx40xFRYWlp6crbCM0NJQBYJmZmVzZ9u3bmYmJCbc8ffp0JpVKmUwm48omTJjAJk6cyBhjLCMjgwFgZ8+e5eofPHjARCIR279/P6+f5ORkXv9SqZRNnTqVW87NzWUAWHBwMFd27tw5BoDl5ubWuS8UmT59OvP29lZYFxAQwBYuXMiLw9PTk7fOxIkTmZeXV53tP3v2jBUUFHCvu3fvMgCsoKCgSXESQghpfeXl5ezGjRssKyuL5eTksJycHBYZGckAsG3btrGYmBiFr+DPNjAAzGHKGtY/6CDrH3SQ9Zi+ngFgnb3mVP+GfbaBxcTEsG3btjEALDIykuuj5isrK4vduHGDlZeXN9v7KigoUOpv0QtNnXPz5k2Ul5fD1dWVKzMwMICtrW2D2yYnJ0NVVRXu7u4K69PS0uDq6gqBQMCVubm5obi4GNnZ2ejUqRMAoGfPnrztzMzMuFE/oVCICRMmIDw8HNOmTUNJSQmioqKwd+9ehX0GBgbir7/+wu+//86LQ01NDX379uXK7OzsmnyXcc19JF9OTk7mlg8ePIgtW7YgMzMTxcXFkMlk0NHRqbfN5ORkWFhYoFu3bnWuo6Wlha5du3LLNfePXPfu3XmjkWZmZkhJSQHwv/ffv39/rt7Q0BC2tra8kVF1dfVaxwLgHx8TExMAgKOjY62y/Pz8ek8tNxZjDD///DMiIiJ45Yr2f313SK9duxarVq166XgIIYS0DXfv3gUAzJs3r8F1ywryIbHgT49TUfwIALB6xeJa7bq4uDRTlG3bCyWL7CVOHYpEogbbrpko1uyvZrlQKOStIxAIeDdXTJkyBe7u7sjPz0dsbCw0NTXh5eVVq7958+YhOjoap0+fhoWFRb19Nhd5m0lJSZg0aRJWrVqF4cOHQ1dXFxEREdi0aVO92ze0DwHF++f541bfPqzrGD9/fEQikcJ9VLNteb2isua6IebChQsoLy/HgAEDGly3vmO6bNkyLFy4kFsuLCyEpaVls8RICCGk9cm/w7dt2wYbGxuF65y9lILVKxbXuvMZAITi6svTgj/bALc+jrhx4wbmzZv3Wv02vNA1i9bW1hAKhUhKSuLKHj9+jIyMjAa3dXR0RFVVFRISEhTWOzg4IDExkZesJCYmQiKRwNzcvNExvvnmm7C0tMS+ffsQHh6OCRMmQF1dnatnjCEwMBCHDx/GqVOn0LlzZ9729vb2kMlkvJsw0tPT8eTJk0bHAIC3j+TLdnbV/2o5e/YspFIpVqxYgb59+8LGxgZZWVm89dXV1VFZWckr69mzJ7Kzsxu1v1+Ug4MDZDIZzp8/z5U9fPgQGRkZsLe3b7F+X1RUVBRGjhxZ6zmc9e1/RTQ0NKCjo8N7EUIIeXVpamoCAGxsbODo6KjwJe1cfSZORU291vYqqtXjatLOXeHo6MglnPJ2XwcvNLIoFosxc+ZMLF68GIaGhjAxMcGKFSugotJw7mllZYXp06djxowZ2Lp1K5ycnJCVlYX8/Hy88847mDNnDrZs2YJ58+YhMDAQ6enpWLlyJRYuXNio9uUEAgEmT56Mb775BhkZGYiLi+PVz507F3v37kVUVBQkEgny8vIAALq6uhCJRLC1tYWnpycCAgLw7bffQk1NDQsWLGjUqF5NBw4cQN++fTFgwACEh4fjwoUL3J3f1tbWuHPnDiIiIuDi4oJffvkFR44cqbW/bt26xZ16lkgkcHd3x8CBA+Hj44Mvv/wS1tbWuH79OgQCATw9PZsUX11sbGzg7e2NgIAA/Oc//4FEIsHSpUthbm6ulKlprl27hvLycjx69AhFRUXcqXz5HJTR0dEKTx+fPXsW69evx9ixYxEbG4sDBw7gl19+acXICSGEkFfbC98NvWHDBgwcOBBjxozBkCFDMGDAAPTp06dR2+7YsQPjx4/HnDlzYGdnh4CAAG5+Q3Nzcxw7dgwXLlyAk5MTZs+ejZkzZ+Ljjz9ucoxTpkzBtWvXYG5uDjc3t1oxFBQUwMPDA2ZmZtxr37593DqhoaGwtLSEu7s7xo0bh1mzZnF3+zbWqlWrEBERgZ49e2LXrl0IDw+Hg4MDAMDb2xsffvghAgMD4ezsjMTERAQHB/O29/HxgaenJwYNGoQOHTrgp59+AgAcOnQILi4u8PX1hYODA5YsWVJrBPJlhYaGok+fPhg1ahRcXV3BGMOxY8dqnb5uDSNGjECvXr3w888/Iz4+Hr169UKvXr0AVF9Dm5mZieHDh9fabtGiRbh06RJ69eqF1atXY9OmTQrXI4QQ0j5ZW1sjJiYG1tbWbbK9V4GAvcwFiM/x8PCAs7MzPWKNtKovv/wSJ06cwLFjx5q97cLCQujq6qKgoIBOSRNCSBtXUVGBrKwsqKurQ02t8SdPf004j3cnj0OP6euhbdoFAFCS9zeu7lqCrqPm4+bRrfh+72F4ufdvoCVAJpOhvLwcUqm02QZXlP1b9EKnoQlpSywsLLBs2TJlh0EIIeQVVfas+tF9Jf/8zZWVPsyurito2vzK7VGzJ4spKSncBNuK1Jwo+1UWHh6O9957T2GdVCpFampqK0f06vLy8sKZM2cU1i1fvhzLly+vd/t33nmnJcIihBDymvgn5w4A4FbMN7Xqss9UT8nWwUC3VWNqS5o1WYyPj0dpaSlycnKas9k2acyYMbw5CGtSxjV9r7Lvv/++zgey13yiDiGEENISJowdBQAwMe8EDc3qG1nLysqQdy8bph0tYGFmjL6Odc+k0d416zWLhLQ3yr5OhBBCSOO96DWLzYmuWSSEEEIIaeNkMtlr2XdLoWSREEIIIe2CiooKhEIhKioqUF5errQ4hEJhk+aGbusoWSSEEEJIu6CqqgoLC4tme5Tsi1JRUan1RLFXGSWLhBBCCGk3VFVV21Wi1ha0nzFSQgghhBDS7GhkkRBCCCHtRmVlJZ2GbmaULBJCCCGkXaisrER2djYqKiqUGodQKISFhUW7SRgpWSSEEEJIu1BVVYWKigqoqKgodZ7FiooKVFVVUbJICCGEENIWqampKS1ZBKDUaXtaAiWLhBBCCGnXLl9Nx/3HhQD4j/HT0NAAAHTQ10HvHrbKDLFNo2SREEIIIe3W5avpGD38Xw2u9/PxU5Qw1oGSRUIIIYS0W/IRxR4TFkG7gwVK7t/F1QNfoseEhdDuYImS+9m4emATtx6pjeZZbCQrKyts2bKlUesKBAJERka2aDyKhIWFQU9Pr9X7JYQQQto67Q4W0DG3hnYHy/8uW/532ULJkbV9r12yuHbtWri4uEAikcDY2Bhjx45Fenq6ssOqJSQkBM7OzsoOQ6ni4+Ph7e0NMzMzaGtrw9nZGeHh4QrXDQsLwxtvvNHKERJCCGlLnj59itTUVJSWlrZI+6WlpUhJSWmx9tuq1y5ZTEhIwNy5c5GUlITY2FjIZDIMGzYMJSUlyg7tldVSE6AmJiaiZ8+eOHToEP766y/MmDEDfn5++Pnnn2utGx0dDW9v72aPgRBCyKsjPT0dY8eORWZmZou0n5mZCU9PzxZrv61qcrJYUlICPz8/iMVimJmZYdOmTfDw8MCCBQsa3LasrAxLliyBpaUlNDQ0YGNjg507d3L1CQkJ6NevHzQ0NGBmZoalS5dCJpNx9R4eHpg/fz6WLFkCAwMDmJqaIiQkhKv39fXFpEmTeH1WVFTAyMgIoaGhAICYmBj4+/uje/fucHJyQmhoKO7cuYNLly5x2+Tn52P06NEQiUTo3LlznaNZ9cnNzYWXlxfXxoEDB3j1QUFB6NatG7S0tNClSxcEBwdzk4iGhYVh1apVuHLlCgQCAQQCAcLCwgAAT548waxZs2BiYgJNTU306NEDR48e5bV9/Phx2NvbQywWw9PTE7m5uVydv78/xo4di40bN8LMzAyGhoaYO3cubwLTx48fw8/PD/r6+tDS0oKXlxdu3LjB1ctPdx89ehQODg7Q0NBAVlYWrKyssGbNGu7zIZVKERUVhfv378Pb2xtisRiOjo64ePFio/bh8uXLsXr1arz55pvo2rUr5s+fD09PTxw5coS33rNnz/Dbb79hzJgx2LZtGxwdHbm6yMhICAQCbN++nSsbPnw4li1b1qgYCCGEkNddk5PFxYsXIy4uDkeOHMFvv/2G+Ph4XqJVHz8/P0RERGDr1q1IS0vDN998A7FYDADIycnBiBEj4OLigitXrmDHjh3YuXMn1qxZw2tj165d0NbWxvnz57F+/Xp8+umniI2NBQBMmTIF0dHRKC4u5tY/fvw4SkpK4OPjozCmgoICAICBgQFX5u/vj9u3b+PUqVM4ePAgvv76a+Tn5zd+JwEIDg6Gj48Prly5gqlTp8LX1xdpaWlcvUQiQVhYGK5du4avvvoK3333HTZv3gwAmDhxIhYtWoTu3bsjNzcXubm5mDhxIqqqquDl5YXExETs2bMH165dw7p163iTfj59+hQbN27Ejz/+iNOnT+POnTv46KOPeLHFxcXh5s2biIuLw65duxAWFsYlo/L3f/HiRURHR+PcuXNgjGHEiBG8hPLp06dYu3Ytvv/+e6SmpsLY2BgAsHnzZri5ueHPP//EyJEjMW3aNPj5+WHq1Km4fPkyrK2t4efnB8ZYk/anXEFBAe9YAcDJkydhamqK7t27w8PDA6mpqXjw4AGA6n+AGBkZISEhAUD1ZKmJiYlwd3dX2H5ZWRkKCwt5L0IIIa8G+enhzMxMpKSkICUlBVm3bgIAKisUz30oL8+6dZPbpq6XfODk2bNnrfBu2hDWBEVFRUxdXZ1FRERwZQ8fPmQikYh98MEH9W6bnp7OALDY2FiF9cuXL2e2trasqqqKK9u+fTsTi8WssrKSMcaYu7s7GzBgAG87FxcXFhQUxBhjrLy8nBkZGbHdu3dz9b6+vmzChAkK+6yqqmKjR4/mtSmPMykpiStLS0tjANjmzZvrfY9yANjs2bN5Zf3792fvv/9+ndusX7+e9enTh1teuXIlc3Jy4q1z/PhxpqKiwtLT0xW2ERoaygCwzMxMrmz79u3MxMSEW54+fTqTSqVMJpNxZRMmTGATJ05kjDGWkZHBALCzZ89y9Q8ePGAikYjt37+f109ycjKvf6lUyqZOncot5+bmMgAsODiYKzt37hwDwHJzc+vcF3U5cOAAU1dXZ1evXuWVBwQEsIULFzLGqo+pkZERO3jwIGOMMWdnZ7Z27VpmbGzMGGMsMTGRqampsaKiIoV9rFy5kgGo9SooKGhyvIQQQlrXrl27FH6HA2A9JixkQz/7mfWfs5kBYP3nbGZDP/uZ9ZiwsM5t6npt27aN5eTkKHxlZWWxGzdusPLy8mZ7XwUFBUr9LWrS1Dk3b95EeXk5XF1duTIDAwPY2jY8L1FycjJUVVXrHNFJS0uDq6srBAIBV+bm5obi4mJkZ2ejU6dOAICePXvytjMzM+NG/YRCISZMmIDw8HBMmzYNJSUliIqKwt69exX2GRgYiL/++gu///47Lw41NTX07duXK7Ozs2vyXcY195F8OTk5mVs+ePAgtmzZgszMTBQXF0Mmk0FHR6feNpOTk2FhYYFu3brVuY6Wlha6du3KLdfcP3Ldu3fnjUaamZkhJSUFwP/ef//+/bl6Q0ND2Nra8kZG1dXVax0LgH98TExMAIB3Wlhelp+fD1NT03rfb03x8fHw9/fHd999h+7du3PljDH8/PPPiIiIAFB9J/rAgQMRHx+PwYMHIzU1FbNnz8bGjRuRlpaG+Ph49O7dmxvRft6yZcuwcOFCbrmwsBCWlpaNjpMQQojySKVSAMCWLVtgZ2cHADj3ZypWLVsETT0ThdvIy1eu3QTXXt0VriN348YNzJs377X7XWhSsshe8NQhAIhEogbbrpko1uyvZrlQKOStIxAIeDdXTJkyBe7u7sjPz0dsbCw0NTXh5eVVq7958+YhOjoap0+fhoXF/26bV9Rnc5G3mZSUhEmTJmHVqlUYPnw4dHV1ERERgU2bNtW7fUP7EFC8f54/bvXtw7qO8fPHRyQSKdxHNduW1ysqa8oNMQkJCRg9ejS+/PJL+Pn58eouXLiA8vJyDBgwgCvz8PDAt99+izNnzsDJyQl6enoYOHAgEhISEB8fDw8Pjzr70tDQ4Gb0J4QQ8mqR/05aW1tzAxX3nlSfMlYVqivcRl4u7dyVN7hRH01NzZcN9ZXSpGsWra2tIRQKkZSUxJU9fvwYGRkZDW7r6OiIqqoq7tqx5zk4OCAxMZGXrCQmJkIikcDc3LzRMb755puwtLTEvn37EB4ejgkTJkBd/X8fEMYYAgMDcfjwYZw6dQqdO3fmbW9vbw+ZTMa7CSM9PR1PnjxpdAwAePtIviz/V87Zs2chlUqxYsUK9O3bFzY2NsjKyuKtr66ujsrKSl5Zz549kZ2d3aj9/aIcHBwgk8lw/vx5ruzhw4fIyMiAvb19i/Vbl/j4eIwcORLr1q3DrFmzatVHRUVh5MiRvJFS+XWLBw8e5BJDd3d3nDhxot7rFQkhhBBSW5OSRbFYjJkzZ2Lx4sU4efIkrl69Cn9/f6ioNNyMlZUVpk+fjhkzZiAyMhK3bt1CfHw89u/fDwCYM2cO7t69i3nz5uH69euIiorCypUrsXDhwka1LycQCDB58mR88803iI2NxdSpU3n1c+fOxZ49e7B3715IJBLk5eUhLy+PuyjW1tYWnp6eCAgIwPnz53Hp0iW8++67jRrVq+nAgQP44YcfkJGRgZUrV+LChQsIDAwEUJ1037lzBxEREbh58ya2bt1a6w5fKysr3Lp1C8nJyXjw4AHKysrg7u6OgQMHwsfHB7Gxsbh16xZ+/fVXxMTENCm2+tjY2MDb2xsBAQH4/fffuRt0zM3NW31qGnmiOH/+fPj4+HDH6tGjR9w6iqbM6dGjBwwNDREeHs4lix4eHoiMjERpaSlvFJIQQkj7YWtri8jISFhbW7dI+9bW1oiJiWmx9tuqJt8NvWHDBgwcOBBjxozBkCFDMGDAAPTp06dR2+7YsQPjx4/HnDlzYGdnh4CAAG5+Q3Nzcxw7dgwXLlyAk5MTZs+ejZkzZ+Ljjz9uaoiYMmUKrl27BnNzc7i5udWKoaCgAB4eHjAzM+Ne+/bt49YJDQ2FpaUl3N3dMW7cOMyaNYu727exVq1ahYiICPTs2RO7du1CeHg4HBwcAADe3t748MMPERgYCGdnZyQmJiI4OJi3vY+PDzw9PTFo0CB06NABP/30EwDg0KFDcHFxga+vLxwcHLBkyZJaI5AvKzQ0FH369MGoUaPg6uoKxhiOHTtW6/R1SwsLC+Puuq55rMaNGweg+hrazMxMDB8+nLedQCDgRg/feustANWjsrq6uujVq1eD14YSQgh5NWlpaaF79+5NHuBpLJFIBEdHxxZrv60SsJe5EPG/PDw84Ozs3OjH4RHSHL788kucOHECx44da7E+CgsLoauri4KCAkoyCSGkjauoqEBWVhbU1dWhplZ9W0ZU7GnM8feF/dhA6HTsWuezoX+IiMTwt1xeOgaZTIby8nJIpdJmG2RR9m9Rk25wIaQtsbCwoMm1CSGE1Ouf7NsAgLTIf/PKrx74krfcQZ8GBOrSbMliSkpKndORAOBNlP0qCw8Px3vvvaewTiqVIjU1tZUjenV5eXnhzJkzCuuWL1+O5cuX17v9O++80xJhEUIIaUfGe48CAJhYWEFTU4SysjLk3cuGaUcLbvaLDvo66N2j4WkAX1fNchoaqJ41PScnp8769nIxaFFREf755x+FdUKhkJvjiTQsJyenzoexGxgY1HpSizIoe+ifEEJI4yk6Dd3a6DR0PUQiUbtJCOsjkUggkUiUHUa70JQpkQghhJDGkslkr2XfLYWuWSSEEEJIu6CiogKhUIiKigqUlyt+FnRrEAqFTZr2r62jZJEQQggh7YKqqiosLCya9JSwlqCiosJ7WMSrjpJFQgghhLQbqqqq7SpRawvazxgpIYQQQghpdjSySAghhJB2o7Kykk5DNzNKFgkhhBDSLlRWViI7OxsVFRVKjUMoFMLCwqLdJIyULBJCCCGkXaiqqkJFRQVUVFSUOs9iRUUFqqqqKFkkhBBCCGmL1NTUlJYsAlDqtD0tgW5wIYQQQgghdaKRRUIIIYSQGpKvZeD+4wJeWVlZGXJzsmFmXv1M6Q76unB26KakCFsXJYuEEEIIIf+VfC0DI4cOatS6v8TGvRYJI52GbiIrKyts2bKlUesKBAJERka2aDyKhIWFQU9Pr9X7bWuacqwIIYQQANyIYj+/IAxesp17ufgFAQBc/ILQ77////zoY3v12iaLa9euhYuLCyQSCYyNjTF27Fikp6crO6xaQkJC4OzsrOwwlCo+Ph7e3t4wMzODtrY2nJ2dER4ernDdsLAwvPHGG60cISGEkLbg6dOnSE1NRWlp6Uu3JTHtBH1LG+6lY9oJAKBj2gmS//7/7b9vNktfbd1rmywmJCRg7ty5SEpKQmxsLGQyGYYNG4aSkhJlh/bKaqmJUBMTE9GzZ08cOnQIf/31F2bMmAE/Pz/8/PPPtdaNjo6Gt7d3s8dACCGk7UtPT8fYsWORmZnZKv2FLF3Uan0p0wsniyUlJfDz84NYLIaZmRk2bdoEDw8PLFiwoMFty8rKsGTJElhaWkJDQwM2NjbYuXMnV5+QkIB+/fpBQ0MDZmZmWLp0KWQyGVfv4eGB+fPnY8mSJTAwMICpqSlCQkK4el9fX0yaNInXZ0VFBYyMjBAaGgoAiImJgb+/P7p37w4nJyeEhobizp07uHTpErdNfn4+Ro8eDZFIhM6dO9c5mlWf3NxceHl5cW0cOHCAVx8UFIRu3bpBS0sLXbp0QXBwMDeZaFhYGFatWoUrV65AIBBAIBAgLCwMAPDkyRPMmjULJiYm0NTURI8ePXD06FFe28ePH4e9vT3EYjE8PT2Rm5vL1fn7+2Ps2LHYuHEjzMzMYGhoiLlz5/ImMn38+DH8/Pygr68PLS0teHl54caNG1y9/HT30aNH4eDgAA0NDWRlZcHKygpr1qzhPh9SqRRRUVG4f/8+vL29IRaL4ejoiIsXLzZqHy5fvhyrV6/Gm2++ia5du2L+/Pnw9PTEkSNHeOs9e/YMv/32G8aMGcOVFRUVYfLkyRCLxejYsSO2bdvWqD4JIYQQUu2Fb3BZvHgx4uLicOTIEZiammL58uW4dOlSo06Z+vn54dy5c9i6dSucnJxw69YtPHjwAACQk5ODESNGwN/fH7t378b169cREBAATU1NXkK4a9cuLFy4EOfPn8e5c+fg7+8PNzc3DB06FFOmTME777yD4uJiiMViANWJU0lJCXx8fBTGVFBQfd2BgYEBV+bv74+7d+/i1KlTUFdXx/z585Gfn9+k/RQcHIx169bhq6++wo8//ghfX1/06NED9vb2AACJRIKwsDB07NgRKSkpCAgIgEQiwZIlSzBx4kRcvXoVMTExOHHiBABAV1cXVVVV8PLyQlFREfbs2YOuXbvi2rVrvMk/nz59io0bN+LHH3+EiooKpk6dio8++oiX8MbFxcHMzAxxcXHIzMzExIkT4ezsjICAAO7937hxA9HR0dDR0UFQUBBGjBiBa9euQSgUcv2sXbsW33//PQwNDWFsbAwA2Lx5Mz7//HMEBwdj8+bNmDZtGtzc3DBjxgxs2LABQUFB8PPzQ2pqKgQCQZP2KVB9vOT7UO7kyZMwNTVF9+7dubINGzZg+fLlCAkJwfHjx/Hhhx/Czs4OQ4cOVdhuWVkZysrKuOXCwsImx0YIIUQ55KeEMzMzX3iexdt/3wQAVFbUPVdizbpnz569UD+vFPYCioqKmLq6OouIiODKHj58yEQiEfvggw/q3TY9PZ0BYLGxsQrrly9fzmxtbVlVVRVXtn37diYWi1llZSVjjDF3d3c2YMAA3nYuLi4sKCiIMcZYeXk5MzIyYrt37+bqfX192YQJExT2WVVVxUaPHs1rUx5nUlISV5aWlsYAsM2bN9f7HuUAsNmzZ/PK+vfvz95///06t1m/fj3r06cPt7xy5Urm5OTEW+f48eNMRUWFpaenK2wjNDSUAWCZmZlc2fbt25mJiQm3PH36dCaVSplMJuPKJkyYwCZOnMgYYywjI4MBYGfPnuXqHzx4wEQiEdu/fz+vn+TkZF7/UqmUTZ06lVvOzc1lAFhwcDBXdu7cOQaA5ebm1rkv6nLgwAGmrq7Orl69yisPCAhgCxcu5MXh6enJW2fixInMy8urzrZXrlzJANR6FRQUNDlOQgghrWvXrl0Kv8Nf5OXiF8TGb/uNew1esp0BYIOXbGcufkHcetu2bWM5OTncKysri924cYOVl5c32/sqKChQ6m/RC6XdN2/eRHl5OVxdXbkyAwMD2NraNrhtcnIyVFVV4e7urrA+LS0Nrq6uvNEmNzc3FBcXIzs7G506VV9U2rNnT952ZmZm3KifUCjEhAkTEB4ejmnTpqGkpARRUVHYu3evwj4DAwPx119/4ffff+fFoaamhr59+3JldnZ2Tb7LuOY+ki8nJydzywcPHsSWLVuQmZmJ4uJiyGQy6Ojo1NtmcnIyLCws0K1b3bfra2lpoWvXrtxyzf0j1717d95opJmZGVJSUgD87/3379+fqzc0NIStrS3S0tK4MnV19VrHAuAfHxMTEwCAo6NjrbL8/HyYmprW+35rio+Ph7+/P7777jveCCJjDD///DMiIiJ46yva//XdIb1s2TIsXLiQWy4sLISlpWWj4yOEEKI8UqkUALBlyxbY2dm9UBtJyakIWboI2oZ1/zbVrHsdfiNeKFlkjL1whyKRqMG2nz8tKe+vZrn8NKicQCDg3VwxZcoUuLu7Iz8/H7GxsdDU1ISXl1et/ubNm4fo6GicPn0aFhYW9fbZXORtJiUlYdKkSVi1ahWGDx8OXV1dREREYNOmTfVu39A+BBTvn+ePW337sK5j/PzxEYlECvdRzbbl9YrKmnJDTEJCAkaPHo0vv/wSfn5+vLoLFy6gvLwcAwYMaLCd+o6phoYGNDQ0Gh0TIYSQtkP++2htbc0boGiKvMLq08qqQvU616lZp6mp+UL9vEpe6AYXa2trCIVCJCUlcWWPHz9GRkZGg9s6OjqiqqoKCQkJCusdHByQmJjIS1YSExMhkUhgbm7e6BjffPNNWFpaYt++fQgPD8eECROgrv6/g8sYQ2BgIA4fPoxTp06hc+fOvO3t7e0hk8l4N2Gkp6fjyZMnjY4BAG8fyZfl/9o5e/YspFIpVqxYgb59+8LGxgZZWVm89dXV1VFZWckr69mzJ7Kzsxu1v1+Ug4MDZDIZzp8/z5U9fPgQGRkZta4VbA3x8fEYOXIk1q1bh1mzZtWqj4qKwsiRI2s9tL2+/U8IIYSQhr1QsigWizFz5kwsXrwYJ0+exNWrV+Hv7w8VlYabs7KywvTp0zFjxgxERkbi1q1biI+Px/79+wEAc+bMwd27dzFv3jxcv34dUVFRWLlyJRYuXNio9uUEAgEmT56Mb775BrGxsZg6dSqvfu7cudizZw/27t0LiUSCvLw85OXlcRfH2trawtPTEwEBATh//jwuXbqEd999t1GjejUdOHAAP/zwAzIyMrBy5UpcuHABgYGBAKqT7jt37iAiIgI3b97E1q1ba93ha2VlhVu3biE5ORkPHjxAWVkZ3N3dMXDgQPj4+CA2Nha3bt3Cr7/+ipiYmCbFVh8bGxt4e3sjICAAv//+O65cuYKpU6fC3Ny81aemkSeK8+fPh4+PD3esHj16xK1T15Q5Z8+exfr165GRkYHt27fjwIED+OCDD1ozfEIIIeSV9sJT52zYsAEDBw7EmDFjMGTIEAwYMAB9+vRp1LY7duzA+PHjMWfOHNjZ2SEgIICb39Dc3BzHjh3DhQsX4OTkhNmzZ2PmzJn4+OOPmxzjlClTcO3aNZibm8PNza1WDAUFBfDw8ICZmRn32rdvH7dOaGgoLC0t4e7ujnHjxmHWrFnc3b6NtWrVKkRERKBnz57YtWsXwsPD4eDgAADw9vbGhx9+iMDAQDg7OyMxMRHBwcG87X18fODp6YlBgwahQ4cO+OmnnwAAhw4dgouLC3x9feHg4IAlS5bUGoF8WaGhoejTpw9GjRoFV1dXMMZw7NixWqevW1pYWBh313XNYzVu3DgA1dfQZmZmYvjw4bW2XbRoES5duoRevXph9erV2LRpk8L1CCGEvPpsbW0RGRkJa2vrVukvZN2mVutLmQTsZS5AfI6HhwecnZ3pEWukVX355Zc4ceIEjh071uxtFxYWQldXFwUFBQ3eeEQIIUS5KioqkJWVBXV19ReeOufnk2cw228S+vh+CD3L/yWChXl38MfuL+DiFwQBgAu7v0DY/kgMdXPhbS+TyVBeXg6pVNpsgyvK/i164XkWCWkrLCwssGzZMmWHQQghpB3Iu3sbAHDpp80K6//Y/QX3/x30dVsjJKVr9mQxJSWFmwhbkeLi4ubuUinCw8Px3nvvKayTSqVITU1t5YheXV5eXjhz5ozCuuXLl2P58uX1bv/OO++0RFiEEEJeQz5jRgIATC2teHc6l5WVITcnG2bmFtDQ0EAHfV04O9Q9hV170qynoYHq2dNzcnLqrG8v5/aLiorwzz//KKwTCoXcXE+kYTk5OXU+iN3AwID3VJ3Wpuyhf0IIIY3XHKehXxadhm4EkUjUbhLC+kgkEkgkEmWH0S40ZUokQgghpCEymey17Lul0DWLhBBCCGkXVFRUIBQKUVFRgfLyup/t3NKEQmGTpvtr6yhZJIQQQki7oKqqCgsLiyY9HawlqKio1HpIxKuMkkVCCCGEtBuqqqrtKlFrC9rPGCkhhBBCCGl2lCwSQgghhJA60WloQgghhLQblZWVrXLNYnu7LrE+lCwSQgghpF2orKxEdnY2KioqWrwvoVAICwuL1yJhpGSREEIIIe1CVVUVKioqoKKi0qKTcstkMlRUVKCqqoqSRUIIIYSQV42amlqLP8FFmfM4tjZKFgkhhBDSLjx9+hSRv/wKXQNjaGlpwUBPAif71+P5zS2JkkVCCCGEtAuHj/6KxQvm88qOnYijhPEl0dQ5pNGsrKywZcsWZYdBCCGEKPS4oBgA4PL2DAya9TEA4NGTImWG1C5QskheeaWlpdDS0sL169eVHQohhBAlKi8vAwCI9AyhbyZt8valpaVISUlBaWlpc4f2SqNkkbzyYmNjYWlpCTs7O2WHQgghRIny8/IAAE+fPHyh7TMzM+Hp6YnMzMzmDOuVR8liO1ZSUgI/Pz+IxWKYmZlh06ZN8PDwwIIFCxrcNj8/H6NHj4ZIJELnzp0RHh5ea52CggLMmjULxsbG0NHRwb/+9S9cuXKFqw8JCYGzszN+/PFHWFlZQVdXF5MmTUJR0f9OCRw8eBCOjo4QiUQwNDTEkCFDUFJSwtWHhobC3t4empqasLOzw9dff10rjqioKIwZMwYFBQVQVVXFpUuXAACMMRgYGMDFxYVb96effoKZmVmj9h8hhBBCKFls1xYvXoy4uDgcOXIEv/32G+Lj47lEqiH+/v64ffs2Tp06hYMHD+Lrr79Gfn4+V88Yw8iRI5GXl4djx47h0qVL6N27NwYPHoxHjx5x6928eRORkZE4evQojh49ioSEBKxbtw4AkJubC19fX8yYMQNpaWmIj4/HuHHjwBgDAHz33XdYsWIFPvvsM6SlpeHzzz9HcHAwdu3axbVfVVWFo0ePwtvbG7q6unB2dkZ8fDwA4K+//uL+W1hYCACIj4+Hu7v7i+9UQggh5DVDd0O3U8XFxdi5cyd2796NoUOHAgB27doFCwuLBrfNyMjAr7/+iqSkJPTv3x8AsHPnTtjb23PrxMXFISUlBfn5+dDQ0AAAbNy4EZGRkTh48CBmzZoFoDqZCwsLg0QiAQBMmzYNJ0+exGeffYbc3FzIZDKMGzcOUmn1tSWOjo5cH6tXr8amTZswbtw4AEDnzp1x7do1/Oc//8H06dMBAElJSaiqqsKbb74JAPDw8EB8fDwWLVqE+Ph4DB48GH///Td+//13jBgxAvHx8fjwww/rfO9lZWUoKyvjluVJJiGEkFeLrKL6u/zW3zdhJFZv1DY3btwAADx79qzF4noVUbLYTt28eRPl5eVwdXXlygwMDGBra9vgtmlpaVBTU0Pfvn25Mjs7O+jp6XHLly5dQnFxMQwNDXnblpaW4ubNm9yylZUVlygCgJmZGTdC6eTkhMGDB8PR0RHDhw/HsGHDMH78eOjr6+P+/fu4e/cuZs6ciYCAAG57mUwGXV1dbjkqKgqjRo2Cikr1ILmHhwd27tyJqqoqJCQkYPDgwejUqRMSEhLQu3dvZGRk1DuyuHbtWqxatarBfUQIIaRtK3pQff1i8JK6BwjqcvfuXd4lTK87ShbbKfmp3JfZViAQ1LlOVVUVzMzMuFO+NdVMKoVCIa9OIBBwD3hXVVVFbGwsEhMT8dtvv2Hbtm1YsWIFzp8/Dy0tLQDVp6Llo5tyNR+tFB0djbVr13LLAwcORFFRES5fvowzZ85g9erVsLS0xOeffw5nZ2cYGxvzRkift2zZMixcuJBbLiwshKWlZZ3rE0IIaZskRqYAgNXrN8OlZ93f+zXduHED8+bNo+/951Cy2E5ZW1tDKBQiKSkJnTp1AgA8fvy4wZE1ALC3t4dMJsPFixfRr18/AEB6ejqePHnCrdO7d2/k5eVBTU0NVlZWLxynQCCAm5sb3Nzc8Mknn0AqleLIkSNYuHAhzM3N8ffff2PKlCkKt71x4wZu376NYcOGcWXy6xb//e9/QyAQwMHBAR07dsSff/6Jo0ePNvjeNTQ0uNPqhBBCXl1qwurv8s5duvIucWoMTU3NlgjplUXJYjslFosxc+ZMLF68GIaGhjAxMcGKFSu407X1sbW1haenJwICAvDtt99CTU0NCxYsgEgk4tYZMmQIXF1dMXbsWHzxxRewtbXFvXv3cOzYMYwdO5Z3Crsu58+fx8mTJzFs2DAYGxvj/PnzuH//PjfyFxISgvnz50NHRwdeXl4oKyvDxYsX8fjxYyxcuBBRUVEYMmQINwop5+Hhga+++gpvv/02BAIB9PX14eDggH379mHr1q1N3JOEEELI643uhm7HNmzYgIEDB2LMmDEYMmQIBgwYgD59+jRq29DQUFhaWsLd3R3jxo3jpsiREwgEOHbsGAYOHIgZM2agW7dumDRpEm7fvg0TE5NG9aGjo4PTp09jxIgR6NatGz7++GNs2rQJXl5eAIB3330X33//PcLCwuDo6Ah3d3eEhYWhc+fOAKqvV/T29q7V7qBBg1BZWQkPDw+uzN3dHZWVlXQnNCGEtGPGptWnnrX0DBtYUzFra2vExMTA2tq6OcN65QnYy1zcRl45Hh4ecHZ2fuUf2/fgwQOYmZnh7t27MP3vl0NLKCwshK6uLgoKCqCjo9Ni/RBCCHl5azf/G8sXzkOvUVOh19EKcd+uwZ6D0Rjk2riBksaSyWQoLy+HVCqtdW1+S1D2bxGdhiavpEePHuHLL79s0USREELIqyX/XjYA4M+je7gyAz1JXauTRqJk8TWUkpICsVhcZ31xcXErRvNiunXrhm7duik7DEIIIW1I4OwAFBUWwLlvf+gbGMJATwIne/qteFmULL5m4uPjUVpaipycHGWHQgghhDSrTp06YeniRVBXV4eaGqU4zYX25GtIJBLRxbuEEEIIaRRKFgkhhBDSrshksle6/baGkkVCCCGEtAsqKioQCoWoqKhAeXl5i/YlFAobNXdxe0DJIiGEEELaBVVVVVhYWHCPlW1JKioqvMfPtmeULBJCCCGk3VBVVX1tkrjW8nqMnxJCCCGEkBdCI4uEEEIIabMqKytb5bSysrwKp7MpWSSEEEJIm1RZWYns7GxUVFQoO5QWIxQKYWFh0aYTRkoWCSGEENImVVVVoaKiAioqKu1ykm2ZTIaKigpUVVVRskgIIYQQ8qLU1NTaZbIIoMWn+GkO7XPPE0IIIYS8gJTrN5CXfx/3srPR0cICpsYd4Ghno+ywlIqSRUIIIYQQVCeKnoM9apXHnIx/rRNGmjqHEEIIIQTA44IiAMDAibN4/5WXv66aNVn08PDAggULmrPJBt2+fRsCgQDJycmt2q8yhYSEwNnZmVv29/fH2LFjW7TP+Ph4CAQCPHnypEX7IYQQQhpSWlqKlJQUlJaWtkj7esYdef9tzb7bojY1skgJyYv56quvEBYW1mztKUr633zzTeTm5kJXV7fZ+mlIRkYGvL29YWRkBB0dHbi5uSEuLq7WellZWdDQ0EBhYWGrxUYIIUR5MjMz4enpiczMzNeqb2VpU8lie9Kac0Lp6upCT0+vRftQV1eHqakpBAJBi/ZT08iRIyGTyXDq1ClcunQJzs7OGDVqFPLy8njrRUVFwcPDAzo6Oq0WGyGEEPK6aPZkUSaTITAwEHp6ejA0NMTHH38MxhgAYM+ePejbty8kEglMTU0xefJk5OfnA6g+nTxo0CAAgL6+PgQCAfz9/QFUz7P0xRdfwNraGhoaGujUqRM+++wzXr9///03Bg0aBC0tLTg5OeHcuXONijcsLAx6eno4fvw47O3tIRaL4enpidzcXG6dqqoqfPrpp7CwsICGhgacnZ0RExPD1ctPhe/fvx8eHh7Q1NTEnj17uNPDn3/+OUxMTKCnp4dVq1ZBJpNh8eLFMDAwgIWFBX744QdeTEFBQejWrRu0tLTQpUsXBAcH15t81jwNLY/l+ZeHhwcA4OHDh/D19YWFhQW0tLTg6OiIn376iddWQkICvvrqK27b27dvKxz1PXToELp37w4NDQ1YWVlh06ZNvLisrKzw+eefY8aMGZBIJOjUqRO+/fbbRh2XBw8eIDMzE0uXLkXPnj1hY2ODdevW4enTp0hNTeWtGxUVhTFjxiAlJQUqKip48OABAODx48dQUVHBhAkTuHXXrl0LV1fXRsVACCGEkBa4G3rXrl2YOXMmzp8/j4sXL2LWrFmQSqUICAhAeXk5Vq9eDVtbW+Tn5+PDDz+Ev78/jh07BktLSxw6dAg+Pj5IT0+Hjo4ORCIRAGDZsmX47rvvsHnzZgwYMAC5ubm4fv06r98VK1Zg48aNsLGxwYoVK+Dr64vMzMxGzcv09OlTbNy4ET/++CNUVFQwdepUfPTRRwgPDwdQfZp306ZN+M9//oNevXrhhx9+wJgxY5Camgobm//dHRUUFIRNmzYhNDQUGhoaSEhIwKlTp2BhYYHTp0/j7NmzmDlzJs6dO4eBAwfi/Pnz2LdvH2bPno2hQ4fC0tISACCRSBAWFoaOHTsiJSUFAQEBkEgkWLJkSYPvxdLSkpfo5uXlYciQIRg4cCAA4NmzZ+jTpw+CgoKgo6ODX375BdOmTUOXLl3Qv39/fPXVV8jIyECPHj3w6aefAgA6dOiA27dv8/q5dOkS3nnnHYSEhGDixIlITEzEnDlzYGhoyCX5ALBp0yasXr0ay5cvx8GDB/H+++9j4MCBsLOzq/d9GBoawt7eHrt370bv3r2hoaGB//znPzAxMUGfPn249Z48eYIzZ84gLCwMFhYWMDQ0REJCAnx8fHD69GkYGhri9OnT3Prx8fFwd3evs9+ysjKUlZVxy3RqmxBC2p5nz54BAG7cuNGs7d66WX1qufK/AzTy/966mQl9LSGvT3kMrwXWjNzd3Zm9vT2rqqriyoKCgpi9vb3C9S9cuMAAsKKiIsYYY3FxcQwAe/z4MbdOYWEh09DQYN99953CNm7dusUAsO+//54rS01NZQBYWlpagzGHhoYyACwzM5Mr2759OzMxMeGWO3bsyD777DPedi4uLmzOnDm8GLZs2cJbZ/r06UwqlbLKykquzNbWlr311lvcskwmY9ra2uynn36qM8b169ezPn36cMsrV65kTk5OvH68vb1rbVdaWsr69+/PRo0axYvheSNGjGCLFi3ilt3d3dkHH3zAW+f5YzN58mQ2dOhQ3jqLFy9mDg4O3LJUKmVTp07llquqqpixsTHbsWNHnbHUlJ2dzfr06cMEAgFTVVVlHTt2ZH/++SdvnfDwcNa7d29uedy4cSwwMJAxxtiCBQvYokWLmJGREUtNTWUVFRVMLBazX3/9tc4+V65cyQDUehUUFDQqZkIIIc2nvLyc3bhxg2VlZbGcnBzutW3bNoXf1c31GjhxFu+/il7btm3jxfQir6ysLHbjxg1WXl5e734oKChQ6m9Rs48svvHGG7zr2lxdXbFp0yZUVlbir7/+QkhICJKTk/Ho0SPuweB37tyBg4ODwvbS0tJQVlaGwYMH19tvz549uf83MzMDAOTn5zc4ggUAWlpa6Nq1K297+enxwsJC3Lt3D25ubrxt3NzccOXKFV5Z3759a7XdvXt3qKj872y/iYkJevTowS2rqqrC0NCQ6w8ADh48iC1btiAzMxPFxcWQyWQvdD3ezJkzUVRUhNjYWC6GyspKrFu3Dvv27UNOTg43kqatrd2kttPS0uDt7c0rc3Nzw5YtW1BZWck9tqjmcREIBDA1NeW917owxjBnzhwYGxvjzJkzEIlE+P777zFq1Cj88ccf3DGWn4KW8/Dw4E51JyQkYPXq1bh16xYSEhJQUFCA0tLSWseypmXLlmHhwoXccmFhITfiSwghpG2Qfy9v27aNd4bvZV1OScPyxR9Cot8BALj/fr5hM3o72gOoHlmcN2/ea/Xb0GqTcj979gzDhg3DsGHDsGfPHnTo0AF37tzB8OHD633UjfxUdEOEQiH3//JkVZ6MNmVb+fbsv9dZPt+mHGOsVpmihEtR24rK5LEmJSVh0qRJWLVqFYYPHw5dXV1ERETUuh6wIWvWrEFMTAwuXLgAiUTClW/atAmbN2/Gli1b4OjoCG1tbSxYsKDJjxtS9P6f32eA4vffmONy6tQpHD16FI8fP+YS5a+//hqxsbHYtWsXli5dioqKCsTExGDZsmXcdh4eHvjggw+QmZmJq1ev4q233sLNmzeRkJCAJ0+eoE+fPrz98TwNDQ1oaGg0GB8hhBDl0dTUBADY2NjA0dGx2dp9/LT6tLPqf3+75P/t3NW6Vj/yGF4HzX6DS1JSUq1lGxsbXL9+HQ8ePMC6devw1ltvwc7OrtYIk7q6OoDq0S85GxsbiEQinDx5srlDbRQdHR107NgRv//+O688MTER9vb2zd7f2bNnIZVKsWLFCvTt2xc2NjbIyspqUhuHDh3Cp59+iv379/NGTAHgzJkz8Pb2xtSpU+Hk5IQuXbrUuuZDXV2ddwwUcXBwULhPunXr1iwPQ3/69CkA8EZl5cvyZDMuLg56enq8OSd79OgBQ0NDrFmzBk5OTtDR0YG7uzsSEhIavF6REEIIIbU1e7J49+5dLFy4EOnp6fjpp5+wbds2fPDBB+jUqRPU1dWxbds2/P3334iOjsbq1at520qlUggEAhw9ehT3799HcXExNDU1ERQUhCVLlmD37t24efMmkpKSsHPnzuYOvU6LFy/GF198gX379iE9PR1Lly5FcnIyPvjgg2bvy9raGnfu3EFERARu3ryJrVu34siRI43e/urVq/Dz80NQUBC6d++OvLw85OXl4dGjR1z7sbGxSExMRFpaGt57771aU9FYWVnh/PnzuH37Nh48eKBwJHDRokU4efIkVq9ejYyMDOzatQv//ve/8dFHH73cDvgvV1dX6OvrY/r06bhy5QoyMjKwePFi3Lp1CyNHjgQAREdH805BA9UjlwMHDsSePXu4O8B79uyJ8vJynDx5kisjhBDy6rK2tkZMTAysra1fq76VpdmTRT8/P5SWlqJfv36YO3cu5s2bh1mzZqFDhw4ICwvDgQMH4ODggHXr1mHjxo28bc3NzbFq1SosXboUJiYmCAwMBAAEBwdj0aJF+OSTT2Bvb4+JEyc26rq35jJ//nwsWrQIixYtgqOjI2JiYhAdHd2s10nIeXt748MPP0RgYCCcnZ2RmJiI4ODgRm9/8eJFPH36FGvWrIGZmRn3GjduHIDqfdm7d28MHz4cHh4eMDU1rfX0l48++giqqqpwcHDgLhd4Xu/evbF//35ERESgR48e+OSTT/Dpp5/y7oR+GUZGRoiJiUFxcTH+9a9/oW/fvvj9998RFRUFJycnANXJ4vPXTQLAoEGDUFlZySWGAoEAb731FgBgwIABzRIfIYQQ5RGJRHB0dGz0pWrtpW9lETBFF5oR0sZdvnwZ//rXv3D//v1a10U2p8LCQujq6qKgoIAm/SaEkFZWUVGBrKwsqKurN2oqvJf1W/xZ/N+Ud+A27v9w9nAoBk6chdP7vsVPh3/GwP69m70/mUyG8vJySKXSen/LlP1bRE9wIa8kmUyGbdu2tWiiSAgh5PWSfedvAMDZw6EAgNP7qmfX0Net+8bI10Gr3Q2tLF5eXjhz5ozCuuXLl2P58uWtHBEBgM8//xyff/65wrq33noLv/76a73b9+vXD/369WuJ0AghhLymxo6qvia+g4k5Hj18gI4WFjA17gBHu+a/7OxV0u5PQ+fk5KC0tFRhnYGBAQwMDFo5IgIAjx494m66eZ5IJIK5uXkrR6SYsof+CSHkddbap6Fb26tyGrr97fnntJWkg/BRok4IIaSxZDKZskNoEa/K+2r3ySIhhBBCXk0qKioQCoWoqKho8sMjXhVCobDWnMJtDSWLhBBCCGmTVFVVYWFh0egnsr2KVFRUmuVhFi2JkkVCCCGEtFmqqqptPplq79r2uCchhBBCCFEqGlkkhBBCSJtVWVlJp6GVjJJFQgghhLRJlZWVyM7ORkVFhbJDaTFCoRAWFhZtOmGkZJEQQgghbVJVVRUqKiqgoqLSbudZrKioQFVVFSWLhBBCCCEvSk1NrV0miwBeiSmB2ueeJ4QQQshr6VpGJh4XFDVpm7KyZ8jJzoa5hQU0NDS5cn1dCRy6WTd3iK8cShYJIYQQ0i5cy8jE0EHuzdpmbFzCa58wUrJICCGEkHZBPqI4dfFqmFh2bvR2/9y9hT0bgnnbycuaOkrZHrVYsujh4QFnZ2ds2bKlpbqo5fbt2+jcuTP+/PNPODs7t1q/yhQSEoLIyEgkJycDAPz9/fHkyRNERka2WJ/x8fEYNGgQHj9+DD09vRbr52W1xr4ghBDS9phYdoaltV2rbdfetdlJuePj4yEQCPDkyRNlh/JK+eqrrxAWFtZs7Xl4eGDBggW8sjfffBO5ubnQ1dVttn4akpGRAW9vbxgZGUFHRwdubm6Ii4urtV5WVhY0NDRQWFjYarERQghR7OnTp7h8+TKePn2q7FCaTWlpKVJSUlBaWqrsUFpNm00W25PWnB9KV1e3xUf71NXVYWpqCoFA0KL91DRy5EjIZDKcOnUKly5dgrOzM0aNGoW8vDzeelFRUfDw8ICOjk6rxUYIIUSx69evo0+fPrh+/bqyQ2k2mZmZ8PT0RGZmprJDaTUtmizKZDIEBgZCT08PhoaG+Pjjj8EYAwDs2bMHffv2hUQigampKSZPnoz8/HwA1aeTBw0aBADQ19eHQCCAv78/gOo5l7744gtYW1tDQ0MDnf6/vTsPq6paHzj+BWQehRRBEFRAQVEEx0zEHDNDr91sMrW8WreccTYHRNEKFLPhZgNaeh3Kx/R6Da8/ExxITc0ZB1AQp9QcEEU4h7N/fxA7j8wKHg6+n+fhib323mu/65yO52Wttddu0IC5c+fqXffMmTN06dIFGxsbWrZsyS+//FKueJcuXYqTkxObN2/G398fOzs7evXqxaVLl9RjdDods2fPxsPDA0tLS4KCgkhISFD3p6enY2Jiwpo1awgLC8PKyorly5czZMgQ+vXrR3R0NK6urjg5OREZGYlWq2XChAk4Ozvj4eHBN998oxfTpEmT8PPzw8bGhkaNGjF9+vRSk8/C69wfy4M/YWFhAPzxxx+8+uqreHh4YGNjQ2BgICtXrtSrKykpiUWLFqnnpqenF9vru3btWpo1a4alpSXe3t7ExsbqxeXt7U10dDRvvfUW9vb2NGjQgCVLlpTrfbl27RqpqalMnjyZFi1a4Ovry/z587l79y7Hjh3TO3b9+vWEh4frlUVGRlK3bl0cHBx4++23jWKZAiGEEKK6qNIbXJYtW8bQoUPZs2cP+/btY/jw4Xh5eTFs2DDy8vKIioqiSZMmXLlyhbFjxzJkyBA2bdqEp6cna9eu5cUXX+TkyZM4ODhgbW0NwJQpU/jyyy9ZuHAhzzzzDJcuXSryF8u0adOIiYnB19eXadOm8eqrr5KamlquNZru3r1LTEwM3333HaampgwcOJDx48ezYsUKoGCYNzY2li+++IJWrVrxzTffEB4ezrFjx/D19VXrmTRpErGxscTHx2NpaUlSUhI///wzHh4ebN++nV27djF06FB++eUXQkND2bNnD6tXr+add96he/fueHp6AmBvb8/SpUtxd3fnyJEjDBs2DHt7eyZOnFhmWzw9PfUS3cuXL9OtWzdCQ0MBuHfvHiEhIUyaNAkHBwf++9//8sYbb9CoUSPatWvHokWLOHXqFM2bN2f27NkA1KlTh/T0dL3r7N+/nwEDBjBr1ixefvllkpOTeffdd3FxcVGTfIDY2FiioqKYOnUqP/zwA//85z8JDQ2ladPS54e4uLjg7+/Pt99+S3BwMJaWlnzxxRe4uroSEhKiHnfz5k127NihNwy/detWrKys2LZtG+np6bz55ps89dRTRf7AKJSbm0tubq66LcPZQgjx8AqHalNSUh7qfK1Wy6VLl8q9zuKZtILePk1ebhlHlq2wjjNpqThY/XXt06dPAwXfoU8MpYp07txZ8ff3V3Q6nVo2adIkxd/fv9jj9+7dqwDK7du3FUVRlG3btimAcuPGDfWYrKwsxdLSUvnyyy+LrePs2bMKoHz11Vdq2bFjxxRASUlJKTPm+Ph4BVBSU1PVsk8//VRxdXVVt93d3ZW5c+fqndemTRvl3Xff1YshLi5O75jBgwcrXl5eSn5+vlrWpEkTpVOnTuq2VqtVbG1tlZUrV5YY44cffqiEhISo2zNnzlRatmypd52+ffsWOS8nJ0dp166d0qdPH70YHtS7d28lIiJC3e7cubMyevRovWMefG9ee+01pXv37nrHTJgwQQkICFC3vby8lIEDB6rbOp1OqVu3rvL555+XGMv9zp8/r4SEhCgmJiaKmZmZ4u7urvz22296x6xYsUIJDg5WtwcPHqw4Ozsrd+7cUcs+//xzxc7OrsTXYObMmQpQ5OfWrVvlilMIIcRfli9fXuy/qVX9M3BClBK3aV+5fyI+Logz4uPlatnACVGlXmPx4sXKhQsXHuknIyNDOX36tJKXl1fq63jr1i2DfhdVac9i+/bt9ea1dejQgdjYWPLz8zl8+DCzZs3i4MGDXL9+XX1I+Llz5wgICCi2vpSUFHJzc+natWup123RooX6u5ubGwBXrlwpswcLwMbGhsaNG+udXzg8npWVxcWLF+nYsaPeOR07duTQoUN6Za1bty5Sd7NmzTA1/Wvk39XVlebNm6vbZmZmuLi4qNcD+OGHH4iLiyM1NZXs7Gy0Wu1DzccbOnQot2/fZsuWLWoM+fn5zJ8/n9WrV3PhwgW1V83W1rZCdaekpNC3b1+9so4dOxIXF0d+fr76CKP73xcTExPq1aun19aSKIrCu+++S926ddmxYwfW1tZ89dVX9OnTh19//VV9j4sbgm7ZsiU2NjbqdocOHcjOziYzMxMvL68i15oyZQrjxo1Tt7OystReXiGEEBXj7e0NFEw98/f3r/D5Fe1ZPHjsBJMjxuDs6l7haz2osI75sXEENfsrfzh9+jQjR458or4bDLLO4r179+jRowc9evRg+fLl1KlTh3PnztGzZ89S55MVDkWXxdzcXP29MFktTEYrcm7h+cqf8ywfrLOQoihFyopLuIqru7iywlh3797NK6+8QmRkJD179sTR0ZFVq1YVmQ9Yljlz5pCQkMDevXuxt7dXy2NjY1m4cCFxcXEEBgZia2vLmDFjKjynr7j2P/iaQfHtL8/78vPPP7Nx40Zu3LihJsqfffYZW7ZsYdmyZUyePBmNRkNCQgJTpkwpV8wl3ZxjaWmJpaVlueoQQghRusLvbX9/f4KDgyt8vkajwdnZGQsLi3Ili1n3tACYWzz6v+OFdTRq7ENgYGCR/VZWVkXKaqoqvcFl9+7dRbZ9fX05ceIE165dY/78+XTq1ImmTZsW6WGysLAACnq/Cvn6+mJtbc3WrVurMuwSOTg44O7uzs6dO/XKk5OTH+ovprLs2rULLy8vpk2bRuvWrfH19SUjI6NCdaxdu5bZs2ezZs0avR5TgB07dtC3b18GDhxIy5YtadSokToXo5CFhYXee1CcgICAYl8TPz+/SnkweuGSC/f3yhZuFyab27Ztw8nJqcj6mocOHdJb3mD37t3Y2dnh4eHxyHEJIYQQT4IqTRYzMzMZN24cJ0+eZOXKlSxevJjRo0fToEEDLCwsWLx4MWfOnGHDhg1ERUXpnevl5YWJiQkbN27k6tWrZGdnY2VlxaRJk5g4cSLffvstaWlp7N69m6+//roqm6FnwoQJfPDBB6xevZqTJ08yefJkDh48yOjRoyv9Wj4+Ppw7d45Vq1aRlpbGxx9/zLp168p9/tGjRxk0aBCTJk2iWbNmXL58mcuXL3P9+nW1/i1btpCcnExKSgpvv/12kaVovL292bNnD+np6Vy7dq3YnsCIiAi2bt1KVFQUp06dYtmyZXzyySeMHz/+0V6AP3Xo0IHatWszePBgDh06xKlTp5gwYQJnz57l+eefB2DDhg1FhqCh4AHtQ4cO5fjx4/z000/MnDmTESNGFEk8hRBCCFG8Kv3GHDRoEDk5ObRt25b33nuPkSNHMnz4cOrUqcPSpUv5/vvvCQgIYP78+cTExOidW79+fSIjI5k8eTKurq6MGDECgOnTpxMREcGMGTPw9/fn5ZdfLte8t8oyatQoIiIiiIiIIDAwkISEBDZs2KB3J3Rl6du3L2PHjmXEiBEEBQWRnJzM9OnTy33+vn37uHv3LnPmzMHNzU396d+/P1DwWgYHB9OzZ0/CwsKoV6+euuxOofHjx2NmZkZAQIA6XeBBwcHBrFmzhlWrVtG8eXNmzJjB7Nmz9e6EfhRPPfUUCQkJZGdn8+yzz9K6dWt27tzJ+vXradmyJVCQLD44bxKga9eu+Pr6EhoayoABA3jhhReYNWtWpcQlhBCidE2bNmX//v3lumfAWPj4+JCQkICPz5PzvGgTpbjJZUIYkQMHDvDss89y9erVIvMiH1VWVhaOjo7cunVLFvoWQojHTKPRkJGRUe45i1t3JDPolZd4edT7eFTgsX2lPRt6zY8b6dim1UO3oTRarZa8vDy8vLxK/f4y9HeRQW5wEaIyabVaFi9eXOmJohBCCOOSmX4GgNUfz3mo85d/VHT0rrajfTFHPlmeqGTxueeeY8eOHcXumzp1KlOnTn3MEQmA6OhooqOji93XqVMnfvrpp1LPb9u2LW3btq2K0IQQQhiR8Od7A+Dp3Qgrq/KtoAKQm3uPC+fPU9/DA0vLv+5yru1oT4DfkzPcXJInahj6woULJT7429nZGWdn58cckQC4fv26etPNg6ytralfv/5jjugvhu76F0KIJ1lFh6GNjQxDV0OGTDpEySRRF0IIURqtVmvoEKqEsbTriUoWhRBCCGE8TE1NMTc3R6PRVPiBEcbC3Ny82i/nJsmiEEIIIaolMzMzPDw8yv0UNmNkampaKQ+wqEqSLAohhBCi2jIzM6v2yVRNV737PYUQQgghhEFJz6IQQgghaoz8/PzHMmxtDMPHlUWSRSGEEELUCPn5+Zw/fx6NRlPl1zI3N8fDw+OJSBglWRRCCCFEjaDT6dBoNJiamlbpuoxarRaNRoNOp5NkUQghhBDC2NSqVavKF/GuqUv5FEducBFCCCGEECWSnkUhhBBC1Egpp9K4lZUFFH3+s6ODA/5+jQ0coXGQZFEIIYQQNU7KqTS6dQkt9Zj/27ZdEsZykGHoJ4i3tzdxcXGGDkMIIYSocoU9iu9Mi2b2klW8M23en9vzeGdatN4xonSSLIpqa+7cuTz99NPY2Njg5ORU4nEZGRlYWlqSJR96IYR4ot29e5djx46Rk5Ojlrl7NcLbzx93r4Z/bjfE3atRmXXl5ORw5MgRvbqeVJIsimorLy+Pl156iX/+85+lHrd+/XrCwsJwcHB4TJEJIYSojk6ePEm/fv1ITU195LpSU1Pp1atXpdRl7CRZrMbu3LnDoEGDsLOzw83NjdjYWMLCwhgzZkyZ5165coUXXngBa2trGjZsyIoVK4occ+vWLYYPH07dunVxcHDg2Wef5dChQ+r+WbNmERQUxHfffYe3tzeOjo688sor3L59Wz3mhx9+IDAwEGtra1xcXOjWrRt37txR98fHx+Pv74+VlRVNmzbls88+K3f7IyMjGTt2LIGBgaUet379esLDwzly5AimpqZcu3YNgBs3bmBqaspLL72kHjtv3jw6dOhQ7hiEEEKIJ53c4FKNTZgwgW3btrFu3Trq1avH1KlT2b9/P0FBQWWeO2TIEDIzM/n555+xsLBg1KhRXLlyRd2vKArPP/88zs7ObNq0CUdHR7744gu6du3KqVOncHZ2BiAtLY0ff/yRjRs3cuPGDQYMGMD8+fOZO3culy5d4tVXX+XDDz/kb3/7G7dv32bHjh0oigLAl19+ycyZM/nkk09o1aoVv/32G8OGDcPW1pbBgwdXymt08+ZNduzYwdKlS/Hw8MDFxYWkpCRefPFFtm/fjouLC9u3b1ePT0xMpHPnziXWl5ubS25urrotQ9tCCGE8CoeMU1NT0fz5xL+8+/5NL1RYdiYtFVvL4lOh06dPA3Dv3r0qiNS4SLJYTWVnZ/P111/z7bff0r17dwCWLVuGh4dHmeeeOnWKn376id27d9OuXTsAvv76a/z9/dVjtm3bxpEjR7hy5QqWlpYAxMTE8OOPP/LDDz8wfPhwoGA1/KVLl2Jvbw/AG2+8wdatW9VkUavV0r9/f7y8vAD0egGjoqKIjY2lf//+ADRs2JDjx4/zxRdfVFqyuGnTJgIDA/H09AQgNDSUxMREXnzxRRITExk8eDDLli3j+PHj+Pn5kZyczNixY0usb968eURGRlZKbEIIIR6vjIwMAL0RuGuXL+IXGKR33LXLFwGYMG4MZcnMzKRNmzaVFaJRkmSxmkpLSyMvL09vyNTZ2ZkmTZqUeW5KSgq1atWidevWalnTpk31bhLZv38/2dnZuLi46J2bk5NDWlqauu3t7a0migBubm5qD2XLli3p2rUrgYGB9OzZkx49evD3v/+d2rVrc/XqVTIzMxk6dCjDhg1Tz9dqtTg6Opb/hShD4RB0obCwMJYsWQJAUlISUVFRnD17lqSkJG7dukVOTg4dO3Yssb4pU6Ywbtw4dTsrK0tNRIUQQlRvhR0XcXFxaHQFyeBT9dyLHFdY9tGCOAIDmhZb1+nTpxk5cqR8ByDJYrVVOJT7KOeamJiUeIxOp8PNzY3ExMQi++5PKs3NzfX2mZiYoNMV9O2bmZmxZcsWkpOT+d///sfixYuZNm0ae/bswcbGBigYii7s3SxUWc/R1Gg0JCQkMGXKFLUsLCyM0aNHk5qaytGjR+nUqRNpaWkkJSVx8+ZNQkJC9JLfB1laWqo9rUIIIYyLtbU1AD4+PuTmF5RZFPNvemFZo8Y+Zc6Lt7KyqtwgjZDc4FJN+fj4YG5uzu7du9WyGzducOrUqTLP9ff3R6vVsm/fPrXs5MmT3Lx5U90ODg7m8uXL1KpVCx8fH72fp556qtxxmpiY0LFjRyIjI/ntt9+wsLBg3bp1uLq6Ur9+fc6cOVOk/oYNG5a7/tJs27YNJycnvTmczZs3x8XFhTlz5tCyZUscHBzo3LkzSUlJZc5XFEIIIURR0rNYTdnZ2TF06FAmTJiAi4sLrq6uTJs2DVPTsvP7Jk2a0KtXL4YNG8aSJUuoVasWY8aMUf/iAujWrRsdOnSgX79+fPDBBzRp0oSLFy+yadMm+vXrpzeEXZI9e/awdetWevToQd26ddmzZw9Xr15V50bOmjWLUaNG4eDgwHPPPUdubi779u3jxo0bekO9JTl37hzXr1/n3Llz5Ofnc/DgQaAgkbazs2PDhg16Q9BQkLyGhoayfPlydW5iixYtyMvLY+vWrYwePbrM6wohhBDiL9KzWI199NFHhIaGEh4eTrdu3XjmmWcICQkp17nx8fF4enrSuXNn+vfvry6RU8jExIRNmzYRGhrKW2+9hZ+fH6+88grp6em4urqW6xoODg5s376d3r174+fnx/vvv09sbCzPPfccAP/4xz/46quvWLp0KYGBgXTu3JmlS5eWu2dxxowZtGrVipkzZ5KdnU2rVq1o1aqV2mO6YcMG+vbtW+S8Ll26kJ+fT1hYmNrWTp06AfDMM8+U69pCCCGMT5MmTfjxxx/x8fF55Lp8fHxISEiolLqMnYnyKJPjxGMXFhZGUFDQE//YvgMHDvDss89y9erVIvMqK1NWVhaOjo7cunVLFv0WQohqTqPRkJGRgYWFBTt3/8rrL/+dt8bPxNvPn4sZZ/nX3Cl/PvZP4V9zp7J2/Ubat25V4etotVry8vLw8vKq0u+gQob+LpJhaGGUtFotixcvfiwfUiGEEMYn4+wZAL6J0V8O7V9z/7op0lE6AcpFkkUjdOTIEezs7Ercn52d/RijeTjR0dFER0cXu69Tp0789NNPpZ7ftm1b2rZtWxWhCSGEqAFeeL5gSpRXw0ZYWVmRm3uPC+fPU9/DA0tLKxwdHPD3a2zgKI2DDEMboZycHC5cuFDifmOYX3H9+nWuX79e7D5ra2vq16//mCMqnqG7/oUQQpTf/cPQtWpVXX+YDEOLas/a2tooEsLSODs7q48UFEIIISqTVqs16vqrG0kWhRBCCFEjmJqaYm5ujkajIS8vr0qvZW5uXq7l7GoCSRaFEEIIUSOYmZnh4eGhPmmsKpmamlbaE8mqO0kWhRBCCFFjmJmZPTFJ3OPyZPSfCiGEEEKIhyLJohBCCCGEKJEMQwshhBCi2srPz38scxANxRjmPkqyKIQQQohqKT8/n/Pnz6PRaAwdSpUxNzfHw8OjWieMkiwKIYQQolrS6XRoNBpMTU2rdJFtQ9FqtWg0GnQ6nSSLQgghhBAPq1atWjUyWQSqfD3IyiA3uAghhBBCVKJDR47xn/9uIicnx9ChVApJFoUQQgghKsnJ02n07tWDd4YP4/9+3mbocCpFpSaLYWFhjBkzpjKrLFN6ejomJiYcPHjwsV7XkGbNmkVQUJC6PWTIEPr161el10xMTMTExISbN29W6XWEEEIIY5Z1+7b6+507dw0YSeWpVj2LkpA8nEWLFrF06dJKq6+4pP/pp5/m0qVLODo6Vtp1ynLgwAG6d++Ok5MTLi4uDB8+nOzs7CLHZWRkYGlpSVZW1mOL7WHcvXuXAwcOcPduzfjHQwghROnOZ2bWiKHoapUs1iSP8zZ/R0dHnJycqvQaFhYW1KtXDxMTkyq9TqGLFy/SrVs3fHx82LNnDwkJCRw7dowhQ4YUOXb9+vWEhYXh4ODwWGJ7WCdOnCAkJIQTJ04YOhQhhBCPwcIFMaSmpho6jEdW6cmiVqtlxIgRam/Q+++/j6IoACxfvpzWrVtjb29PvXr1eO2117hy5QpQMJzcpUsXAGrXro2JiYmaGOh0Oj744AN8fHywtLSkQYMGzJ07V++6Z86coUuXLtjY2NCyZUt++eWXcsW7dOlSnJyc2Lx5M/7+/tjZ2dGrVy8uXbqkHqPT6Zg9ezYeHh5YWloSFBREQkKCur9wKHzNmjWEhYVhZWXF8uXL1eHh6OhoXF1dcXJyIjIyEq1Wy4QJE3B2dsbDw4NvvvlGL6ZJkybh5+eHjY0NjRo1Yvr06aUmn/cPQxfG8uBPWFgYAH/88QevvvoqHh4e2NjYEBgYyMqVK/XqSkpKYtGiReq56enpxfb6rl27lmbNmmFpaYm3tzexsbF6cXl7exMdHc1bb72Fvb09DRo0YMmSJeV6XzZu3Ii5uTmffvopTZo0oU2bNnz66aesXbu2yAdv/fr1hIeHc+TIEUxNTbl27RoAN27cwNTUlJdeekk9dt68eXTo0KFcMQghhBCiCpLFZcuWUatWLfbs2cPHH3/MwoUL+eqrr4CC28OjoqI4dOgQP/74I2fPnlUTQk9PT9auXQvAyZMnuXTpEosWLQJgypQpfPDBB0yfPp3jx4/z73//G1dXV73rTps2jfHjx3Pw4EH8/Px49dVX0Wq15Yr57t27xMTE8N1337F9+3bOnTvH+PHj1f2LFi0iNjaWmJgYDh8+TM+ePQkPD+f06dN69UyaNIlRo0aRkpJCz549Afj555+5ePEi27dvZ8GCBcyaNYs+ffpQu3Zt9uzZwzvvvMM777xDZmamWo+9vT1Lly7l+PHjLFq0iC+//JKFCxeWqy2enp5cunRJ/fntt99wcXEhNDQUgHv37hESEsLGjRs5evQow4cP54033mDPnj1qWzt06MCwYcPUOjw9PYtcZ//+/QwYMIBXXnmFI0eOMGvWLKZPn15kODw2NpbWrVvz22+/8e677/LPf/6zXD1rubm5WFhYYGr61/+i1tbWAOzcuVMtu3nzJjt27CA8PJzmzZvj4uJCUlISANu3b8fFxYXt27erxycmJtK5c+dyvZZCCCGEqIJ1Fj09PVm4cCEmJiY0adKEI0eOsHDhQoYNG8Zbb72lHteoUSM+/vhj2rZtS3Z2NnZ2djg7OwNQt25ddVj19u3bLFq0iE8++YTBgwcD0LhxY5555hm9644fP57nn38egMjISJo1a0ZqaipNmzYtM2aNRsO//vUvGjduDMCIESOYPXu2uj8mJoZJkybxyiuvAPDBBx+wbds24uLi+PTTT9XjxowZQ//+/fXqdnZ25uOPP8bU1JQmTZrw4YcfcvfuXaZOnQoUJMLz589n165dav3vv/++er63tzcRERGsXr2aiRMnltkWMzMz6tWrBxQkhv369aNDhw7MmjULgPr16+slwiNHjiQhIYHvv/+edu3a4ejoiIWFBTY2Nmo9xVmwYAFdu3Zl+vTpAPj5+XH8+HE++ugjvaHi3r178+677wIFyfTChQtJTEws83159tlnGTduHB999BGjR4/mzp076mt2f6/vpk2bCAwMVBPa0NBQEhMTefHFF0lMTGTw4MEsW7aM48eP4+fnR3JyMmPHji3xurm5ueTm5qrblTkPsnDeSkpKSqXVKYQQNZlWq+XSpUtGtc5i2gOjX/fu3TNQJJWn0l/59u3b681r69ChA7GxseTn53P48GFmzZrFwYMHuX79uvqsx3PnzhEQEFBsfSkpKeTm5tK1a9dSr9uiRQv1dzc3NwCuXLlSrmTRxsZGTRQLzy8cHs/KyuLixYt07NhR75yOHTty6NAhvbLWrVsXqbtZs2Z6vWOurq40b95c3TYzM8PFxUW9HsAPP/xAXFwcqampZGdno9VqH2o+3tChQ7l9+zZbtmxRY8jPz2f+/PmsXr2aCxcuqMmRra1thepOSUmhb9++emUdO3YkLi6O/Px8dSX6+98XExMT6tWrp9fWkjRr1oxly5Yxbtw4pkyZgpmZGaNGjcLV1VVvlfvCIehCYWFh6lB3UlISUVFRnD17lqSkJG7dukVOTk6R9/J+8+bNIzIysnwvQgWlp6cDMHDgwCqpXwghRPWTmZlJmzZtDB3GI3lsafq9e/fo0aMHPXr0YPny5dSpU4dz587Rs2fPUlcvLxx6LIu5ubn6e2GyWt4Hj99/buH5hfMsH6yzkKIoRcqKS7iKq7u4ssJYd+/ezSuvvEJkZCQ9e/bE0dGRVatWFZkPWJY5c+aQkJDA3r17sbe3V8tjY2NZuHAhcXFxBAYGYmtry5gxYyq8gnxx7X/wNYPi21/e9+W1117jtdde4/fff8fW1hYTExMWLFhAw4YNgYIe4YSEBKZMmaKeExYWxujRo0lNTeXo0aN06tSJtLQ0kpKSuHnzJiEhIXqvx4OmTJnCuHHj1O2srKxih+Efhre3N1Awd9ff379S6hRCiJrMGHsWj6WcJGLsaHW7sr5DDKnSX/ndu3cX2fb19eXEiRNcu3aN+fPnqy/cvn379I61sLAACnq/Cvn6+mJtbc3WrVv5xz/+UdnhlsnBwQF3d3d27typzvsDSE5Opm3btpV+vV27duHl5cW0adPUsoyMjArVsXbtWmbPns1PP/2k12MKsGPHDvr27av2bul0Ok6fPq2XvFhYWOi9B8UJCAjQmzsIBa+Jn59fpT/fsnB+6jfffIOVlRXdu3cHYNu2bTg5OemtOVk4b3HOnDm0bNkSBwcHOnfuzLx587hx40aZ8xUtLS2xtLSs1PgLFf7h4+/vT3BwcJVcQwghahKNRoOzszMWFhZGkyze0+h/f1pZWRkokspT6Te4ZGZmMm7cOE6ePMnKlStZvHgxo0ePpkGDBlhYWLB48WLOnDnDhg0biIqK0jvXy8sLExMTNm7cyNWrV8nOzsbKyopJkyYxceJEvv32W9LS0ti9ezdff/11ZYdeogkTJvDBBx+wevVqTp48yeTJkzl48CCjR48u++QK8vHx4dy5c6xatYq0tDQ+/vhj1q1bV+7zjx49yqBBg5g0aRLNmjXj8uXLXL58mevXr6v1b9myheTkZFJSUnj77be5fPmyXh3e3t7s2bOH9PR0rl27VmxPYEREBFu3biUqKopTp06xbNkyPvnkE735kI/qk08+4cCBA5w6dYpPP/2UESNGMG/ePHU+64YNG/SGoKGg5zI0NJTly5erd4C3aNGCvLw8tm7dqpYJIYQQonwqPVkcNGgQOTk5tG3blvfee4+RI0cyfPhw6tSpw9KlS/n+++8JCAhg/vz5xMTE6J1bv359IiMjmTx5Mq6urowYMQKA6dOnExERwYwZM/D39+fll18u17y3yjJq1CgiIiKIiIggMDCQhIQENmzYgK+vb6Vfq2/fvowdO5YRI0YQFBREcnKyehNJeezbt4+7d+8yZ84c3Nzc1J/CG2+mT59OcHAwPXv2JCwsjHr16hV5+sv48eMxMzMjICBAnS7woODgYNasWcOqVato3rw5M2bMYPbs2cWug/iw9u7dS/fu3QkMDGTJkiV88cUXjBo1St2/YcOGIvMmAbp06UJ+fr6aGJqYmNCpUyeAIjdGPU5NmzZl//795ZpHK4QQwviNHTceHx8fQ4fxyEyU4iaaCVHNHThwgGeffZarV68WmRdZmbKysnB0dOTWrVvVftFvIYSoaTQaDRkZGUY1DL191y+8OuDvAMQuXMQrf/5eHK1WS15eHl5eXqV+lxn6u0ie4CKMklarZfHixVWaKAohhBAVlX7mjPq7ra2NASOpPMaRpj+C5557jh07dhS7b+rUqerafeLxio6OJjo6uth9nTp14qeffir1/LZt21bJDUZCCCHEo+jz/HPk5eXhVNuJbs92MXQ4laLGD0NfuHChxId4Ozs7qwuBi8fr+vXr6k03D7K2tqZ+/fqPOaLiGbrrXwghnmTGOAxdEcYyDF3zXvkHVJekQ+iTRF0IIYQwDjU+WRRCCCGEcdNqtYYOoUoYS7skWRRCCCFEtWRqaoq5uTkajabCTxozFubm5nqPBa6OJFkUQgghRLVkZmaGh4dHuR8Ta4xMTU0r/clnlU2SRSGEEEJUW2ZmZtU+marpqne/pxBCCCGEMCjpWRRCCCFEtZWfny/D0AYmyaIQQgghqqX8/HzOnz+PRqMxdChVxtzcHA8Pj2qdMEqyKIQQQohqSafTodFoMDU1rbGLcms0GnQ6nSSLQgghhBAPq1atWjUyWQSMYkmgmvnKCyGEEEIU41RqGlm3s4vdl3vvHufPn8fDwwNLKysAHOzt8PNp/DhDrHYkWRRCCCHEE+FUahpdOodW+LxtSduf6IRRkkUhhBBCPBEKexSnRcXg1dCnyP6Ms2nMnR7BtKhYvBo2JuNsKnOnjy+xJ/JJUWXrLIaFhTFmzJiqqr5Y6enpmJiYcPDgwcd6XUOaNWsWQUFB6vaQIUPo169flV4zMTERExMTbt68WaXXeVSP47UQQghhfLwa+uDn36zIj1fDxn/ub/zndtGE8klUbRflNpaEpLpZtGgRS5curbT6ikv6n376aS5duoSjo2OlXacsBw4coHv37jg5OeHi4sLw4cPJzi76l15GRgaWlpZkZWU9ttiEEEJUzN27dzlw4AB37941dCgVlpOTw5EjR8jJyTF0KI9NtU0Wa5LHuT6Uo6MjTk5OVXoNCwsL6tWrh4mJSZVep9DFixfp1q0bPj4+7Nmzh4SEBI4dO8aQIUOKHLt+/XrCwsJwcHB4LLEJIYSouBMnThASEsKJEycMHUqFpaam0qtXL1JTUw0dymNTpcmiVqtlxIgRam/Q+++/j6IoACxfvpzWrVtjb29PvXr1eO2117hy5QpQMJzcpUsXAGrXro2JiYmaGOh0Oj744AN8fHywtLSkQYMGzJ07V++6Z86coUuXLtjY2NCyZUt++eWXcsW7dOlSnJyc2Lx5M/7+/tjZ2dGrVy8uXbqkHqPT6Zg9e3bBnVKWlgQFBZGQkKDuLxwKX7NmDWFhYVhZWbF8+XJ1SDQ6OhpXV1ecnJyIjIxEq9UyYcIEnJ2d8fDw4JtvvtGLadKkSfj5+WFjY0OjRo2YPn16qcnn/UOvhbE8+BMWFgbAH3/8wauvvoqHhwc2NjYEBgaycuVKvbqSkpJYtGiRem56enqxvb5r166lWbNmWFpa4u3tTWxsrF5c3t7eREdH89Zbb2Fvb0+DBg1YsmRJud6XjRs3Ym5uzqeffkqTJk1o06YNn376KWvXri3yYV2/fj3h4eF6ZZGRkdStWxcHBwfefvtto1imQAghhKguqvQGl2XLljF06FD27NnDvn37GD58OF5eXgwbNoy8vDyioqJo0qQJV65cYezYsQwZMoRNmzbh6enJ2rVrefHFFzl58iQODg5YW1sDMGXKFL788ksWLlzIM888w6VLl4r8ZTJt2jRiYmLw9fVl2rRpvPrqq6SmppZrjaa7d+8SExPDd999h6mpKQMHDmT8+PGsWLECKBjmjY2N5YsvvqBVq1Z88803hIeHc+zYMXx9fdV6Jk2aRGxsLPHx8VhaWpKUlMTPP/+Mh4cH27dvZ9euXQwdOpRffvmF0NBQ9uzZw+rVq3nnnXfo3r07np6eANjb27N06VLc3d05cuQIw4YNw97enokTJ5bZFk9PT71E9/Lly3Tr1o3Q0II7we7du0dISAiTJk3CwcGB//73v7zxxhs0atSIdu3asWjRIk6dOkXz5s2ZPXs2AHXq1CE9PV3vOvv372fAgAHMmjWLl19+meTkZN59911cXFz0ev9iY2OJiopi6tSp/PDDD/zzn/8kNDSUpk2bltqO3NxcLCwsMDX962+bwv8fdu7ciY9PwZySmzdvsmPHDr1h+K1bt2JlZcW2bdtIT0/nzTff5KmnniryB8b918rNzVW3ZThbCCEqX+EQbkpKSqnHabVaLl26VGnrLKb92cFw/7/zpSk8Li01FctaBd9Bp0+fBgq+Q58YShXp3Lmz4u/vr+h0OrVs0qRJir+/f7HH7927VwGU27dvK4qiKNu2bVMA5caNG+oxWVlZiqWlpfLll18WW8fZs2cVQPnqq6/UsmPHjimAkpKSUmbM8fHxCqCkpqaqZZ9++qni6uqqbru7uytz587VO69NmzbKu+++qxdDXFyc3jGDBw9WvLy8lPz8fLWsSZMmSqdOndRtrVar2NraKitXriwxxg8//FAJCQlRt2fOnKm0bNlS7zp9+/Ytcl5OTo7Srl07pU+fPnoxPKh3795KRESEut25c2dl9OjResc8+N689tprSvfu3fWOmTBhghIQEKBue3l5KQMHDlS3dTqdUrduXeXzzz8vMZZCR48eVWrVqqV8+OGHSm5urnL9+nWlf//+CqBER0erx61YsUIJDg5WtwcPHqw4Ozsrd+7cUcs+//xzxc7OrsTXYObMmQpQ5OfWrVtlximEEKJ8li9fXuy/tY/rZ1pUrJK4/3SRnyXLf1QAZcnyH5XE/aeVaVGxJdaxePFi5cKFC4/0k5GRoZw+fVrJy8sr9fW6deuWQb+LqrRnsX379nrz2jp06EBsbCz5+fkcPnyYWbNmcfDgQa5fv64+JPzcuXMEBAQUW19KSgq5ubl07dq11Ou2aNFC/d3NzQ2AK1eulNmDBWBjY0Pjxn+tpeTm5qYOj2dlZXHx4kU6duyod07Hjh05dOiQXlnr1q2L1N2sWTO93jFXV1eaN2+ubpuZmeHi4qJeD+CHH34gLi6O1NRUsrOz0Wq1DzUfb+jQody+fZstW7aoMeTn5zN//nxWr17NhQsX1F41W1vbCtWdkpJC37599co6duxIXFwc+fn56iOM7n9fTExMqFevnl5bS9KsWTOWLVvGuHHjmDJlCmZmZowaNQpXV1e9xyMVNwTdsmVLbGxs1O0OHTqQnZ1NZmYmXl5eRa41ZcoUxo0bp25nZWWpvbxCCCEqh7e3N1AwJc3f37/E4yq7Z/H4iVOMGzOKeu4e5Tq+8LgFcR8T0NQPKOhZHDly5BP13WCQdRbv3btHjx496NGjB8uXL6dOnTqcO3eOnj17ljqfrHDosSzm5ubq74XJamEyWpFzC89X/pxn+WCdhRRFKVJWXMJVXN3FlRXGunv3bl555RUiIyPp2bMnjo6OrFq1qsh8wLLMmTOHhIQE9u7di729vVoeGxvLwoULiYuLIzAwEFtbW8aMGVPhOX3Ftf/B1wyKb39535fXXnuN1157jd9//x1bW1tMTExYsGABDRs2BApuIkpISGDKlCnlqq+km3MsLS2xtLQsVx1CCCEeTuH3ub+/P8HBwSUep9FocHZ2xsLColKSxVxtwXdOef+dLzyusY8PgYGBevus/nzCy5OgSm9w2b17d5FtX19fTpw4wbVr15g/fz6dOnWiadOmRXqYLCwsgILer0K+vr5YW1uzdevWqgy7RA4ODri7u7Nz50698uTk5FL/MnpYu3btwsvLi2nTptG6dWt8fX3JyMioUB1r165l9uzZrFmzRq/HFGDHjh307duXgQMH0rJlSxo1aqTOxShkYWGh9x4UJyAgoNjXxM/Pr9IfjO7q6oqdnR2rV6/GysqK7t27A7Bt2zacnJz01pwEOHTokN7yBrt378bOzg4Pj/L9VSmEEEI86aq0ZzEzM5Nx48bx9ttvc+DAARYvXkxsbCwNGjTAwsKCxYsX884773D06FGioqL0zvXy8sLExISNGzfSu3dvrK2tsbOzY9KkSUycOBELCws6duzI1atXOXbsGEOHDq3KpqgmTJjAzJkzady4MUFBQcTHx3Pw4EH1BpjK5OPjw7lz51i1ahVt2rThv//9L+vWrSv3+UePHmXQoEFMmjSJZs2acfnyZaAgAXR2dsbHx4e1a9eSnJxM7dq1WbBgAZcvX9ZLfL29vdmzZw/p6enY2dnh7Oxc5DoRERG0adOGqKgoXn75ZX755Rc++eQTPvvss0d/Ef70ySef8PTTT2NnZ8eWLVuYMGEC8+fPV5cJ2rBhQ5EhaCh4QPvQoUN5//33ycjIYObMmYwYMUJvOoAQQojHq2nTpuzfv79c08OqGx8fHxISEtSbK58EVfqNOWjQIHJycmjbti3vvfceI0eOZPjw4dSpU4elS5fy/fffExAQwPz584mJidE7t379+kRGRjJ58mRcXV0ZMWIEANOnTyciIoIZM2bg7+/Pyy+/XK55b5Vl1KhRREREEBERQWBgIAkJCWzYsEHvTujK0rdvX8aOHcuIESMICgoiOTmZ6dOnl/v8ffv2cffuXebMmYObm5v6079/f6DgtQwODqZnz56EhYVRr169Ik88GT9+PGZmZgQEBKjTBR4UHBzMmjVrWLVqFc2bN2fGjBnMnj272HUQH9bevXvp3r07gYGBLFmyhC+++IJRo0ap+zds2FBk3iRA165d8fX1JTQ0lAEDBvDCCy8wa9asSotLCCFExdnY2BAcHKw3p9xYWFtbExgYWO6pcTWBiVLc5DIhjMiBAwd49tlnuXr1apF5kY8qKysLR0dHbt26JQt9CyHEY6bRaMjIyKi0OYs7k3fz8ksvMv79ufg1bVZkf0nPhl6/cROtW7V85Os/SKvVkpeXh5eXV6nfX4b+LjLIDS5CVCatVsvixYsrPVEUQghRs5w9kwZAzJxppR43d3qE3raDvV2VxWQMnqhk8bnnnmPHjh3F7ps6dSpTp059zBEJgOjoaKKjo4vd16lTJ3766adSz2/bti1t27atitCEEELUIM/3fg6Aho0aY1XMMHLuvXucP3++4Cltf97t7GBvh59P4yLHPkmeqGHoCxculPjgb2dn52Jv3hBV7/r161y/fr3YfdbW1tSvX/8xR/QXQ3f9CyHEk6yyh6GrGxmGroYMmXSIkkmiLoQQojRardbQIVQJY2nXE5UsCiGEEMJ4mJqaYm5ujkajqfADI4yFubl5tV/OTZJFIYQQQlRLZmZmeHh4lPtpX8bI1NS00h9gUdkkWRRCCCFEtWVmZlbtk6marnr3ewohhBBCCIOSnkUhhBBCVFv5+fkyDG1gkiwKIYQQolrKz8/n/PnzaDQaQ4dSZczNzfHw8KjWCaMki0IIIYSolnQ6HRqNBlNT0xq7zqJGo0Gn00myKIQQQgjxsGrVqlUjk0XAKJYEqpmvvBBCCCFEJTudlsa1K39w/vx5mgY0IbBZM0OH9FhIsiiEEEIIUYbTaWmEhYbqlSVu345v45r/3GhZOkcIIYQQogzZWXcAeHvkuCJlNZ0ki0+YsLAwxowZY+gwhBBCCKPkXt/T0CE8dpIsimrr7bffpnHjxlhbW1OnTh369u3LiRMnihyXk5ODjY1NsfuEEEKIisjJyeHIkSPk5ORUyfHGSJJFUW2FhIQQHx9PSkoKmzdvRlEUevToQX5+vt5xW7ZswdPTk6ZNmxooUiGEEDVFamoqvXr1IjU1tUqON0aSLNZgd+7cYdCgQdjZ2eHm5kZsbKze/ry8PCZOnEj9+vWxtbWlXbt2JCYmqvuXLl2Kk5MTmzdvxt/fHzs7O3r16sWlS5fUYxITE2nbti22trY4OTnRsWNHMjIy1P3/+c9/CAkJwcrKikaNGhEZGYlWqy1X/MOHDyc0NBRvb2+Cg4OZM2cOmZmZpKen6x23fv16wsPDuXXrFmZmZuzfvx8ARVFwdnamTZs26rErV67Ezc2tvC+hEEII8cSTu6FrsAkTJrBt2zbWrVtHvXr1mDp1Kvv37ycoKAiAN998k/T0dFatWoW7uzvr1q2jV69eHDlyBF9fXwDu3r1LTEwM3333HaampgwcOJDx48ezYsUKtFot/fr1Y9iwYaxcuZK8vDz27t2LiYkJAJs3b2bgwIF8/PHHdOrUibS0NIYPHw7AzJkzK9SWO3fuEB8fT8OGDfH0/Gu+iE6nY+PGjaxduxZHR0eCgoJITEwkJCSEw4cPA3D48GGysrJwcHAgMTGRzp07l3id3NxccnNz1e2srKwKxSmEEMK43bt3D4DTp0/rlRf2HOZp8vTKCtfSLjyvJpJksYbKzs7m66+/5ttvv6V79+4ALFu2DA8PDwDS0tJYuXIl58+fx93dHYDx48eTkJBAfHw80dHRAGg0Gv71r3/R+M+lAUaMGMHs2bOBgkTq1q1b9OnTR93v7++vxjB37lwmT57M4MGDAWjUqBFRUVFMnDix3MniZ599xsSJE7lz5w5NmzZly5YtWFhYqPt3796NTqfj6aefBgpu4ElMTCQiIoLExES6du3KmTNn2LlzJ7179yYxMZGxY8eWeL158+YRGRlZrtiEEELUPJmZmQCMHDmy2P3Xrvyu/j5mzF/HZGZm6o1k1SSSLNZQaWlp5OXl0aFDB7XM2dmZJk2aAHDgwAEURcHPz0/vvNzcXFxcXNRtGxsbNREEcHNz48qVK2p9Q4YMoWfPnnTv3p1u3boxYMAAdZh3//79/Prrr8ydO1c9Pz8/n3v37nH37l1sbGzKbMfrr79O9+7duXTpEjExMQwYMIBdu3ZhZWUFFAxB9+nTB1PTghkVYWFhfP311+h0OpKSkujatSsNGjQgKSmJ4OBgTp06VWrP4pQpUxg37q9lEbKysvR6MoUQQtRshf/mL168WB1lAzhx4jRjxozkqbquallc3GLMzAoSy5r8XSHJYg2lKEqp+wufQ7l///4iz6O0s7NTfzc3N9fbZ2Jiold3fHw8o0aNIiEhgdWrV/P++++zZcsW2rdvj06nIzIykv79+xe5fmGyVxZHR0ccHR3x9fWlffv21K5dm3Xr1vHqq68CsGHDBubNm6ceHxoayu3btzlw4AA7duwgKioKT09PoqOjCQoKom7dunq9nw+ytLTE0tKyXLEJIYSoeQq/n3x9fQkMDFTLtdqC7z4L879Gt3x8fKhVy0TvvJpIksUaysfHB3Nzc3bv3k2DBg0AuHHjhtqz1qpVK/Lz87ly5QqdOnV6pGu1atWKVq1aMWXKFDp06MC///1v2rdvT3BwMCdPnsTHx6cymgQUJMGFcwpPnz5Neno6PXr0UPcXzlv85JNPMDExISAgAHd3d3777Tc2btxYaq+iEEIIIYqSZLGGsrOzY+jQoUyYMAEXFxdcXV2ZNm2aOlzr5+fH66+/zqBBg4iNjaVVq1Zcu3aNn3/+mcDAQHr37l3mNc6ePcuSJUsIDw/H3d2dkydPcurUKQYNGgTAjBkz6NOnD56enrz00kuYmppy+PBhjhw5wpw5c0qt+8yZM6xevZoePXpQp04dLly4wAcffIC1tbUa2/r16+nWrVuR4eywsDAWLVrE3/72N0xMTKhduzYBAQGsXr2ajz/++GFeTiGEEOKJJUvn1GAfffQRoaGhhIeH061bN5555hlCQkLU/fHx8QwaNIiIiAiaNGlCeHg4e/bsKfe8i8KFsF988UX8/PwYPnw4I0aM4O233wagZ8+ebNy4kS1bttCmTRvat2/PggUL8PLyKrNuKysrduzYQe/evfHx8WHAgAHY2tqSnJxM3bp1gYJksW/fvkXO7dKlC/n5+YSFhallnTt3Jj8/X3oWhRBClMrHx4eEhIRyj4pV9HhjZKKUNblNiGro2rVruLm5kZmZSb169arsOllZWTg6OnLr1i0cHByq7DpCCCGK0mg0ZGRkYGFhQa1ahh0MTf5lDy/9vT9vDR/BN0s+AWDjxp9o1arFQ9ep1WrJy8vDy8uryD0C9zP0d5H0LAqjdP36dRYsWFCliaIQQghRKO1MwTqLhYkigJ2DraHCeaxkzqIwiBUrVqjD1Q/y8vLi2LFjpZ7v5+dXZNkfIYQQoqo8/9xzAHjU9+Ta1Ws0DWiC731Ly9VkkiwKgwgPD6ddu3bF7iutK14IIYQwBGdnZ954/XVDh2EQkiwKg7C3t8fe3t7QYQghhDACWq3W0CFUCWNplySLQgghhKiWTE1NMTc3R6PRkJeXV/YJRsjc3Fxd1q66kmRRCCGEENWSmZkZHh4e6HQ6Q4dSZUxNTYs8Sa26kWRRCCGEENWWmZlZtU+marrq3e8phBBCCCEMSpJFIYQQQghRIhmGFkIIIUS1lZ+fL3MWDUySRSGEEEJUS/n5+Zw/fx6NRmPoUKqMubk5Hh4e1TphlGRRCCGEENWSTqdDo9Fgampq8GdDVwWtVotGo0Gn00myKIQQQgjxsGrVqlUjk0XAKNaPrJmvvBBCCCHEQzh27BjHT5wkoGkTmjVrZuhwqgVJFoUQQgghgLS0NHr06KFub9++ncaNGxswoupBls55goWFhTFmzBhDh1FlZs2aRVBQkKHDEEIIYSSysu+Uuv2kkmRRGIW3336bxo0bY21tTZ06dejbty8nTpwoclxOTg42NjbF7hNCCCFycnI4cuQIOTk5ZR577969xxBR9SfJojAKISEhxMfHk5KSwubNm1EUhR49epCfn6933JYtW/D09KRp06YGilQIIUR1lpqaSq9evUhNTS3z2PPnzz+GiKo/SRafEHfu3GHQoEHY2dnh5uZGbGys3v68vDwmTpxI/fr1sbW1pV27diQmJqr7ly5dipOTE5s3b8bf3x87Ozt69erFpUuX1GMSExNp27Yttra2ODk50bFjRzIyMtT9//nPfwgJCcHKyopGjRoRGRmJVqstV/zDhw8nNDQUb29vgoODmTNnDpmZmaSnp+sdt379esLDw/XKvvjiCzw9PbGxseGll17i5s2b5XvRhBBCCCE3uDwpJkyYwLZt21i3bh316tVj6tSp7N+/X53T9+abb5Kens6qVatwd3dn3bp19OrViyNHjuDr6wvA3bt3iYmJ4bvvvsPU1JSBAwcyfvx4VqxYgVarpV+/fgwbNoyVK1eSl5fH3r17MTExAWDz5s0MHDiQjz/+mE6dOpGWlsbw4cMBmDlzZoXacufOHeLj42nYsCGenp5quU6nY+PGjaxdu1YtS01NZc2aNfznP/8hKyuLoUOH8t5777FixYpi687NzSU3N1fdzsrKqlBsQgghqrfCoeXTp08X2Vee3sYnkSSLT4Ds7Gy+/vprvv32W7p37w7AsmXL8PDwAAru/lq5ciXnz5/H3d0dgPHjx5OQkEB8fDzR0dEAaDQa/vWvf6l3ho0YMYLZs2cDBUnVrVu36NOnj7rf399fjWHu3LlMnjyZwYMHA9CoUSOioqKYOHFiuZPFzz77jIkTJ3Lnzh2aNm3Kli1bsLCwUPfv3r0bnU7H008/rZbdu3dPr62LFy/m+eefJzY2lnr16hW5xrx584iMjCxXPEIIIYxPZmYmACNHjjRwJMZDksUnQFpaGnl5eXTo0EEtc3Z2pkmTJgAcOHAARVHw8/PTOy83NxcXFxd128bGRm8JATc3N65cuaLWN2TIEHr27En37t3p1q0bAwYMwM3NDYD9+/fz66+/MnfuXPX8/Px87t27x927d7GxsSmzHa+//jrdu3fn0qVLxMTEMGDAAHbt2oWVlRVQMATdp08fTE3/ml3RoEEDNVEE6NChAzqdjpMnTxabLE6ZMoVx48ap21lZWXq9l0IIIYxb4b/pixcvVkfOCp04dZoxoySJfJAki08ARVFK3V/4mKH9+/cXedyQnZ2d+ru5ubnePhMTE7264+PjGTVqFAkJCaxevZr333+fLVu20L59e3Q6HZGRkfTv37/I9QuTvbI4Ojri6OiIr68v7du3p3bt2qxbt45XX30VgA0bNjBv3rxS6ygcFi/874MsLS2xtLQsVzxCCCGMT+F3jq+vL4GBgXr7tLrSvy+fVJIsPgF8fHwwNzdn9+7dNGjQAIAbN25w6tQpOnfuTKtWrcjPz+fKlSt06tTpka7VqlUrWrVqxZQpU+jQoQP//ve/ad++PcHBwZw8eRIfH5/KaBJQkAQXzi88ffo06enpeoupApw7d46LFy+qw+u//PILpqamRXpRhRBCCFE8SRafAHZ2dgwdOpQJEybg4uKCq6sr06ZNU4dr/fz8eP311xk0aBCxsbG0atWKa9eu8fPPPxMYGEjv3r3LvMbZs2dZsmQJ4eHhuLu7c/LkSU6dOsWgQYMAmDFjBn369MHT05OXXnoJU1NTDh8+zJEjR5gzZ06pdZ85c4bVq1fTo0cP6tSpw4ULF/jggw+wtrZWY1u/fj3dunUrMpxtZWXF4MGDiYmJISsri1GjRjFgwIBih6CFEEIIUZQki0+Ijz76iOzsbMLDw7G3tyciIoJbt26p++Pj45kzZw4RERFcuHABFxcXOnToUK5EEVAXwl62bBl//PEHbm5ujBgxgrfffhuAnj17snHjRmbPns2HH36Iubk5TZs25R//+EeZdVtZWbFjxw7i4uK4ceMGrq6uhIaGkpycTN26dYGCZLHw5pn7+fj40L9/f3r37s3169fp3bs3n332WbnaJIQQoubx8fEhISGhXCNd9895f5KZKGVNaBOimrt27Rpubm5kZmZWeo9hVlYWjo6O3Lp1CwcHh0qtWwghROk0Gg0ZGRlYWFhQq1bV92/9snsPf3/xr7n1Gzf9RKuWLarselqtlry8PLy8vIrcF3A/Q38XyaLcwuhdv36dBQsWyNCyEEKIR3ImTX+dRQc7WwNFUr3IMLQwuBUrVqjD1Q/y8vLi2LFjpZ7v5+cnN6wIIYR4ZM899xx5eXlYWFoS1LKl3nJxTzJJFoXBhYeH065du2L3ldYtL4QQQlQmZ2dn3nzzTUOHUe1IsigMzt7eHnt7e0OHIYQQoprSarWGDqFKGEu7JFkUQgghRLVkamqKubk5Go2GvLw8Q4dTJczNzfWePFYdSbIohBBCiGrJzMwMDw8PdDqdoUOpMqampkWenlbdSLIoRCkKV5bKysoycCRCCCGeVIXfQYZa7VCSRSFKcfv2beCvB88LIYQQhnL79m0cHR0f+3VlUW4hSqHT6bh48SL29vaYmJgYOpwKycrKwtPTk8zMTKNcUNzY4wdpQ3Vg7PGD8bfB2OMHw7dBURRu376Nu7u7QeY3Ss+iEKUwNTU1+sc9OTg4GO0/0GD88YO0oTow9vjB+Ntg7PGDYdtgiB7FQtX79hshhBBCCGFQkiwKIYQQQogSSbIoRA1laWnJzJkzsbS0NHQoD8XY4wdpQ3Vg7PGD8bfB2OOHmtGGRyE3uAghhBBCiBJJz6IQQgghhCiRJItCCCGEEKJEkiwKIYQQQogSSbIohBBCCCFKJMmiEE+QmJgYmjVrRvPmzVm+fDkAmZmZhIWFERAQQIsWLfj+++8NHGXxTp48SVBQkPpjbW3Njz/+CBTfrurq7NmzdOnShYCAAAIDA7lz506p5dVNrVq11PfgH//4B1DwCLI2bdoQFBREYGAgX375pYGjLNvdu3fx8vJi/PjxatnGjRtp0qQJvr6+fPXVVwaMrmQlfV5L+3xUR3/729+oXbs2f//734vsK+69qe5Ka0+NoAghngiHDx9WWrVqpeTk5Cg5OTnK008/rdy4cUO5ePGi8ttvvymKoii///67Ur9+fSU7O9uwwZbh9u3biouLi5KdnV1iu6qr0NBQZfv27YqiKMoff/yhaDSaUsurGxcXlyJlWq1WuXPnjqIoinLnzh2lYcOGyrVr1x53aBUydepU5aWXXlIiIiIURVEUjUaj+Pr6KufPn1eysrIUHx8f5Y8//jBwlEWV5/N6/+ejuvr555+VDRs2KC+++GKRfQ++N8agtPbUBNKzKMQTIiUlhaeffhorKyusrKwICgoiISEBNzc3goKCAKhbty7Ozs5cv37dsMGWYcOGDXTt2hVbW9sS21UdHTt2DHNzczp16gSAs7MztWrVKrHcWJiZmWFjYwPAvXv3yM/PR6nGq7KdPn2aEydO0Lt3b7Vs7969NGvWjPr162Nvb0/v3r3ZvHmzAaMsXnk+r/d/PqqrLl26YG9vX6S8uPfGGJTUnppCkkUhjMS8efNo06YN9vb21K1bl379+nHy5Mlyn9+8eXO2bdvGzZs3uXnzJj///DMXLlzQO2bfvn3odDo8PT0rO/xHjv9+a9as4eWXXwbK167K8qhtOH36NHZ2doSHhxMcHEx0dHSp5dUtfoCsrCxCQkJ45plnSEpKUstv3rxJy5Yt8fDwYOLEiTz11FOVHT5QOW0YP3488+bN0yu7ePEi9evXV7c9PDyq5P+jyvwclPR5vf/zURUqsw0PKu69qWpV2Z6awnj+dBXiCZeUlMR7771HmzZt0Gq1TJs2jR49enD8+HFsbW0JCQkhNze3yHn/+9//cHd3JyAggFGjRvHss8/i6OhImzZt9Hqv/vjjDwYNGlRlc7UeNf5CWVlZ7Nq1i1WrVgGU2a7q1AaNRsOOHTs4ePAgdevWpVevXrRp06bE8u7du1er+AHS09Nxd3fn6NGjPP/88xw5cgQHBwecnJw4dOgQv//+O/379+fvf/87rq6ulRp/ZbRh/fr1+Pn54efnR3Jysrq/uJ5QExOTahd/oZI+rw9+PqpCZbXhQSW9N1WtqtpToxh6HFwI8XCuXLmiAEpSUtJDnT906FBl48aNiqIoyr1795ROnTop3377bWWGWKqHjf/bb79VXn/99RL339+uqlbRNiQnJys9e/ZUtz/88EPlww8/LLG8qj3q/0O9evVSfv311yLl77zzjrJmzZpHDa9cKtqGyZMnKx4eHoqXl5fi4uKiODg4KJGRkcquXbuUfv36qceNGjVKWbFiRVWFrXqY96C0z2tZn4+q8LD/H23btk1vjl9J783jVlntqUlkGFoII3Xr1i2gYH5beV25cgUouHNy79699OzZE0VRGDJkCM8++yxvvPFGlcRanIeJH4ofYiuuXY9DRdvQpk0bfv/9d27cuIFOp2P79u34+/uXWF7VKhr/jRs31B6W8+fPc/z4cRo1asTvv/9OVlYWUNCztX37dpo0aVI1QT+gom2YN28emZmZpKenExMTw7Bhw5gxYwZt27bl6NGjXLhwgdu3b7Np06bH8v9RReMv6/Na1UPQxXnYz/KDSnpvHrfKak+NYuhsVQhRcTqdTnnhhReUZ555pkLndejQQfH391dat26t7Nu3T1EURdmxY4diYmKitGzZUv05fPhwVYStetj4b968qdStW1fJzc3VKy+uXVXtYduwadMmpXnz5kqzZs2UsWPHllleVR4m/l27dinNmzdXWrRoobRs2VJZt26doiiKsm/fPqVly5ZKixYtlMDAQOWzzz6roqj1Pex7UCg+Pl7vjtv169crvr6+SuPGjZUvvviissIs0cPEX9rntaTPR1V62PegR48eylNPPaVYW1sr9evXV/bu3au3/8H35nGpqvYYOxNFqca3rAkhivXee+/x3//+l507d+Lh4WHocCrM2OMH42+DsccPxt8GY48fakYb7lfT2lNpDJ2tCiEqZsSIEYqHh4dy5swZQ4fyUIw9fkUx/jYYe/yKYvxtMPb4FaVmtOF+Na09lUmSRSGMhE6nU9577z3F3d1dOXXqlKHDqTBjj19RjL8Nxh6/ohh/G4w9fkWpGW24X01rT1WQpXOEMBLvvfce//73v1m/fj329vZcvnwZAEdHR6ytrQ0cXdmMPX4w/jYYe/xg/G0w9vihZrThfjWtPVVB5iwKYSRKWvMtPj6eIUOGPN5gHoKxxw/G3wZjjx+Mvw3GHj/UjDbcr6a1pypIsiiEEEIIIUok6ywKIYQQQogSSbIohBBCCCFKJMmiEEIIIYQokSSLQgghhBCiRJIsCiGEEEKIEkmyKIQQQgghSiTJohBCCCGEKJEki0IIIYQQokSSLAohhBBCiBJJsiiEEEIIIUokyaIQQgghhCiRJItCCCGEEKJEkiwKIYSodFevXqVevXpER0erZXv27MHCwoL//e9/BoxMCFFRJoqiKIYOQgghRM2zadMm+vXrR3JyMk2bNqVVq1Y8//zzxMXFGTo0IUQFSLIohBCiyrz33nv83//9H23atOHQoUP8+uuvWFlZGTosIUQFSLIohBCiyuTk5NC8eXMyMzPZt28fLVq0MHRIQogKkjmLQgghqsyZM2e4ePEiOp2OjIwMQ4cjhHgI0rMohBCiSuTl5dG2bVuCgoJo2rQpCxYs4MiRI7i6uho6NCFEBUiyKIQQokpMmDCBH374gUOHDmFnZ0eXLl2wt7dn48aNhg5NCFEBMgwthBCi0iUmJhIXF8d3332Hg4MDpqamfPfdd+zcuZPPP//c0OEJISpAehaFEEIIIUSJpGdRCCGEEEKUSJJFIYQQQghRIkkWhRBCCCFEiSRZFEIIIYQQJZJkUQghhBBClEiSRSGEEEIIUSJJFoUQQgghRIkkWRRCCCGEECWSZFEIIYQQQpRIkkUhhBBCCFEiSRaFEEIIIUSJJFkUQgghhBAl+n8+HAE4hRJzCQAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAp4AAAHWCAYAAADelYkPAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAADUpklEQVR4nOzdd1gUV/s38O8Cy7LIAoJSBFxUkCbFgsZgZH1sYMOIRrEgrwZjFI2xEQtRo4nGEo0+xvySGNBIxA5oDIoKWACNGhQRQYyiEAhWQERg2fP+YXYeRpamNPH+XNdeOufMnHPPbLs5M3NWwBhjIIQQQgghpIGpNXUAhBBCCCHk7UCJJyGEEEIIaRSUeBJCCCGEkEZBiSchhBBCCGkUlHgSQgghhJBGQYknIYQQQghpFJR4EkIIIYSQRkGJJyGEEEIIaRSUeBJCCCGEkEZBiSdpFkJCQiAQCLiHlpYWTExM0K9fP6xevRp5eXmVtlm+fDkEAkGd+nn27BmWL1+O2NjYOm2nqi9LS0sMGzasTu3U5Ndff8WmTZtU1gkEAixfvrxe+6tvJ0+eRI8ePdCqVSsIBAKEh4dXu/6ZM2cgEomQmZnZOAG2EH379sWcOXOaOgwAwJ07dyAQCBASEvJK2wsEAgQEBNS4Xnx8PJYvX44nT568Uj9VKSsrg62tLdasWcMr37NnDxwcHCAWiyEQCJCUlPRKnzmvoq7v9blz58LZ2ble+n706BHGjRsHIyMjCAQCjBw5EtevX8fy5ctx586deumjqRw9erTK42ppaQk/P7967a8h2lSq7rtM+X3akM/X48ePoa+vX+NnvEqMkGYgODiYAWDBwcEsISGBnT59mu3fv5/NmTOH6enpMQMDAxYdHc3b5t69eywhIaFO/dy/f58BYMuWLavTdqr6kkqlbOjQoXVqpyZDhw5lUqlUZV1CQgK7d+9evfZXnxQKBTMwMGDvvPMOO3HiBEtISGCPHj2qdv1u3bqxmTNnNmKULUNsbCwTCoXsxo0bTR0Ke/78OUtISGB5eXmvtD2AWr0G1q1bxwCw27dvv1I/Vdm0aRMzMjJiT58+5cry8vKYUChkw4cPZ7GxsSwhIYEVFRW90mfOq6jrZ5RUKmUrVqyol77nzJnDNDU12a5du1hCQgJLS0tj+/btYwBYTExMvfTRVGbOnMmqSnsuX77MMjIy6rW/hmhTqbrvsry8PJaQkMCeP3/eIH0rLV++nFlZWbGSkpI6badRb+kvIfWgS5cu6NGjB7fs7e2NTz/9FH369MGoUaNw8+ZNGBsbAwDMzc1hbm7eoPE8e/YM2trajdJXTd55550m7b8mf//9Nx49eoT3338f/fv3r3H9qKgoXL58Gb/++msjRNe8KV9nteXu7g4bGxts2LABP/zwQwNGVjORSNTsX5tVkcvlWLduHaZMmYJWrVpx5enp6SgrK8PEiRPh7u7OlSs/C5qTP/74A5mZmfD29q6X9q5du4ZOnTphwoQJXNnVq1frpe2X1fV135C6du36RrRZG23btkXbtm0bvJ/p06dj1apV2L9/P8aPH1/7DRsoESakTpQjnn/88YfK+r179zIAvL/qly1bVumv15MnTzJ3d3dmYGDAtLS0mIWFBRs1ahQrKipit2/fZgAqPSZPnsxr79KlS8zb25vp6+szExOTKvtSjngePHiQOTo6MpFIxDp06MC+/fZblfv28khNTEwMbxTB3d1dZXxKUPHXbXJyMhsxYgTT19dnIpGIOTs7s5CQEJX9/Prrr2zx4sXM1NSUSSQS1r9//1qPmJ05c4b95z//YTo6OkwsFrPevXuzI0eOVHouKj6qGrlVGj58OHN1da1Urjyuv//+O+vatSvT0tJiNjY2bPv27ZXWbYz9r+p18/Lzwxhj0dHR7D//+Q+TSCRMLBazd999l504cYK3TnWvs+LiYvbZZ58xS0tLJhQKWbt27diMGTPY48ePK8X19ddfs1atWrGCgoJq4+/RowcbMmQIr6xLly4MALtw4QJXduDAAQaAXb16lStLT09nPj4+rG3btkxTU5PZ2tqy//73vyqPT3BwMK88PDycOTo6Mk1NTdahQwe2adMmle8j/DviuXPnTmZra8vEYjFzcnJihw8frnTMXn4o3zvVve+ro9znlJQUrmzy5MmV+nF3d+fFUVFtX695eXns448/ZnZ2dqxVq1asbdu2rF+/fuz06dOV4lL1Xq9KYGAgs7GxqXad4uJiNnfuXObs7Mx0dXVZ69at2TvvvMPCw8O5dap6nSs/v1SVK73u674qdXl///LLL+zTTz9lxsbGTEtLi/Xt25ddvnyZW0/V81rxc1kqlXLfBRXbDQ0NZQsXLmQmJiasVatWbNiwYSw3N5cVFBQwf39/ZmhoyAwNDZmfnx8rLCzkxfZym1V9xlc8nrV5ndT0XVbVd8727duZk5MTE4lErHXr1mzkyJHs+vXrvHUmT57MWrVqxW7evMk8PT1Zq1atmLm5OZs7d67KEVRPT0/23nvvVfc0VkKJJ2kWako8nz59ytTV1Vn//v25spe/BG7fvs20tLTYwIEDWXh4OIuNjWWhoaFs0qRJ7PHjx+z58+csKiqKAWBTp05lCQkJLCEhgTsVomxPKpWywMBAFh0dzX0wV/WFY2Zmxtq3b89+/vlndvToUTZhwgQGgK1bt67SvtWUeKakpDA3NzdmYmLCxVbxtN7LX0Y3btxgEomEderUie3cuZP99ttvzMfHhwFgX3/9daV+LC0t2YQJE9hvv/3Gdu/ezdq3b8+sra2ZXC6v9rlRntbt3r0727NnDwsPD2eDBg1iAoGAhYWFMcZeXIpw8OBBBoDNmjWLJSQk8D70X1ZSUsLEYjFbuHBhpTqpVMrMzc2Zvb0927lzJzt27BgbM2YMA8Di4uIaff+Vp5IrPiIjI5muri6zs7Pj1vvll1+YQCBgI0eOZAcPHmSHDx9mw4YNY+rq6rwv4apeZwqFgg0ePJhpaGiwoKAgdvz4cbZ+/XrWqlUr1rVr10of+ufPn2cAWGRkZLXxf/bZZ0xHR4eVlpYyxhjLzc1lAJhYLGZffvklt97HH3/MjI2NueWUlBSmp6fHHB0d2c6dO9nx48fZvHnzmJqaGlu+fDm3nqrE8/fff2dqampMJpOxQ4cOsX379rFevXoxS0tLlYmnpaUl69mzJ9u7dy87evQok8lkTENDg926dYsx9uL1NWvWLAaAHTx4kHse8vPza3zfV2fKlCnMyMiIV5aRkcG2bt3KALCvvvqKJSQkcIlpVZ8DtX29fvzxxywsLIzFxsayI0eOsKlTpzI1NbVKp7DrknhaWVmxxYsXV7vOkydPmJ+fH/vll1/YqVOnWFRUFJs/fz5TU1NjO3bsYIz973XetWtX1rFjR+4Y37lzh3311VcMANu6dStXrry04nVf91Wp6/vbwsKCeXl5scOHD7Ndu3YxKysrpqury72GMjIy2OjRoxkA3ntZ+b6qKvGUSqXMz8+PRUVFse+//57p6Oiwfv36sYEDB7L58+ez48ePs6+//pqpq6uzWbNm8fbh5TZTUlIqfZYMGDCAqaurs/j4eG6/a3qd1PRdpuo7R/kc+vj4sN9++43t3LmTdezYkenp6bH09HRuvcmTJzNNTU1mZ2fH1q9fz06cOME+//xzJhAIVF7O8fXXXzM1NbUa32sVUeJJmoWaEk/GGDM2NuZ90b/8JbB//34GgCUlJVXZRnXXxSjb+/zzz6usq0gqlTKBQFCpv4EDBzJdXV1utKW2iSdj1V/j+XLc48aNYyKRiN29e5e3nqenJ9PW1mZPnjzh9fPyqJdyFLmma9beeecdZmRkxPtrXi6Xsy5dujBzc3OmUCgYY/9LQCom3VVRJk3KxLUiqVTKtLS0WGZmJldWXFzMDAwM2EcffdTo+/+yoqIi1rNnT2Zqasru3LnDlRkYGLDhw4fz1i0vL2fOzs6sZ8+eXFlVrzPlF8natWt55Xv27GEA2A8//MArLy0tZQKBgAUGBlYb74kTJxgAbsRk165dTCKRsBkzZrB+/fpx61lbW7Px48dzy4MHD2bm5uYsPz+f115AQADT0tLirt9VlXi6uroyCwsL3rVfhYWFzNDQUGXiaWxszBu5zc3NZWpqamz16tVcWVXXeNbmfV8VOzs75uHhUalc+ZrZt28fr7yqz4HavF5fJpfLWVlZGevfvz97//33eXW1TTyTkpK4UcS6UPY9depU1rVrV16du7s7c3Bw4JVVdY1nfbzuq1LX93e3bt24zyLGGLtz5w4TCoXsww8/5Mqqu8azqsTz5X2bM2cOA8Bmz57NKx85ciQzMDCots2XKV/TL7+3K6rqdVLdd9nL3zmPHz9mYrG40mfg3bt3mUgk4r3vlSPDe/fu5a07ZMgQlSPr0dHRDAD7/fffq9yHl9Fd7eSNwRirtt7FxQWampqYNm0aduzYgb/++uuV+qnLtVIODg6V7iYdP348CgoKcPny5Vfqv7ZOnTqF/v37w8LCglfu5+eHZ8+eISEhgVc+YsQI3rKTkxMAVHtHeVFREc6fP4/Ro0dDR0eHK1dXV8ekSZOQlZWFtLS0Osf+999/AwCMjIxU1ru4uKB9+/bcspaWFjp37syLtb73nzEGuVzOe7ysvLwcY8eORWpqKo4ePQqpVArgxR3Xjx49wuTJk3nbKxQKeHh44I8//kBRURGvrZdfZ6dOneLir2jMmDFo1aoVTp48ySsXCoXQ19dHdnZ2pTgrcnNzg5aWFk6cOAEAiI6Ohkwmg4eHB+Lj4/Hs2TPcu3cPN2/exIABAwAAz58/x8mTJ/H+++9DW1ubt09DhgzB8+fPkZiYqLK/oqIiXLx4ESNHjoSmpiZXrqOjg+HDh6vcpl+/fpBIJNyysbExjIyMajXbweu87//+++8qX4N1UZvXKwB8//336NatG7S0tKChoQGhUIiTJ08iNTX1lfo9cOAALC0t0a1btxrX3bdvH9zc3KCjo8P1vX379lfuG6if131V6vr+Hj9+PG/GAalUinfffRcxMTGvuHcvvDxziZ2dHQBg6NChlcofPXqEp0+f1qrd3bt3Y+HChVi6dCn8/f15dfX9OklISEBxcXGlzxYLCwv85z//qfTZIhAIKr1XnZycVL4fle+fmj6HKqLEk7wRioqK8PDhQ7Rr167KdTp16oQTJ07AyMgIM2fORKdOndCpUyd8++23derL1NS01uuamJhUWfbw4cM69VtXDx8+VBmr8hi93L+hoSFvWSQSAQCKi4ur7OPx48dgjNWpn9pQ9qmlpaWy/uVYlfFWjLW+93/Hjh0QCoW8x8umT5+OqKgo7N+/Hy4uLlz5P//8AwAYPXp0pTa+/vprMMbw6NEjXlsvx/7w4UNoaGhUuilAIBDAxMRE5XHW0tKq9vlTruPm5sYlnidPnsTAgQMhk8lQXl6OM2fOIDo6GgC4xPPhw4eQy+XYsmVLpf0ZMmQIAODBgwcq+1O+ZpQ3AVakqgyo3fNdldd53xcXF1f5GqyL2sT/zTff4OOPP0avXr1w4MABJCYm4o8//oCHh0et9lOV/fv31yqRO3jwID744AOYmZlh165dSEhIwB9//IEpU6bg+fPnr9Q3UD+v+6rU9f1d1Wfx634OGxgY8JaVf0xVVV6b4xkTEwM/Pz/4+vpi5cqVvLqGeJ0oj0FVx/PlY6StrV3pfSESiVTum3K9usRGd7WTN8Jvv/2G8vJyyGSyatd777338N5776G8vBwXL17Eli1bMGfOHBgbG2PcuHG16qsu8/Tl5uZWWab8MlK+MUtKSnjrVfXFXVuGhobIycmpVK4cTWzTps1rtQ8ArVu3hpqaWr33o9zm5S+luqjv/R8+fDj++OOPKuuXL1+On376CcHBwRg0aBCvTtnXli1bqrzD++Wk6+XXmaGhIeRyOe7fv89LPhljyM3Nhaura6U2Hz9+XKv97N+/Pz7//HNcuHABWVlZGDhwICQSCVxdXREdHY2///4bnTt35kaXWrduzY1qz5w5U2WbHTp0UFneunVrCAQCLimpSNX7pT686vu+TZs2r/UarItdu3ZBJpNh27ZtvPLCwsJXai81NRWpqanYvn17rfru0KED9uzZw3vdvfyZVFf18bqvSl3f31V9Fqv6o6ApXb16FSNHjoS7uzt+/PHHSvX1/ToB/vddVNXxfJ3vCuX7py5t0Ignafbu3r2L+fPnQ09PDx999FGttlFXV0evXr2wdetWAOBOe9dmlK8uUlJScOXKFV7Zr7/+ColEwp3+srS0BFB5SpLIyMhK7dV2lAd4kUycOnWK+yBW2rlzJ7S1tetliptWrVqhV69eOHjwIC8uhUKBXbt2wdzcHJ07d65zu8rTVbdu3Xrl2Op7/w0NDdGjRw/eQ2n79u1YsWIFvvjiC5UTQru5uUFfXx/Xr1+v1IbyUfG0c1X7A7z44qnowIEDKCoqqjRF1d9//43nz5/D3t6+xn0bMGAA5HI5goKCYG5uDltbW678xIkTOHXqFDfaCbwY8ejXrx/+/PNPODk5qdyfqr7QW7VqhR49eiA8PBylpaVc+dOnT3HkyJEaY61Kbd67Vb3vq2Jra/tar8G6EAgE3D4oXb16tdIp49o6cOAA2rVrV6vXuUAggKamJi/py83NRURERK36qurY18frvip1fX/v3r2bdzlWZmYm4uPjeYMV9f35X1d3796Fp6cnOnbsiAMHDqg8q1Lb10ld9qV3794Qi8WVPluysrK4SxpelfLSltp8DinRiCdpVq5du8ZdJ5SXl4czZ84gODgY6urqOHToULVzk33//fc4deoUhg4divbt2+P58+f4+eefAfzvFKJEIoFUKkVERAT69+8PAwMDtGnThksO66pdu3YYMWIEli9fDlNTU+zatQvR0dH4+uuvufnpXF1dYWNjg/nz50Mul6N169Y4dOgQzp49W6k9R0dHHDx4ENu2bUP37t2hpqbGS4AqWrZsGY4cOYJ+/frh888/h4GBAUJDQ/Hbb79h7dq10NPTe6V9etnq1asxcOBA9OvXD/Pnz4empia+++47XLt2Dbt3736lX3IxNzdHx44dkZiYiNmzZ79SXI21/wkJCZg+fTrc3NwwcODAStc2vvPOO9DR0cGWLVswefJkPHr0CKNHj4aRkRHu37+PK1eu4P79+5VGMF42cOBADB48GIGBgSgoKICbmxuuXr2KZcuWoWvXrpg0aRJvfWUc/fr1q3EfunfvjtatW+P48eP4f//v/3HlAwYM4E71VUw8AeDbb79Fnz598N577+Hjjz+GpaUlCgsLkZGRgcOHD3PXpKryxRdfYOjQoRg8eDA++eQTlJeXY926ddDR0XnlEUZHR0cursmTJ0MoFMLGxgahoaE1vu+rIpPJ8MUXXzTKfJLDhg3DypUrsWzZMri7uyMtLQ1ffPEFOnTooPJ64prs378fo0aNqtX7b9iwYTh48CBmzJiB0aNH4969e1i5ciVMTU1x8+bNGrfv0qULAOCHH36ARCKBlpYWOnToAENDw9d+3Velru/vvLw8vP/++/D390d+fj6WLVsGLS0tLFq0iFtH+Rr6+uuv4enpCXV1dTg5Ob1yclxXnp6eePLkCf773/8iJSWFV9epUye0bdu21q+TunyX6evrIygoCIsXL4avry98fHzw8OFDrFixAlpaWli2bNkr71NiYiIMDQ25Y1srtb4NiZAG9PJccZqamszIyIi5u7uzr776SuWvorx8h2lCQgJ7//33mVQqZSKRiBkaGjJ3d/dK082cOHGCde3alYlEIt7cZ8r27t+/X2NfjP1v/r79+/czBwcHpqmpySwtLdk333xTafv09HQ2aNAgpqury9q2bctmzZrFfvvtt0p3ij569IiNHj2a6evrM4FAwOsTKu5gTE5OZsOHD2d6enpMU1OTOTs7V5pPsao7dKuaf1EV5TyerVq1YmKxmL3zzju8eRYrtlebu9oZYywoKIi1bt260jRBVf0ilLu7OzefolJj7H9V8xgqHxXFxcWxoUOHMgMDAyYUCpmZmRkbOnQor+/qXmfFxcUsMDCQSaVSJhQKmampKfv4449VTlUyadIk5ujoWG3sFb3//vvcvIRKpaWlrFWrVlVOh3L79m02ZcoUZmZmxoRCIWvbti1799132apVq3jrqDqOhw4d4ubxbN++PVuzZg2bPXs2a926NW89QPUvF6m6I3jRokWsXbt2TE1NjXvv1PZ9r0pGRgYTCASV7uCt613ttXm9lpSUsPnz5zMzMzOmpaXFunXrxsLDw9nkyZMrzWSh6r3+ctwvf3bUZM2aNczS0pKJRCJmZ2fHfvzxR5X7o+qudsZe/MJThw4dmLq6eqXn+3Vf91Wpy/v7l19+YbNnz2Zt27ZlIpGIvffee+zixYu8dUtKStiHH37I2rZty32+1jSP58uvgapmYFG1fy+3Wd3niHK/6vI6qeq7rKqZVH766Sfm5OTENDU1mZ6eHvPy8uLNYcvY/+bxfJmq14pCoWBSqbTSNFI1Efx7MAghpFH9/fff6NChA3bu3ImxY8c2dThvlIKCArRr1w4bN26sdEdsc1VWVgYXFxeYmZnh+PHjTR0OZ/jw4ZDL5fj999+bOpRaW7t2LdavX4+cnByoq6s3dThNKjY2Fv369cO+ffswevTopg7nrXLy5EkMGjQIKSkp3OU7tUHXeBJCmkS7du0wZ84cfPnll1AoFE0dzhtl48aNaN++Pe+0eXMzdepUhIWFIS4uDnv27MGgQYOQmpqKhQsXNnVoPKtXr8aJEyeqvbGsuVm4cCHy8vLe+qSTNK1Vq1ZhypQpdUo6AbrGkxDShJYuXQptbW1kZ2dXmq+PVE1XVxchISHQ0Gi+H+GFhYWYP38+7t+/D6FQiG7duuHo0aM1XnfZ2Lp06YLg4OAGu+OekJbo8ePHcHd3x4wZM+q8LZ1qJ4QQQgghjYJOtRNCCCGEkEZBiSchhBBCCGkUlHgSQgghhJBG0XyvTCekGVAoFPj7778hkUheaaJ0Qggh5HUxxlBYWIh27dpBTe3NHjOkxJOQavz99990tzUhhJBm4d69ezA3N2/qMF4LJZ6EVEMikQB48WbX1dVt4mgIIYS8jQoKCmBhYcF9J73JKPEkpBrK0+u6urqUeBJCyBugvLy8yX+UQk1NrUEm+G8Jl3xR4kkIIYSQFqG8vBxZWVkoKytr0jiEQiHMzc3p16VUoMSTEEIIIS2CQqFAWVkZ1NTUmuyXveRyOcrKyqBQKCjxVIEST0IIIYS0KBoaGk36k7KlpaVN1ndz92bfk08IIYQQ8q9nz54hKioKxcXFTR0KqQIlnoQQQghpEf677UfMmjULO37Z3dShkCpQ4kkIIYSQFuGvO/cAAJlZ2U0cCakKJZ6NxNLSEps2barVugKBAOHh4Q0ajyohISHQ19dv9H4JIYQQ8nagxLOOVq9eDVdXV0gkEhgZGWHkyJFIS0tr6rAqWb58OVxcXJo6jEYTGxsLU1NTMMaaOhRCCCFNRP7vNEpyuRzFxcVITk6m6z2bGUo86yguLg4zZ85EYmIioqOjIZfLMWjQIBQVFTV1aG+s+pjsNzIyEiNGjGgRk+sSQgh5NU+ePAYAFOQ/QUZGBjw8PJCRkdHEUZGKGj3xLCoqgq+vL3R0dGBqaooNGzZAJpNhzpw5NW5bUlKChQsXwsLCAiKRCNbW1ti+fTtXHxcXh549e0IkEsHU1BSfffYZ5HI5Vy+TyTB79mwsXLgQBgYGMDExwfLly7l6Hx8fjBs3jtdnWVkZ2rRpg+DgYABAVFQU/Pz84ODgAGdnZwQHB+Pu3bu4dOkSt01eXh6GDx8OsViMDh06IDQ0tM7HKScnB56enlwb+/bt49UHBgaic+fO0NbWRseOHREUFMRNmBsSEoIVK1bgypUrEAgEEAgECAkJAQA8efIE06ZNg7GxMbS0tNClSxccOXKE1/axY8dgZ2cHHR0deHh4ICcnh6vz8/PDyJEjsX79epiamsLQ0BAzZ87kTdb7+PFj+Pr6onXr1tDW1oanpydu3rzJ1StP6R85cgT29vYQiUTIzMyEpaUlVq1axb0+pFIpIiIicP/+fXh5eUFHRweOjo64ePFipeOlTDwPHz4MfX19LpFNSkqCQCDAggULuHU/+ugj+Pj41Pk5IYQQQsjrafTEc8GCBYiJicGhQ4dw/PhxxMbG8pK26vj6+iIsLAybN29Gamoqvv/+e+jo6AAAsrOzMWTIELi6uuLKlSvYtm0btm/fjlWrVvHa2LFjB1q1aoXz589j7dq1+OKLLxAdHQ0AmDBhAiIjI/H06VNu/WPHjqGoqAje3t4qY8rPzwcAGBgYcGV+fn64c+cOTp06hf379+O7775DXl5e7Q8SgKCgIHh7e+PKlSuYOHEifHx8kJqaytVLJBKEhITg+vXr+Pbbb/Hjjz9i48aNAICxY8di3rx5cHBwQE5ODnJycjB27FgoFAp4enoiPj4eu3btwvXr17FmzRreBLfPnj3D+vXr8csvv+D06dO4e/cu5s+fz4stJiYGt27dQkxMDHbs2IGQkBAusVXu/8WLFxEZGYmEhAQwxjBkyBBecvrs2TOsXr0aP/30E1JSUmBkZAQA2LhxI9zc3PDnn39i6NChmDRpEnx9fTFx4kRcvnwZVlZW8PX15Z1ST0lJQW5uLvr374++ffuisLAQf/75J4AXf4y0adMGcXFx3PqxsbFwd3dXedxLSkpQUFDAexBCCHkzlP872JSf/4Qb8Hj+/HlThkRexhpRYWEh09TUZGFhYVzZw4cPmVgsZp988km126alpTEALDo6WmX94sWLmY2NDVMoFFzZ1q1bmY6ODisvL2eMMebu7s769OnD287V1ZUFBgYyxhgrLS1lbdq0YTt37uTqfXx82JgxY1T2qVAo2PDhw3ltKuNMTEzkylJTUxkAtnHjxmr3UQkAmz59Oq+sV69e7OOPP65ym7Vr17Lu3btzy8uWLWPOzs68dY4dO8bU1NRYWlqayjaCg4MZAJaRkcGVbd26lRkbG3PLkydPZlKplMnlcq5szJgxbOzYsYwxxtLT0xkAdu7cOa7+wYMHTCwWs7179/L6SUpK4vUvlUrZxIkTueWcnBwGgAUFBXFlCQkJDADLycnhyr788ks2atQobrlbt25s/fr1jDHGRo4cyb788kumqanJCgoKuDZTU1NVHoNly5YxAJUe+fn5KtcnhBDSfPTtN6jS5/eWLVtYdnZ2oz0yMzPZzZs3WWlpab3tV35+fov5LmrUEc9bt26htLQUvXv35soMDAxgY2NT47ZJSUlQV1evcqQqNTUVvXv35l3j5+bmhqdPnyIrK4src3Jy4m1namrKjUYKhUKMGTOGOzVeVFSEiIgITJgwQWWfAQEBuHr1Knbv/t98YampqdDQ0ECPHj24Mltb2zrfLV7xGCmXK4547t+/H3369IGJiQl0dHQQFBSEu3fvVttmUlISzM3N0blz5yrX0dbWRqdOnbjlisdHycHBgTdKWnEd5f736tWLqzc0NISNjQ0vfk1NzUrPBcB/foyNjQEAjo6OlcoqxhQREYERI0ZwyzKZDLGxsWCM4cyZM/Dy8kKXLl1w9uxZxMTEwNjYGLa2tir3f9GiRcjPz+ce9+7dU7keIYSQ5kci0QUA9H5Phi1btgAALCwsmjIk8pJGTTzZa9xxLBaLa2z75RtLlP1VLBcKhbx1BAIB78aWCRMm4MSJE8jLy0N4eDi0tLTg6elZqb9Zs2YhMjISMTExMDc3r7bP+qJsMzExEePGjYOnpyeOHDmCP//8E0uWLKnxJ7pqOoaA6uPz8vNW3TGs6jl++fkRi8Uqj1HFtpX1qsqU/eXm5uLy5csYOnQot45MJsOZM2dw5coVqKmpwd7eHu7u7oiLi6v2NDsAiEQi6Orq8h6EEELeDOr//kymnp4+rK2tAQBaWlpNGRJ5SaMmnlZWVhAKhUhMTOTKHj9+jPT09Bq3dXR0hEKh4F2rV5G9vT3i4+N5iU98fDwkEgnMzMxqHeO7774LCwsL7NmzB6GhoRgzZgw0NTW5esYYAgICcPDgQZw6dQodOnTgbW9nZwe5XM67ASYtLQ1PnjypdQwAeMdIuawcpTt37hykUimWLFmCHj16wNraGpmZmbz1NTU1UV5ezitzcnJCVlZWrY73q7K3t4dcLsf58+e5socPHyI9PR12dnb13l9kZCR69+6NNm3acGXK6zw3bdoEd3d3CAQCuLu7IzY2tsbEkxBCCCENp1ETTx0dHUydOhULFizAyZMnce3aNfj5+UFNreYwLC0tMXnyZEyZMgXh4eG4ffs2YmNjsXfvXgDAjBkzcO/ePcyaNQs3btxAREQEli1bhrlz59aqfSWBQIDx48fj+++/R3R0NCZOnMirnzlzJnbt2oVff/0VEokEubm5yM3N5eYJs7GxgYeHB/z9/XH+/HlcunQJH374Ya1GGyvat28ffv75Z6Snp2PZsmW4cOECAgICALxI4O/evYuwsDDcunULmzdvxqFDhyodr9u3byMpKQkPHjxASUkJ3N3d0bdvX3h7eyM6Ohq3b9/G77//jqioqDrFVh1ra2t4eXnB398fZ8+e5W6OMjMzg5eXV731oxQZGVmpXT09Pbi4uGDXrl2QyWQAXiSjly9fRnp6OldGCCGkZdHXbw0A0NXTh5WVFaKiomBlZdXEUZGKGv2u9nXr1qFv374YMWIEBgwYgD59+qB79+612nbbtm0YPXo0ZsyYAVtbW/j7+3PzZ5qZmeHo0aO4cOECnJ2dMX36dEydOhVLly6tc4wTJkzA9evXYWZmBjc3t0ox5OfnQyaTwdTUlHvs2bOHWyc4OBgWFhZwd3fHqFGjMG3aNO6u7dpasWIFwsLC4OTkhB07diA0NBT29vYAAC8vL3z66acICAiAi4sL4uPjERQUxNve29sbHh4e6NevH9q2bctdh3rgwAG4urrCx8cH9vb2WLhwYaWR0dcVHByM7t27Y9iwYejduzcYYzh69GilU/Svq6ioCCdPnuRd36nUr18/lJeXc0lm69atYW9vj7Zt2zbIyCshhJCmp/Hv94yGhgbEYjEcHR3rPPBDGpaAvc6Fl/VEJpPBxcWl1j8pSQgAHDx4EEuXLsX169cbrI+CggLo6ekhPz+frvckhJBmbur0T/Dz/23G+MkfYt1XK5okBrlcjtLSUkil0nobcGlJ30X0y0XkjaWjo4Ovv/66qcMghBDSTOiIXyR6YlH9nmEj9UejqQNQSk5O5iaDV6XipO5vstDQUHz00Ucq66RSKVJSUho5ojfXoEGDmjoEQgghzcjsgI8hLy2udH8GaT6axal2ACguLkZ2dnaV9S3l4uDCwkL8888/KuuEQiGkUmkjR0Sq05JObxBCSEtXVlaGzMxMaGpqQkOjacbW6FR79ZrNiKdYLG4xyWV1JBIJJBJJU4dBCCGEtFjyf386823r+03QbBJPQgghhJDXoaamBqFQiLKyshp/VKUhCYXCOk3l+DahxJMQQgghLYK6ujrMzc15v0jYFNTU1Hg/LU3+hxJPQgghhLQY6urqlPQ1YzQOTAghhBBCGgWNeBJCCCGkxSgvL6dT7c0YJZ6EEEIIaRHKy8uRlZWFsrKyJo1DKBTC3Nyckk8VKPEkhBBCSIugUChQVlYGNTW1Jp3Hs6ysDAqFghJPFSjxJIQQQkiLoqGh0WSJJ4AmncqpuaObiwghhBBCauFs4p8I2x+J4uLipg7ljUUjnoQQQgghNfgjKRVjvYf9u7QN40aPaNJ43lQ04kkIIYQQUoPch4+5/z/ML2jCSN5slHg2MktLS2zatKlW6woEAoSHhzdoPKqEhIRAX1+/0futbzKZDHPmzGnqMAghhBDyL0o8X9Hq1avh6uoKiUQCIyMjjBw5EmlpaU0dViXLly+Hi4tLU4fRaGJjY2FqagrGWFOHQgghpAkVFxcjOTm5Qa7HLCstbbC2WzpKPF9RXFwcZs6cicTERERHR0Mul2PQoEEoKipq6tDeWPUx6W9kZCRGjBgBgUBQT1ERQgh5E2VkZMDDwwMZGRn13vbDB/cbrO2WrskSz6KiIvj6+kJHRwempqbYsGFDrU+NlpSUYOHChbCwsIBIJIK1tTW2b9/O1cfFxaFnz54QiUQwNTXFZ599BrlcztXLZDLMnj0bCxcuhIGBAUxMTLB8+XKu3sfHB+PGjeP1WVZWhjZt2iA4OBgAEBUVBT8/Pzg4OMDZ2RnBwcG4e/cuLl26xG2Tl5eH4cOHQywWo0OHDggNDa3zccrJyYGnpyfXxr59+3j1gYGB6Ny5M7S1tdGxY0cEBQVxE+eGhIRgxYoVuHLlCgQCAQQCAUJCQgAAT548wbRp02BsbAwtLS106dIFR44c4bV97Ngx2NnZQUdHBx4eHsjJyeHq/Pz8MHLkSKxfvx6mpqYwNDTEzJkzeZP2Pn78GL6+vmjdujW0tbXh6emJmzdvcvXKU/pHjhyBvb09RCIRMjMzYWlpiVWrVnGvD6lUioiICNy/fx9eXl7Q0dGBo6MjLl68WOl4KRNPJblcjoCAAOjr68PQ0BBLly6l0VBCCCGkiTTZXe0LFixATEwMDh06BBMTEyxevBiXLl2q1WlhX19fJCQkYPPmzXB2dsbt27fx4MEDAEB2djaGDBkCPz8/7Ny5Ezdu3IC/vz+0tLR4yeWOHTswd+5cnD9/HgkJCfDz84ObmxsGDhyICRMm4IMPPsDTp0+ho6MD4EUSVlRUBG9vb5Ux5efnAwAMDAy4Mj8/P9y7dw+nTp2CpqYmZs+ejby8vDodp6CgIKxZswbffvstfvnlF/j4+KBLly6ws7MDAEgkEoSEhKBdu3ZITk6Gv78/JBIJFi5ciLFjx+LatWuIiorCiRMnAAB6enpQKBTw9PREYWEhdu3ahU6dOuH69eu8iW6fPXuG9evX45dffoGamhomTpyI+fPn85LnmJgYmJqaIiYmBhkZGRg7dixcXFzg7+/P7f/NmzcRGRkJXV1dBAYGYsiQIbh+/TqEQiHXz+rVq/HTTz/B0NAQRkZGAICNGzfiq6++QlBQEDZu3IhJkybBzc0NU6ZMwbp16xAYGAhfX1+kpKRwo5spKSnIzc1F//79ec/z1KlTcf78eVy8eBHTpk2DVCrlYnxZSUkJSkpKuOWCArqAnBBC3kTPnz8HAN6Ax+u4e+cv7v8P7ufx+iB1wJpAYWEh09TUZGFhYVzZw4cPmVgsZp988km126alpTEALDo6WmX94sWLmY2NDVMoFFzZ1q1bmY6ODisvL2eMMebu7s769OnD287V1ZUFBgYyxhgrLS1lbdq0YTt37uTqfXx82JgxY1T2qVAo2PDhw3ltKuNMTEzkylJTUxkAtnHjxmr3UQkAmz59Oq+sV69e7OOPP65ym7Vr17Lu3btzy8uWLWPOzs68dY4dO8bU1NRYWlqayjaCg4MZAJaRkcGVbd26lRkbG3PLkydPZlKplMnlcq5szJgxbOzYsYwxxtLT0xkAdu7cOa7+wYMHTCwWs7179/L6SUpK4vUvlUrZxIkTueWcnBwGgAUFBXFlCQkJDADLycnhyr788ks2atQobtnd3Z3Z2dnxXguBgYHMzs5O5X4z9uJ4Aaj0yM/Pr3IbQgghzUNpaSm7efMmy8zMZFu2bFH5eV6fjy1btrDs7GzeIzMzk928eZOVlpbW237l5+e3mO+iJhnxvHXrFkpLS9G7d2+uzMDAADY2NjVum5SUBHV1dbi7u6usT01NRe/evXnX+Lm5ueHp06fIyspC+/btAQBOTk687UxNTbnRSKFQiDFjxiA0NBSTJk1CUVERIiIi8Ouvv6rsMyAgAFevXsXZs2d5cWhoaKBHjx5cma2tbZ3vFq94jJTLSUlJ3PL+/fuxadMmZGRk4OnTp5DL5dDV1a22zaSkJJibm6Nz585VrqOtrY1OnTpxyxWPj5KDgwNvlNTU1BTJyckA/rf/vXr14uoNDQ1hY2OD1NRUrkxTU7PScwHwnx9jY2MAgKOjY6WyvLw8mJiYAAAiIiIwY8YMXjvvvPMO77XQu3dvbNiwAeXl5Sp/ymzRokWYO3cut1xQUAALC4tK6xFCCGnelJ/dW7ZsgbW19Wu3d/rCFXz1eSAAYIT3OEQeCKPvh1fQJIkne41r7MRicY1tv3xjibK/iuXKU71KAoGAd2PLhAkT4O7ujry8PERHR0NLSwuenp6V+ps1axYiIyNx+vRpmJubV9tnfVG2mZiYiHHjxmHFihUYPHgw9PT0EBYWhg0bNlS7fU3HEFB9fF5+3qo7hlU9xy8/P2KxWOUxqti2sl5VmbK/3NxcXL58GUOHDq1+x2ogEokgEoleqw1CCCFNT0tLCwBgbW3NG7h4VXfyCrn/t2lrxOuD1F6T3FxkZWUFoVCIxMREruzx48dIT0+vcVtHR0coFArExcWprLe3t0d8fDwv8YmPj4dEIoGZmVmtY3z33XdhYWGBPXv2IDQ0FGPGjIGmpiZXzxhDQEAADh48iFOnTqFDhw687e3s7CCXy3k3wKSlpeHJkye1jgEA7xgpl21tbQEA586dg1QqxZIlS9CjRw9YW1sjMzOTt76mpibKy8t5ZU5OTsjKyqrV8X5V9vb2kMvlOH/+PFf28OFDpKenc9en1qfIyEj07t0bbdq04ZWrOn7W1tYqRzsJIYQQ0rCaJPHU0dHB1KlTsWDBApw8eRLXrl2Dn58f1NRqDsfS0hKTJ0/GlClTEB4ejtu3byM2NhZ79+4FAMyYMQP37t3DrFmzcOPGDURERGDZsmWYO3durdpXEggEGD9+PL7//ntER0dj4sSJvPqZM2di165d+PXXXyGRSJCbm4vc3FxuTi8bGxt4eHjA398f58+fx6VLl/Dhhx/WarSxon379uHnn39Geno6li1bhgsXLiAgIADAiwT+7t27CAsLw61bt7B582YcOnSo0vG6ffs2kpKS8ODBA5SUlMDd3R19+/aFt7c3oqOjcfv2bfz++++IioqqU2zVsba2hpeXF/z9/XH27FlcuXIFEydOhJmZGby8vOqtH6XIyEiV7d67dw9z585FWloadu/ejS1btuCTTz6p9/4JIYQQUrMmm05p3bp16Nu3L0aMGIEBAwagT58+6N69e6223bZtG0aPHo0ZM2bA1tYW/v7+3PyZZmZmOHr0KC5cuABnZ2dMnz4dU6dOxdKlS+sc44QJE3D9+nWYmZnBzc2tUgz5+fmQyWQwNTXlHnv27OHWCQ4OhoWFBdzd3TFq1ChMmzaNu2u7tlasWIGwsDA4OTlhx44dCA0Nhb29PQDAy8sLn376KQICAuDi4oL4+HgEBQXxtvf29oaHhwf69euHtm3bYvfu3QCAAwcOwNXVFT4+PrC3t8fChQsrjYy+ruDgYHTv3h3Dhg1D7969wRjD0aNHK52if11FRUU4efIkbxolJV9fXxQXF6Nnz56YOXMmZs2ahWnTptVr/4QQQpofKysrREVFwcrKqt7bNmzTtsHabukE7HUuuKxnMpkMLi4utf5JSUIA4ODBg1i6dCmuX79e720XFBRAT08P+fn5Nd60RQghpGmVlZUhMzMTmpqa0NCo39tY9v92Ep9M8wUALP7ia8ycOlHlenK5HKWlpZBKpfU20NKSvovol4vIG09HRwdff/11U4dBCCGkBXvw9z3u/4Z6b3by15SabAL5qiQnJ3OTtqvy9OnTRoym4YSGhuKjjz5SWSeVSpGSktLIEb25Bg0a1NQhEEIIaeE+8B6BstJS6Onrw2vowKYO543VrE61A0BxcTGys7OrrG8p11MUFhbin3/+UVknFAohlUobOSKiSks6vUEIIS1dQ55qry061V69ZjfiKRaLW0xyWR2JRAKJRNLUYRBCCCEtjlwufyv7fhM0u8STEEIIIeRVqKmpQSgUoqysDKWlpU0Wh1AorNMUjm8TSjwJIYQQ0iKoq6vD3Nyc90uETUFNTY1+qKQKlHgSQgghpMVQV1enpK8Zo3FgQgghhBDSKCjxJIQQQgghjYJOtRNCCCGkxSgvL6drPJsxSjwJIYQQ0iKUl5cjKysLZWVlTRqHUCiEubk5JZ8qUOJJCCGEkBZBoVCgrKwMampqTTqBfFlZGRQKBSWeKlDiSQghhJAWRUNDo8kSTwBNOodoc0eJJyGEEEJajMvJ6XhUWAS5XI7cv7Nh0s4MIpEIAGBkoAdXZ7smjvDtRoknIYQQQlqEs38kY+yoodWuE370BCWfTYimU6olS0tLbNq0qVbrCgQChIeHN2g8qoSEhEBfX7/R+yWEEEKag7/vPwIAWPSfBrP+0wEAZv2no+PoL7jlvEf5TRYfeQsTz9WrV8PV1RUSiQRGRkYYOXIk0tLSmjqsSpYvXw4XF5emDqNJPX/+HH5+fnB0dISGhgZGjhxZ5bohISF45513Gi84QgghzU5JyXMAgFDSBqLW7QAAotbtIG5ryS2/rLi4GMnJySguLm60ON9mb13iGRcXh5kzZyIxMRHR0dGQy+UYNGgQioqKmjq0N1ZDzZlWXl4OsViM2bNnY8CAAdWuGxkZCS8vr3qPgRBCyJvj76x7AIDSwge13iYjIwMeHh7IyMhoqLBIBXVOPIuKiuDr6wsdHR2Ymppiw4YNkMlkmDNnTo3blpSUYOHChbCwsIBIJIK1tTW2b9/O1cfFxaFnz54QiUQwNTXFZ599BrlcztXLZDLMnj0bCxcuhIGBAUxMTLB8+XKu3sfHB+PGjeP1WVZWhjZt2iA4OBgAEBUVBT8/Pzg4OMDZ2RnBwcG4e/cuLl26xG2Tl5eH4cOHQywWo0OHDggNDa3rYUJOTg48PT25Nvbt28erDwwMROfOnaGtrY2OHTsiKCiIm3csJCQEK1aswJUrVyAQCCAQCBASEgIAePLkCaZNmwZjY2NoaWmhS5cuOHLkCK/tY8eOwc7ODjo6OvDw8EBOTg5X5+fnh5EjR2L9+vUwNTWFoaEhZs6cyZvz7PHjx/D19UXr1q2hra0NT09P3Lx5k6tXntI/cuQI7O3tIRKJkJmZCUtLS6xatYp7fUilUkREROD+/fvw8vKCjo4OHB0dcfHixVodw1atWmHbtm3w9/eHiYlJles9f/4cx48fx4gRI7BlyxY4OjpydeHh4RAIBNi6dStXNnjwYCxatKhWMRBCCCGk/tQ58VywYAFiYmJw6NAhHD9+HLGxsbykrTq+vr4ICwvD5s2bkZqaiu+//x46OjoAgOzsbAwZMgSurq64cuUKtm3bhu3bt2PVqlW8Nnbs2IFWrVrh/PnzWLt2Lb744gtER0cDACZMmIDIyEg8ffqUW//YsWMoKiqCt7e3ypjy819c62FgYMCV+fn54c6dOzh16hT279+P7777Dnl5ebU/SACCgoLg7e2NK1euYOLEifDx8UFqaipXL5FIEBISguvXr+Pbb7/Fjz/+iI0bNwIAxo4di3nz5sHBwQE5OTnIycnB2LFjoVAo4Onpifj4eOzatQvXr1/HmjVrePOEPXv2DOvXr8cvv/yC06dP4+7du5g/fz4vtpiYGNy6dQsxMTHYsWMHQkJCuMRWuf8XL15EZGQkEhISwBjDkCFDeMnps2fPsHr1avz0009ISUmBkZERAGDjxo1wc3PDn3/+iaFDh2LSpEnw9fXFxIkTcfnyZVhZWcHX1xeMsTodz+qcPHkSJiYmcHBwgEwmQ0pKCh48ePHXblxcHNq0aYO4uDgAL+ZXi4+Ph7u7e731TwghhJBaYnVQWFjINDU1WVhYGFf28OFDJhaL2SeffFLttmlpaQwAi46OVlm/ePFiZmNjwxQKBVe2detWpqOjw8rLyxljjLm7u7M+ffrwtnN1dWWBgYGMMcZKS0tZmzZt2M6dO7l6Hx8fNmbMGJV9KhQKNnz4cF6byjgTExO5stTUVAaAbdy4sdp9VALApk+fzivr1asX+/jjj6vcZu3atax79+7c8rJly5izszNvnWPHjjE1NTWWlpamso3g4GAGgGVkZHBlW7duZcbGxtzy5MmTmVQqZXK5nCsbM2YMGzt2LGOMsfT0dAaAnTt3jqt/8OABE4vFbO/evbx+kpKSeP1LpVI2ceJEbjknJ4cBYEFBQVxZQkICA8BycnKqPBaqTJ48mXl5eams8/f3Z3PnzmWMvXhO27Rpw/bv388YY8zFxYWtXr2aGRkZMcYYi4+PZxoaGqywsFBlW8+fP2f5+fnc4969ewwAy8/Pr1O8hBBCGt/KDd8xAMy8/zTWcfQXDADrOPoL5vDxTmY5cikDwJasXMeioqK4x5YtWxgAFh4ezrKzs1/7kZmZyW7evMlKS0vrbb/y8/NbzHdRnUY8b926hdLSUvTu3ZsrMzAwgI2NTY3bJiUlQV1dvcqRptTUVPTu3RsCgYArc3Nzw9OnT5GVlcWVOTk58bYzNTXlRiOFQiHGjBnDnRovKipCREQEJkyYoLLPgIAAXL16Fbt37+bFoaGhgR49enBltra2db5bvOIxUi5XHPHcv38/+vTpAxMTE+jo6CAoKAh3796tts2kpCSYm5ujc+fOVa6jra2NTp06ccsVj4+Sg4MDb5S04jrK/e/VqxdXb2hoCBsbG178mpqalZ4LgP/8GBsbAwDv1LeyrK4jyFVhjOHw4cMYMWIEgBczCvTt2xexsbF48uQJUlJSMH36dJSXlyM1NRWxsbHo1q0bN9L+stWrV0NPT497WFhY1EuchBBCmlbZv9d9fhm0AB4eHtxj1qxZAIB79+41ZXhvjTolnuw1To+KxeIa266YdFbsr2K5UCjkrSMQCHg3tkyYMAEnTpxAXl4ewsPDoaWlBU9Pz0r9zZo1C5GRkYiJiYG5uXm1fdYXZZuJiYkYN24cPD09ceTIEfz5559YsmRJjb90UNMxBFQfn5eft+qOYVXP8cvPj1gsVnmMKratrFdVVl83I124cAGlpaXo06cPVyaTyRAbG4szZ87A2dkZ+vr66Nu3L+Li4hAbGwuZTFZle4sWLUJ+fj73oA8iQghpGYSSNgCAJSvXISoqints2bIFAGigoZHUKfG0srKCUChEYmIiV/b48WOkp6fXuK2joyMUCgV3rd3L7O3tER8fz0t84uPjIZFIYGZmVusY3333XVhYWGDPnj0IDQ3FmDFjoKmpydUzxhAQEICDBw/i1KlT6NChA297Ozs7yOVy3g0waWlpePLkSa1jAMA7RsplW1tbAMC5c+cglUqxZMkS9OjRA9bW1sjMzOStr6mpifLycl6Zk5MTsrKyanW8X5W9vT3kcjnOnz/PlT18+BDp6emws2t+E+5GRERg6NChvBFc5XWe+/fv55JMd3d3nDhxosbrO0UiEXR1dXkPQgghbz41jRe5gLRDRzg6OnIPa2trAICWllZThvfWqFPiqaOjg6lTp2LBggU4efIkrl27Bj8/P6ip1dyMpaUlJk+ejClTpiA8PBy3b99GbGws9u7dCwCYMWMG7t27h1mzZuHGjRuIiIjAsmXLMHfu3Fq1ryQQCDB+/Hh8//33iI6OxsSJE3n1M2fOxK5du/Drr79CIpEgNzcXubm53PxdNjY28PDwgL+/P86fP49Lly7hww8/rNVoY0X79u3Dzz//jPT0dCxbtgwXLlxAQEAAgBcJ/N27dxEWFoZbt25h8+bNOHToUKXjdfv2bSQlJeHBgwcoKSmBu7s7+vbtC29vb0RHR+P27dv4/fffERUVVafYqmNtbQ0vLy/4+/vj7Nmz3M1RZmZmTTJd0fXr15GUlIRHjx4hPz8fSUlJSEpK4upVTaPUpUsXGBoaIjQ0lEs8ZTIZwsPDUVxczBsdJYQQQkjjqfNd7evWrUPfvn0xYsQIDBgwAH369EH37t1rte22bdswevRozJgxA7a2tvD39+fmzzQzM8PRo0dx4cIFODs7Y/r06Zg6dSqWLl1a1xAxYcIEXL9+HWZmZnBzc6sUQ35+PmQyGUxNTbnHnj17uHWCg4NhYWEBd3d3jBo1CtOmTePu2q6tFStWICwsDE5OTtixYwdCQ0Nhb28PAPDy8sKnn36KgIAAuLi4ID4+HkFBQbztvb294eHhgX79+qFt27bcdagHDhyAq6srfHx8YG9vj4ULF1YaGX1dwcHB6N69O4YNG4bevXuDMYajR49WOkXfGIYMGYKuXbvi8OHDiI2NRdeuXdG1a1cAL645zsjIwODBg3nbCAQCblTzvffeA/BitFhPTw9du3alUUxCCGmh2pm/OF2u+e9p9dqwsrJCVFQUrKysGiosUoGAvc6Fm/+SyWRwcXGp9U9KElIfvvnmG5w4cQJHjx5tsD4KCgqgp6eH/Px8SlgJIaSZ277nMD4cNwJm7v8P0BAh++T3MOs/HaLW7VDy+G9kn/weP+w6gKH9Gu6X7uRyOUpLSyGVSuttwKYlfRdpNHUAhLwqc3NzmgieEEII537WHQBAdlwwV5Z98nveOkYGeo0ZEnlJvSWeycnJVU5RA4A3qfubLDQ0FB999JHKOqlUipSUlEaO6M3l6emJM2fOqKxbvHgxFi9eXO32H3zwQUOERQgh5A01efxo5D95BBOLjlDX0EDu39kwaWcGkUgE4EXS6erc/G6UfZvUy6l2ACguLkZ2dnaV9S3l2onCwkL8888/KuuEQiGkUmkjR/Tmys7O5m7qepmBgQHv16SaSks6vUEIIS1dWVkZMjMzoampCQ2NpjmpS6faq1dvz4pYLG4xyWV1JBIJJBJJU4fRItRlmixCCCGktuRy+VvZ95uArvEkhBBCSIugpqYGoVCIsrKyGn+UpSEJhcI6TQX5NqHEkxBCCCEtgrq6OszNzevt1/FelZqaGu+HTcj/UOJJCCGEkBZDXV2dkr5mjMaBCSGEEEJIo6DEkxBCCCGENAo61U4IIYSQFqO8vJyu8WzGKPEkhBBCSItQXl6OrKwslJWVNWkcQqEQ5ubmlHyqQIknIYQQQloEhUKBsrIyqKmpNekE8mVlZVAoFJR4qkCJJyGEEEJaFA0NjSZLPAE06RyizR0lnoQQQgh5611MvoH7j/K55ZKSEuT+nQWTduYwNzVCD0fbJoyu5aDEkxBCCCFvtYvJN+Dl0b/adSKiTlLyWQ9oOqU6srS0xKZNm2q1rkAgQHh4eIPGo0pISAj09fUbvd/mpi7PFSGEkLeXcqSz07DZ6DJ5LbpMXotOw2YDAMzfG8dbh7yetzbxXL16NVxdXSGRSGBkZISRI0ciLS2tqcOqZPny5XBxcWnqMJrU8+fP4efnB0dHR2hoaGDkyJFVrhsSEoJ33nmn8YIjhBDSrBUXFyM5ORnFxcU1ris2NEcrk45oZdIRYkNzAIBIz+iV2yOVvbWJZ1xcHGbOnInExERER0dDLpdj0KBBKCoqaurQ3lgNNXdaeXk5xGIxZs+ejQEDBlS7bmRkJLy8vOo9BkIIIW+mjIwMeHh4ICMjo1m297Z55cSzqKgIvr6+0NHRgampKTZs2ACZTIY5c+bUuG1JSQkWLlwICwsLiEQiWFtbY/v27Vx9XFwcevbsCZFIBFNTU3z22WeQy+VcvUwmw+zZs7Fw4UIYGBjAxMQEy5cv5+p9fHwwbtw4Xp9lZWVo06YNgoODAQBRUVHw8/ODg4MDnJ2dERwcjLt37+LSpUvcNnl5eRg+fDjEYjE6dOiA0NDQOh+nnJwceHp6cm3s27ePVx8YGIjOnTtDW1sbHTt2RFBQEDf/WEhICFasWIErV65AIBBAIBAgJCQEAPDkyRNMmzYNxsbG0NLSQpcuXXDkyBFe28eOHYOdnR10dHTg4eGBnJwcrs7Pzw8jR47E+vXrYWpqCkNDQ8ycOZM399njx4/h6+uL1q1bQ1tbG56enrh58yZXrzylf+TIEdjb20MkEiEzMxOWlpZYtWoV9/qQSqWIiIjA/fv34eXlBR0dHTg6OuLixYu1OoatWrXCtm3b4O/vDxMTkyrXe/78OY4fP44RI0ZwZYWFhRg/fjx0dHTQrl07bNmypVZ9EkIIIaT+vXLiuWDBAsTExODQoUM4fvw4YmNjeUlbdXx9fREWFobNmzcjNTUV33//PXR0dAAA2dnZGDJkCFxdXXHlyhVs27YN27dvx6pVq3ht7NixA61atcL58+exdu1afPHFF4iOjgYATJgwAZGRkXj69Cm3/rFjx1BUVARvb2+VMeXnv7h2w8DAgCvz8/PDnTt3cOrUKezfvx/fffcd8vLyan+QAAQFBcHb2xtXrlzBxIkT4ePjg9TUVK5eIpEgJCQE169fx7fffosff/wRGzduBACMHTsW8+bNg4ODA3JycpCTk4OxY8dCoVDA09MT8fHx2LVrF65fv441a9bw5gt79uwZ1q9fj19++QWnT5/G3bt3MX/+fF5sMTExuHXrFmJiYrBjxw6EhIRwia1y/y9evIjIyEgkJCSAMYYhQ4bwktNnz55h9erV+Omnn5CSkgIjoxenJDZu3Ag3Nzf8+eefGDp0KCZNmgRfX19MnDgRly9fhpWVFXx9fcEYq9PxrM7JkydhYmICBwcHrmzdunVwcnLC5cuXsWjRInz66afc64QQQgghjYy9gsLCQqapqcnCwsK4socPHzKxWMw++eSTardNS0tjAFh0dLTK+sWLFzMbGxumUCi4sq1btzIdHR1WXl7OGGPM3d2d9enTh7edq6srCwwMZIwxVlpaytq0acN27tzJ1fv4+LAxY8ao7FOhULDhw4fz2lTGmZiYyJWlpqYyAGzjxo3V7qMSADZ9+nReWa9evdjHH39c5TZr165l3bt355aXLVvGnJ2deescO3aMqampsbS0NJVtBAcHMwAsIyODK9u6dSszNjbmlidPnsykUimTy+Vc2ZgxY9jYsWMZY4ylp6czAOzcuXNc/YMHD5hYLGZ79+7l9ZOUlMTrXyqVsokTJ3LLOTk5DAALCgriyhISEhgAlpOTU+WxUGXy5MnMy8tLZZ2/vz+bO3cuLw4PDw/eOmPHjmWenp5Vtv/8+XOWn5/PPe7du8cAsPz8/DrFSQghpPGVlpaymzdvsszMTJadnc2ys7NZeHg4A8C2bNnCoqKiVD6CvlzHADD7CatYr8D9rFfgftZl8loGgHXwnPHiO+zLdSwqKopt2bKFAWDh4eFcHxUfmZmZ7ObNm6y0tLTe9is/P7/FfBe90nRKt27dQmlpKXr37s2VGRgYwMbGpsZtk5KSoK6uDnd3d5X1qamp6N27NwQCAVfm5uaGp0+fIisrC+3btwcAODk58bYzNTXlRiOFQiHGjBmD0NBQTJo0CUVFRYiIiMCvv/6qss+AgABcvXoVZ8+e5cWhoaGBHj16cGW2trZ1vlu84jFSLiclJXHL+/fvx6ZNm5CRkYGnT59CLpdDV1e32jaTkpJgbm6Ozp07V7mOtrY2OnXqxC1XPD5KDg4OvFFSU1NTJCcnA/jf/vfq1YurNzQ0hI2NDW/EVlNTs9JzAfCfH2NjYwCAo6NjpbK8vLxqT5/XFmMMhw8fRlhYGK9c1fGv7k731atXY8WKFa8dDyGEkObh3r17AIBZs2bVuG5Jfh4k5vwpk8qePgIArFyyoFK7rq6u9RTl2+OVEk/2GqdHxWJxjW1XTDor9lexXCgU8tYRCAS8G1smTJgAd3d35OXlITo6GlpaWvD09KzU36xZsxAZGYnTp0/D3Ny82j7ri7LNxMREjBs3DitWrMDgwYOhp6eHsLAwbNiwodrtazqGgOrj8/LzVt0xrOo5fvn5EYvFKo9RxbaV9arK6utmpAsXLqC0tBR9+vSpcd3qntNFixZh7ty53HJBQQEsLCzqJUZCCCGNT/kZvmXLFlhbW6tc59ylZKxcsqDSHewAINR5cQle0Jfr4NbdETdv3sSsWbPou+EVvdI1nlZWVhAKhUhMTOTKHj9+jPT09Bq3dXR0hEKhQFxcnMp6e3t7xMfH8xKf+Ph4SCQSmJmZ1TrGd999FxYWFtizZw9CQ0MxZswYaGpqcvWMMQQEBODgwYM4deoUOnTowNvezs4OcrmcdwNMWloanjx5UusYAPCOkXLZ1vbFX1Pnzp2DVCrFkiVL0KNHD1hbWyMzM5O3vqamJsrLy3llTk5OyMrKqtXxflX29vaQy+U4f/48V/bw4UOkp6fDzs6uwfp9VRERERg6dGil38Wt7virIhKJoKury3sQQgh5c2lpaQEArK2t4ejoqPIh7fDiDKGahmal7dXUX4zRSTt0gqOjI5e8KtsldfNKI546OjqYOnUqFixYAENDQxgbG2PJkiVQU6s5j7W0tMTkyZMxZcoUbN68Gc7OzsjMzEReXh4++OADzJgxA5s2bcKsWbMQEBCAtLQ0LFu2DHPnzq1V+0oCgQDjx4/H999/j/T0dMTExPDqZ86ciV9//RURERGQSCTIzc0FAOjp6UEsFsPGxgYeHh7w9/fHDz/8AA0NDcyZM6dWo40V7du3Dz169ECfPn0QGhqKCxcucHfwW1lZ4e7duwgLC4Orqyt+++03HDp0qNLxun37Nnd6XSKRwN3dHX379oW3tze++eYbWFlZ4caNGxAIBPDw8KhTfFWxtraGl5cX/P398X//93+QSCT47LPPYGZm1iTTFV2/fh2lpaV49OgRCgsLucsVlHOcRkZGqjxFfu7cOaxduxYjR45EdHQ09u3bh99++60RIyeEEEKI0ivf1b5u3Tr07dsXI0aMwIABA9CnTx907969Vttu27YNo0ePxowZM2Brawt/f39u/kwzMzMcPXoUFy5cgLOzM6ZPn46pU6di6dKldY5xwoQJuH79OszMzODm5lYphvz8fMhkMpiamnKPPXv2cOsEBwfDwsIC7u7uGDVqFKZNm8bdtV1bK1asQFhYGJycnLBjxw6EhobC3t4eAODl5YVPP/0UAQEBcHFxQXx8PIKCgnjbe3t7w8PDA/369UPbtm2xe/duAMCBAwfg6uoKHx8f2NvbY+HChZVGRl9XcHAwunfvjmHDhqF3795gjOHo0aOVTtE3hiFDhqBr1644fPgwYmNj0bVrV3Tt2hXAi2uOMzIyMHjw4ErbzZs3D5cuXULXrl2xcuVKbNiwQeV6hBBCWiYrKytERUXBysqqWbb3thGw17lg8yUymQwuLi70M4WkUX3zzTc4ceIEjh49Wu9tFxQUQE9PD/n5+XTanRBCmrmysjJkZmZCU1MTGhq1P6n7e9x5fDh+FLpMXotWJh0BAEW5f+HajoXoNGw2bh3ZjJ9+PQhP9141tATI5XKUlpZCKpXW20BNS/oueqVT7YQ0J+bm5li0aFFTh0EIIeQNVfL8xc9fFv3zF1dW/DDrRV1+3ebvJtWr98QzOTmZmwxelYqTur/JQkND8dFHH6msk0qlSElJaeSI3lyenp44c+aMyrrFixdj8eLF1W7/wQcfNERYhBBC3hL/ZN8FANyO+r5SXdaZF9P0tTXQa9SYWqp6TTxjY2NRXFyM7Ozs+my2WRoxYgRvjsuKmuIayDfZTz/9hOLiYpV1FX9JihBCCGkIY0YOAwAYm7WHSOvFTcQlJSXI/TsLJu3MYW5qhB6OVc+IQmqvXq/xJKSlaUnX1RBCSEv3qtd41ie6xrN6dI0nIYQQQloUuVz+Vvb9JqDEkxBCCCEtgpqaGoRCIcrKylBaWtpkcQiFwjrNPf42ocSTEEIIIS2Curo6zM3N6+3nmF+VmppapV/SIy9Q4kkIIYSQFkNdXZ2SvmaMxoEJIYQQQkijoBFPQgghhLQY5eXldKq9GaPEkxBCCCEtQnl5ObKyslBWVtakcQiFQpibm1PyqQIlnoQQQghpERQKBcrKyqCmptak83iWlZVBoVBQ4qkCJZ6EEEIIaVE0NDSaLPEE0KRTOTV3lHgSQgghpEW7fC0N9x8XAOD/FKZIJAIAtG2ti25dbJoyxLcGJZ6EEEIIabEuX0vD8MH/qXG9w8dOUfLZCCjxJIQQQkiLpRzp7DJmHlq1NUfR/Xu4tu8bdBkzF63aWqDofhau7dvArUcaFs3jWUuWlpbYtGlTrdYVCAQIDw9v0HhUCQkJgb6+fqP3SwghhDR3rdqaQ9fMCq3aWvy7bPHvsnkTR/Z2eesSz9WrV8PV1RUSiQRGRkYYOXIk0tLSmjqsSpYvXw4XF5emDqNJxcbGwsvLC6ampmjVqhVcXFwQGhqqct2QkBC88847jRwhIYSQ5uTZs2dISUlBcXFxg7RfXFyM5OTkBmv/bfDWJZ5xcXGYOXMmEhMTER0dDblcjkGDBqGoqKipQ3tjNdRkvfHx8XBycsKBAwdw9epVTJkyBb6+vjh8+HCldSMjI+Hl5VXvMRBCCHlzpKWlYeTIkcjIyGiQ9jMyMuDh4dFg7b8N6px4FhUVwdfXFzo6OjA1NcWGDRsgk8kwZ86cGrctKSnBwoULYWFhAZFIBGtra2zfvp2rj4uLQ8+ePSESiWBqaorPPvsMcrmcq5fJZJg9ezYWLlwIAwMDmJiYYPny5Vy9j48Pxo0bx+uzrKwMbdq0QXBwMAAgKioKfn5+cHBwgLOzM4KDg3H37l1cunSJ2yYvLw/Dhw+HWCxGhw4dqhxlq05OTg48PT25Nvbt28erDwwMROfOnaGtrY2OHTsiKCiIm/A2JCQEK1aswJUrVyAQCCAQCBASEgIAePLkCaZNmwZjY2NoaWmhS5cuOHLkCK/tY8eOwc7ODjo6OvDw8EBOTg5X5+fnh5EjR2L9+vUwNTWFoaEhZs6cyZts9/Hjx/D19UXr1q2hra0NT09P3Lx5k6tXntI/cuQI7O3tIRKJkJmZCUtLS6xatYp7fUilUkREROD+/fvw8vKCjo4OHB0dcfHixVodw8WLF2PlypV499130alTJ8yePRseHh44dOgQb73nz5/j+PHjGDFiBLZs2QJHR0euLjw8HAKBAFu3buXKBg8ejEWLFtUqBkIIIYTUnzonngsWLEBMTAwOHTqE48ePIzY2lpe0VcfX1xdhYWHYvHkzUlNT8f3330NHRwcAkJ2djSFDhsDV1RVXrlzBtm3bsH37dqxatYrXxo4dO9CqVSucP38ea9euxRdffIHo6GgAwIQJExAZGYmnT59y6x87dgxFRUXw9vZWGVN+fj4AwMDAgCvz8/PDnTt3cOrUKezfvx/fffcd8vLyan+QAAQFBcHb2xtXrlzBxIkT4ePjg9TUVK5eIpEgJCQE169fx7fffosff/wRGzduBACMHTsW8+bNg4ODA3JycpCTk4OxY8dCoVDA09MT8fHx2LVrF65fv441a9bwJqh99uwZ1q9fj19++QWnT5/G3bt3MX/+fF5sMTExuHXrFmJiYrBjxw6EhIRwia1y/y9evIjIyEgkJCSAMYYhQ4bwktNnz55h9erV+Omnn5CSkgIjIyMAwMaNG+Hm5oY///wTQ4cOxaRJk+Dr64uJEyfi8uXLsLKygq+vLxhjdTqeSvn5+bznCgBOnjwJExMTODg4QCaTISUlBQ8ePADw4o+ZNm3aIC4uDsCLiX3j4+Ph7u6usv2SkhIUFBTwHoQQQt4MylPgGRkZSE5ORnJyMjJv3wIAlJepnltTWZ55+xa3TVUP5SDM8+fPG2FvWihWB4WFhUxTU5OFhYVxZQ8fPmRisZh98skn1W6blpbGALDo6GiV9YsXL2Y2NjZMoVBwZVu3bmU6OjqsvLycMcaYu7s769OnD287V1dXFhgYyBhjrLS0lLVp04bt3LmTq/fx8WFjxoxR2adCoWDDhw/ntamMMzExkStLTU1lANjGjRur3UclAGz69Om8sl69erGPP/64ym3Wrl3Lunfvzi0vW7aMOTs789Y5duwYU1NTY2lpaSrbCA4OZgBYRkYGV7Z161ZmbGzMLU+ePJlJpVIml8u5sjFjxrCxY8cyxhhLT09nANi5c+e4+gcPHjCxWMz27t3L6ycpKYnXv1QqZRMnTuSWc3JyGAAWFBTElSUkJDAALCcnp8pjUZV9+/YxTU1Ndu3aNV65v78/mzt3LmPsxXPapk0btn//fsYYYy4uLmz16tXMyMiIMcZYfHw809DQYIWFhSr7WLZsGQNQ6ZGfn1/neAkhhDSuHTt2qPwMB8C6jJnLBn55mPWasZEBYL1mbGQDvzzMuoyZW+U2VT22bNnCsrOzVT4yMzPZzZs3WWlpab3tV35+fov5LqrTdEq3bt1CaWkpevfuzZUZGBjAxqbmea+SkpKgrq5e5UhTamoqevfuDYFAwJW5ubnh6dOnyMrKQvv27QEATk5OvO1MTU250UihUIgxY8YgNDQUkyZNQlFRESIiIvDrr7+q7DMgIABXr17F2bNneXFoaGigR48eXJmtrW2d7xaveIyUy0lJSdzy/v37sWnTJmRkZODp06eQy+XQ1dWtts2kpCSYm5ujc+fOVa6jra2NTp06ccsVj4+Sg4MDb5TU1NQUycnJAP63/7169eLqDQ0NYWNjwxux1dTUrPRcAPznx9jYGAB4p76VZXl5eTAxMal2fyuKjY2Fn58ffvzxRzg4OHDljDEcPnwYYWFhAF7MKNC3b1/Exsaif//+SElJwfTp07F+/XqkpqYiNjYW3bp140baX7Zo0SLMnTuXWy4oKICFhUWt4ySEENJ0pFIpAGDTpk2wtbUFACT8mYIVi+ZBS99Y5TbK8mWrN6B3VweV6yjdvHkTs2bNou+F11CnxJO94ulRABCLxTW2XTHprNhfxXKhUMhbRyAQ8G5smTBhAtzd3ZGXl4fo6GhoaWnB09OzUn+zZs1CZGQkTp8+DXPz/02loKrP+qJsMzExEePGjcOKFSswePBg6OnpISwsDBs2bKh2+5qOIaD6+Lz8vFV3DKt6jl9+fsRiscpjVLFtZb2qsrrcjBQXF4fhw4fjm2++ga+vL6/uwoULKC0tRZ8+fbgymUyGH374AWfOnIGzszP09fXRt29fxMXFITY2FjKZrMq+RCIR90sWhBBC3izK70krKytu0OPvJy9Oi6sLNVVuoyyXdujEGyipjpaW1uuG+taq0zWeVlZWEAqFSExM5MoeP36M9PT0Grd1dHSEQqHgrrV7mb29PeLj43mJT3x8PCQSCczMzGod47vvvgsLCwvs2bMHoaGhGDNmDDQ1//diY4whICAABw8exKlTp9ChQwfe9nZ2dpDL5bwbYNLS0vDkyZNaxwCAd4yUy8q/vs6dOwepVIolS5agR48esLa2RmZmJm99TU1NlJeX88qcnJyQlZVVq+P9quzt7SGXy3H+/Hmu7OHDh0hPT4ednV2D9VuV2NhYDB06FGvWrMG0adMq1UdERGDo0KG8EVzldZ779+/nkkx3d3ecOHGi2us7CSGEENKw6pR46ujoYOrUqViwYAFOnjyJa9euwc/PD2pqNTdjaWmJyZMnY8qUKQgPD8ft27cRGxuLvXv3AgBmzJiBe/fuYdasWbhx4wYiIiKwbNkyzJ07t1btKwkEAowfPx7ff/89oqOjMXHiRF79zJkzsWvXLvz666+QSCTIzc1Fbm4ud0GyjY0NPDw84O/vj/Pnz+PSpUv48MMPazXaWNG+ffvw888/Iz09HcuWLcOFCxcQEBAA4EUCf/fuXYSFheHWrVvYvHlzpTu1LS0tcfv2bSQlJeHBgwcoKSmBu7s7+vbtC29vb0RHR+P27dv4/fffERUVVafYqmNtbQ0vLy/4+/vj7Nmz3M1RZmZmjT5dkTLpnD17Nry9vbnn6tGjR9w6qqZR6tKlCwwNDREaGsolnjKZDOHh4SguLuaNjhJCCGk5bGxsEB4eDisrqwZp38rKClFRUQ3W/tugzne1r1u3Dn379sWIESMwYMAA9OnTB927d6/Vttu2bcPo0aMxY8YM2Nrawt/fn5s/08zMDEePHsWFCxfg7OyM6dOnY+rUqVi6dGldQ8SECRNw/fp1mJmZwc3NrVIM+fn5kMlkMDU15R579uzh1gkODoaFhQXc3d0xatQoTJs2jbtru7ZWrFiBsLAwODk5YceOHQgNDYW9vT0AwMvLC59++ikCAgLg4uKC+Ph4BAUF8bb39vaGh4cH+vXrh7Zt22L37t0AgAMHDsDV1RU+Pj6wt7fHwoULK42Mvq7g4GB0794dw4YNQ+/evcEYw9GjRyudom9oISEh3N3zFZ+rUaNGAXhxzXFGRgYGDx7M204gEHCjmu+99x6AF6PFenp66Nq1a43X0hJCCHkzaWtrw8HBoc6DRbUlFovh6OjYYO2/DQTsdS7c/JdMJoOLi0utf1KSkPrwzTff4MSJEzh69GiD9VFQUAA9PT3k5+dTwkoIIc1cWVkZMjMzoampCQ2NF7exRESfxgw/H9iNDIBuu05V/lb7z2HhGPye62vHIJfLUVpaCqlUWm8DNi3pu6hONxcR0pyYm5vTRPCEEEKq9U/WHQBAavh/eeXX9n3DW27b+s1O6N4U9ZZ4JicnVzlFDQDepO5vstDQUHz00Ucq66RSKVJSUho5ojeXp6cnzpw5o7Ju8eLFWLx4cbXbf/DBBw0RFiGEkBZktNcwAICxuSW0tMQoKSlB7t9ZMGlnzs1i0ra1Lrp1qXlqSPL66uVUO/Di1wKys7OrrG8pF+IWFhbin3/+UVknFAq5OcRIzbKzs7mbul5mYGBQ6ReKmkJLOr1BCCEtnapT7Y2NTrVXr96eFbFY3GKSy+pIJBJIJJKmDqNFqMs0WYQQQkhtyeXyt7LvNwFd40kIIYSQFkFNTQ1CoRBlZWUoLVX92+yNQSgU1mkqyLcJJZ6EEEIIaRHU1dVhbm5ep1/Hawhqamq8HzYh/0OJJyGEEEJaDHV1dUr6mjEaByaEEEIIIY2CRjwJIYQQ0mKUl5fTqfZmjBJPQgghhLQI5eXlyMrKQllZWZPGIRQKYW5uTsmnCpR4EkIIIaRFUCgUKCsrg5qaWpPO41lWVgaFQkGJpwqUeBJCCCGkRdHQ0GiyxBNAk07l1NzRzUWEEEIIIaRR0IgnIYQQQkgFSdfTcf9xPq+spKQEOdlZMDV78RvvbVvrwcW+cxNF+OaixJMQQggh5F9J19MxdGC/Wq37W3QMJZ91RKfa68jS0hKbNm2q1boCgQDh4eENGo8qISEh0NfXb/R+m5u6PFeEEEIIAG6ks6dvIPov3Mo9XH0DAQCuvoHo+e//Xx4VJTV7axPP1atXw9XVFRKJBEZGRhg5ciTS0tKaOqxKli9fDhcXl6YOo0nFxsbCy8sLpqamaNWqFVxcXBAaGqpy3ZCQELzzzjuNHCEhhJDm4NmzZ0hJSUFxcfFrtyUxaY/WFtbcQ9ekPQBA16Q9JP/+/85ft+qlr7fJW5t4xsXFYebMmUhMTER0dDTkcjkGDRqEoqKipg7tjdVQk/bGx8fDyckJBw4cwNWrVzFlyhT4+vri8OHDldaNjIyEl5dXvcdACCGk+UtLS8PIkSORkZHRKP0t/2xeo/XVUrxy4llUVARfX1/o6OjA1NQUGzZsgEwmw5w5c2rctqSkBAsXLoSFhQVEIhGsra2xfft2rj4uLg49e/aESCSCqakpPvvsM8jlcq5eJpNh9uzZWLhwIQwMDGBiYoLly5dz9T4+Phg3bhyvz7KyMrRp0wbBwcEAgKioKPj5+cHBwQHOzs4IDg7G3bt3cenSJW6bvLw8DB8+HGKxGB06dKhylK06OTk58PT05NrYt28frz4wMBCdO3eGtrY2OnbsiKCgIG7i25CQEKxYsQJXrlyBQCCAQCBASEgIAODJkyeYNm0ajI2NoaWlhS5duuDIkSO8to8dOwY7Ozvo6OjAw8MDOTk5XJ2fnx9GjhyJ9evXw9TUFIaGhpg5cyZv0t3Hjx/D19cXrVu3hra2Njw9PXHz5k2uXnlK/8iRI7C3t4dIJEJmZiYsLS2xatUq7vUhlUoRERGB+/fvw8vLCzo6OnB0dMTFixdrdQwXL16MlStX4t1330WnTp0we/ZseHh44NChQ7z1nj9/juPHj2PEiBFcWWFhIcaPHw8dHR20a9cOW7ZsqVWfhBBCCKl/r3xz0YIFCxATE4NDhw7BxMQEixcvxqVLl2p1WtjX1xcJCQnYvHkznJ2dcfv2bTx48AAAkJ2djSFDhsDPzw87d+7EjRs34O/vDy0tLV5yuWPHDsydOxfnz59HQkIC/Pz84ObmhoEDB2LChAn44IMP8PTpU+jo6AB4kYQVFRXB29tbZUz5+S+u0zAwMODK/Pz8cO/ePZw6dQqampqYPXs28vLy6nScgoKCsGbNGnz77bf45Zdf4OPjgy5dusDOzg4AIJFIEBISgnbt2iE5ORn+/v6QSCRYuHAhxo4di2vXriEqKgonTpwAAOjp6UGhUMDT0xOFhYXYtWsXOnXqhOvXr/Mmqn327BnWr1+PX375BWpqapg4cSLmz5/PS55jYmJgamqKmJgYZGRkYOzYsXBxcYG/vz+3/zdv3kRkZCR0dXURGBiIIUOG4Pr16xAKhVw/q1evxk8//QRDQ0MYGRkBADZu3IivvvoKQUFB2LhxIyZNmgQ3NzdMmTIF69atQ2BgIHx9fZGSkgKBQFCnYwq8eL6Ux1Dp5MmTMDExgYODA1e2bt06LF68GMuXL8exY8fw6aefwtbWFgMHDlTZbklJCUpKSrjlgoKCOsdGCCGkaShPe2dkZLzyPJ53/roFACgvq3ouzop1z58/f6V+3lrsFRQWFjJNTU0WFhbGlT18+JCJxWL2ySefVLttWloaA8Cio6NV1i9evJjZ2NgwhULBlW3dupXp6Oiw8vJyxhhj7u7urE+fPrztXF1dWWBgIGOMsdLSUtamTRu2c+dOrt7Hx4eNGTNGZZ8KhYINHz6c16YyzsTERK4sNTWVAWAbN26sdh+VALDp06fzynr16sU+/vjjKrdZu3Yt6969O7e8bNky5uzszFvn2LFjTE1NjaWlpalsIzg4mAFgGRkZXNnWrVuZsbExtzx58mQmlUqZXC7nysaMGcPGjh3LGGMsPT2dAWDnzp3j6h88eMDEYjHbu3cvr5+kpCRe/1KplE2cOJFbzsnJYQBYUFAQV5aQkMAAsJycnCqPRVX27dvHNDU12bVr13jl/v7+bO7cubw4PDw8eOuMHTuWeXp6Vtn2smXLGIBKj/z8/DrHSQghpHHt2LFD5Wf4qzxcfQPZ6C3HuUf/hVsZANZ/4Vbm6hvIrbdlyxaWnZ3NPTIzM9nNmzdZaWlpve1Xfn5+i/kueqU/B27duoXS0lL07t2bKzMwMICNjU2N2yYlJUFdXR3u7u4q61NTU9G7d2/eKJibmxuePn2KrKwstG//4oJeJycn3nampqbcaKRQKMSYMWMQGhqKSZMmoaioCBEREfj1119V9hkQEICrV6/i7NmzvDg0NDTQo0cPrszW1rbOd4tXPEbK5aSkJG55//792LRpEzIyMvD06VPI5XLo6upW22ZSUhLMzc3RuXPVUzhoa2ujU6dO3HLF46Pk4ODAGyU1NTVFcnIygP/tf69evbh6Q0ND2NjYIDU1lSvT1NSs9FwA/OfH2NgYAODo6FipLC8vDyYmJtXub0WxsbHw8/PDjz/+yBvZZIzh8OHDCAsL462v6vhXd6f7okWLMHfuXG65oKAAFhYWtY6PEEJI05FKpQCATZs2wdbW9pXaSExKwfLP5qGVYdXfTRXr6Duibl4p8WSMvXKHYrG4xrZfPvWq7K9iufJUr5JAIODd2DJhwgS4u7sjLy8P0dHR0NLSgqenZ6X+Zs2ahcjISJw+fRrm5ubV9llflG0mJiZi3LhxWLFiBQYPHgw9PT2EhYVhw4YN1W5f0zEEVB+fl5+36o5hVc/xy8+PWCxWeYwqtq2sV1VWl5uR4uLiMHz4cHzzzTfw9fXl1V24cAGlpaXo06dPje1U95yKRCKIRKJax0QIIaT5UH4/WllZ8QY76iK34MWpc3WhZpXrVKzT0tJ6pX7eVq90c5GVlRWEQiESExO5ssePHyM9Pb3GbR0dHaFQKBAXF6ey3t7eHvHx8bzEJz4+HhKJBGZmZrWO8d1334WFhQX27NmD0NBQjBkzBpqa/3uhMMYQEBCAgwcP4tSpU+jQoQNvezs7O8jlct4NMGlpaXjy5EmtYwDAO0bKZeVfYefOnYNUKsWSJUvQo0cPWFtbIzMzk7e+pqYmysvLeWVOTk7Iysqq1fF+Vfb29pDL5Th//jxX9vDhQ6Snp1e6trIxxMbGYujQoVizZg2mTZtWqT4iIgJDhw7ljeAC1R9/QgghhDSuV0o8dXR0MHXqVCxYsAAnT57EtWvX4OfnBzW1mpuztLTE5MmTMWXKFISHh+P27duIjY3F3r17AQAzZszAvXv3MGvWLNy4cQMRERFYtmwZ5s6dW6v2lQQCAcaPH4/vv/8e0dHRmDhxIq9+5syZ2LVrF3799VdIJBLk5uYiNzeXuzDZxsYGHh4e8Pf3x/nz53Hp0iV8+OGHtRptrGjfvn34+eefkZ6ejmXLluHChQsICAgA8CKBv3v3LsLCwnDr1i1s3ry50p3alpaWuH37NpKSkvDgwQOUlJTA3d0dffv2hbe3N6Kjo3H79m38/vvviIqKqlNs1bG2toaXlxf8/f1x9uxZXLlyBRMnToSZmVmjT1ekTDpnz54Nb29v7rl69OgRt05V0yidO3cOa9euRXp6OrZu3Yp9+/bhk08+aczwCSGEEPKvV55Oad26dejbty9GjBiBAQMGoE+fPujevXuttt22bRtGjx6NGTNmwNbWFv7+/tz8mWZmZjh69CguXLgAZ2dnTJ8+HVOnTsXSpUvrHOOECRNw/fp1mJmZwc3NrVIM+fn5kMlkMDU15R579uzh1gkODoaFhQXc3d0xatQoTJs2jbtru7ZWrFiBsLAwODk5YceOHQgNDYW9vT0AwMvLC59++ikCAgLg4uKC+Ph4BAUF8bb39vaGh4cH+vXrh7Zt22L37t0AgAMHDsDV1RU+Pj6wt7fHwoULK42Mvq7g4GB0794dw4YNQ+/evcEYw9GjRyudom9oISEh3N3zFZ+rUaNGAXhxzXFGRgYGDx5cadt58+bh0qVL6Nq1K1auXIkNGzaoXI8QQsibz8bGBuHh4bCysmqU/pav2dBofbUUAvY6F2y+RCaTwcXFhX6mkDSqb775BidOnMDRo0frve2CggLo6ekhPz+/xpu+CCGENK2ysjJkZmZCU1PzladTOnzyDKb7jkN3n0+hb/G/pLIg9y7+2Pk1XH0DIQBwYefXCNkbjoFurrzt5XI5SktLIZVK622gpiV9F73yPJ6ENBfm5uZYtGhRU4dBCCGkBci9dwcAcGn3RpX1f+z8mvt/29Z6jRFSi1LviWdycjI3absqT58+re8um0RoaCg++ugjlXVSqRQpKSmNHNGby9PTE2fOnFFZt3jxYixevLja7T/44IOGCIsQQshbyHvEUACAiYUl7471kpIS5GRnwdTMHCKRCG1b68HFvuppDYlq9XqqHXjxqwHZ2dlV1reUayEKCwvxzz//qKwTCoXcXGKkZtnZ2dxNXS8zMDDg/ZpUY2tJpzcIIaSlq49T7a+LTrVXr96fFbFY3GKSy+pIJBJIJJKmDqNFqMs0WYQQQkhN5HL5W9n3m4Cu8SSEEEJIi6CmpgahUIiysjKUllb9W+sNTSgU1mkKyLcJJZ6EEEIIaRHU1dVhbm5ep1/FawhqamqVftCEvECJJyGEEEJaDHV1dUr6mjEaByaEEEIIIY2CEk9CCCGEENIo6FQ7IYQQQlqM8vLyRrnGk67jfDWUeBJCCCGkRSgvL0dWVhbKysoavC+hUAhzc3NKPuuIEk9CCCGEtAgKhQJlZWVQU1Nr0Ank5XI5ysrKoFAoKPGsI0o8CSGEENKiaGhoNPgvFzXlPKFvMko8CSGEENIiPHv2DOG//Q49AyNoa2vDQF8CZzv6PfXmhBJPQgghhLQIB4/8jgVzZvPKjp6IoeSzGaHplEitWVpaYtOmTU0dBiGEEKLS4/ynAADX96eg37SlAIBHTwqbMiTyEko8yRuvuLgY2trauHHjRlOHQgghpAmVlpYAAMT6hmhtKq3z9sXFxUhOTkZxcXF9h0b+RYkneeNFR0fDwsICtra2TR0KIYSQJpSXmwsAePbk4Sttn5GRAQ8PD2RkZNRnWKQCSjxbsKKiIvj6+kJHRwempqbYsGEDZDIZ5syZU+O2eXl5GD58OMRiMTp06IDQ0NBK6+Tn52PatGkwMjKCrq4u/vOf/+DKlStc/fLly+Hi4oJffvkFlpaW0NPTw7hx41BY+L/THvv374ejoyPEYjEMDQ0xYMAAFBUVcfXBwcGws7ODlpYWbG1t8d1331WKIyIiAiNGjEB+fj7U1dVx6dIlAABjDAYGBnB1deXW3b17N0xNTWt1/AghhBBSvyjxbMEWLFiAmJgYHDp0CMePH0dsbCyXlNXEz88Pd+7cwalTp7B//3589913yMvL4+oZYxg6dChyc3Nx9OhRXLp0Cd26dUP//v3x6NEjbr1bt24hPDwcR44cwZEjRxAXF4c1a9YAAHJycuDj44MpU6YgNTUVsbGxGDVqFBhjAIAff/wRS5YswZdffonU1FR89dVXCAoKwo4dO7j2FQoFjhw5Ai8vL+jp6cHFxQWxsbEAgKtXr3L/FhQUAABiY2Ph7u7+6geVEEIIIa+M7mpvoZ4+fYrt27dj586dGDhwIABgx44dMDc3r3Hb9PR0/P7770hMTESvXr0AANu3b4ednR23TkxMDJKTk5GXlweRSAQAWL9+PcLDw7F//35MmzYNwIvEMCQkBBKJBAAwadIknDx5El9++SVycnIgl8sxatQoSKUvrsVxdHTk+li5ciU2bNiAUaNGAQA6dOiA69ev4//+7/8wefJkAEBiYiIUCgXeffddAIBMJkNsbCzmzZuH2NhY9O/fH3/99RfOnj2LIUOGIDY2Fp9++mmV+15SUoKSkhJuWZmwEkIIebPIy158lt/+6xba6GjWapubN28CAJ4/f95gcb3tKPFsoW7duoXS0lL07t2bKzMwMICNjU2N26ampkJDQwM9evTgymxtbaGvr88tX7p0CU+fPoWhoSFv2+LiYty6dYtbtrS05JJOADA1NeVGTp2dndG/f384Ojpi8ODBGDRoEEaPHo3WrVvj/v37uHfvHqZOnQp/f39ue7lcDj09PW45IiICw4YNg5rai8F7mUyG7du3Q6FQIC4uDv3790f79u0RFxeHbt26IT09vdoRz9WrV2PFihU1HiNCCCHNW+GDF9d7Bi2serChKvfu3eNdpkXqDyWeLZTydPXrbCsQCKpcR6FQwNTUlDutXVHFBFUoFPLqBAIBFAoFAEBdXR3R0dGIj4/H8ePHsWXLFixZsgTnz5+HtrY2gBen25WjrkoVf54sMjISq1ev5pb79u2LwsJCXL58GWfOnMHKlSthYWGBr776Ci4uLjAyMuKN3L5s0aJFmDt3LrdcUFAACwuLKtcnhBDSPEnamAAAVq7dCFenqj/3K7p58yZmzZpFn/sNiBLPFsrKygpCoRCJiYlo3749AODx48c1jvgBgJ2dHeRyOS5evIiePXsCANLS0vDkyRNunW7duiE3NxcaGhqwtLR85TgFAgHc3Nzg5uaGzz//HFKpFIcOHcLcuXNhZmaGv/76CxMmTFC57c2bN3Hnzh0MGjSIK1Ne5/nf//4XAoEA9vb2aNeuHf78808cOXKkxn0XiUTcpQOEEELeXBrCF5/lHTp24l3GVRtaWloNERIBJZ4tlo6ODqZOnYoFCxbA0NAQxsbGWLJkCXdKujo2Njbw8PCAv78/fvjhB2hoaGDOnDkQi8XcOgMGDEDv3r0xcuRIfP3117CxscHff/+No0ePYuTIkbzT9FU5f/48Tp48iUGDBsHIyAjnz5/H/fv3uRHJ5cuXY/bs2dDV1YWnpydKSkpw8eJFPH78GHPnzkVERAQGDBjAjY4qyWQyfPvtt3j//fchEAjQunVr2NvbY8+ePdi8eXMdjyQhhBBC6gvd1d6CrVu3Dn379sWIESMwYMAA9OnTB927d6/VtsHBwbCwsIC7uztGjRrFTZukJBAIcPToUfTt2xdTpkxB586dMW7cONy5cwfGxsa16kNXVxenT5/GkCFD0LlzZyxduhQbNmyAp6cnAODDDz/ETz/9hJCQEDg6OsLd3R0hISHo0KEDgBfXd3p5eVVqt1+/figvL4dMJuPK3N3dUV5eTne0E0JIC2Zk8uL0ura+YQ1rqmZlZYWoqChYWVnVZ1ikAgF7nYsByRtHJpPBxcXljf/pywcPHsDU1BT37t2Dyb8fNA2hoKAAenp6yM/Ph66uboP1Qwgh5PWt3vhfLJ47C12HTYR+O0vE/LAKu/ZHol/v2g261JZcLkdpaSmkUmmlexkaQkv6LqJT7eSN9OjRI3zzzTcNmnQSQgh5s+T9nQUA+PPILq7MQF9S1eqkCVDi+RZKTk6Gjo5OlfVPnz5txGheTefOndG5c+emDoMQQkgzEjDdH4UF+XDp0QutDQxhoC+Bsx19VzQnlHi+ZWJjY1FcXIzs7OymDoUQQgipV+3bt8dnC+ZBU1MTGhqU4jRH9Ky8hcRiMV04TQghhJBGR4knIYQQQloUuVz+RrffklHiSQghhJAWQU1NDUKhEGVlZSgtLW3QvoRCYa3mxiZ8lHgSQgghpEVQV1eHubk599PMDUlNTY33E86kdijxJIQQQkiLoa6uTglhM0ZjxIQQQgghpFHQiCchhBBCmq3y8vJGOXXeVN62U/aUeBJCCCGkWSovL0dWVhbKysqaOpQGIxQKYW5u/tYkn5R4EkIIIaRZUigUKCsrg5qaWoucEF4ul6OsrAwKhYIST0IIIYSQ5kBDQ6NFJp4AGnzap+amZT6LhBBCCCGvIPnGTeTm3cffWVloZ24OE6O2cLS1buqwWgxKPAkhhBBC8CLp9Ogvq1QedTKWks96QtMpEUIIIYQAeJxfCADoO3Ya719lOXl99Zp4ymQyzJkzpz6brNGdO3cgEAiQlJTUqP02peXLl8PFxYVb9vPzw8iRIxu0z9jYWAgEAjx58qRB+yGEEEJqUlxcjOTkZBQXFzdI+/pG7Xj/NmbfLV2zGvGk5ObVfPvttwgJCam39lT9AfHuu+8iJycHenp69dZPTdLT0+Hl5YU2bdpAV1cXbm5uiImJqbReZmYmRCIRCgoKGi02QgghTScjIwMeHh7IyMh4q/puCZpV4tmSNOacY3p6etDX12/QPjQ1NWFiYgKBQNCg/VQ0dOhQyOVynDp1CpcuXYKLiwuGDRuG3Nxc3noRERGQyWTQ1dVttNgIIYQQUnf1nnjK5XIEBARAX18fhoaGWLp0KRhjAIBdu3ahR48ekEgkMDExwfjx45GXlwfgxSnzfv36AQBat24NgUAAPz8/AC/m8fr6669hZWUFkUiE9u3b48svv+T1+9dff6Ffv37Q1taGs7MzEhISahVvSEgI9PX1cezYMdjZ2UFHRwceHh7Iycnh1lEoFPjiiy9gbm4OkUgEFxcXREVFcfXK0/179+6FTCaDlpYWdu3axZ0C/+qrr2BsbAx9fX2sWLECcrkcCxYsgIGBAczNzfHzzz/zYgoMDETnzp2hra2Njh07IigoqNpEtuKpdmUsLz9kMhkA4OHDh/Dx8YG5uTm0tbXh6OiI3bt389qKi4vDt99+y217584dlaPRBw4cgIODA0QiESwtLbFhwwZeXJaWlvjqq68wZcoUSCQStG/fHj/88EOtnpcHDx4gIyMDn332GZycnGBtbY01a9bg2bNnSElJ4a0bERGBESNGIDk5GWpqanjw4AEA4PHjx1BTU8OYMWO4dVevXo3evXvXKgZCCCGE1K96v6t9x44dmDp1Ks6fP4+LFy9i2rRpkEql8Pf3R2lpKVauXAkbGxvk5eXh008/hZ+fH44ePQoLCwscOHAA3t7eSEtLg66uLsRiMQBg0aJF+PHHH7Fx40b06dMHOTk5uHHjBq/fJUuWYP369bC2tsaSJUvg4+ODjIyMWs379ezZM6xfvx6//PIL1NTUMHHiRMyfPx+hoaEAXpzK3rBhA/7v//4PXbt2xc8//4wRI0YgJSUF1tb/u8stMDAQGzZsQHBwMEQiEeLi4nDq1CmYm5vj9OnTOHfuHKZOnYqEhAT07dsX58+fx549ezB9+nQMHDgQFhYWAACJRIKQkBC0a9cOycnJ8Pf3h0QiwcKFC2vcFwsLC17SnJubiwEDBqBv374AgOfPn6N79+4IDAyErq4ufvvtN0yaNAkdO3ZEr1698O233yI9PR1dunTBF198AQBo27Yt7ty5w+vn0qVL+OCDD7B8+XKMHTsW8fHxmDFjBgwNDbk/GABgw4YNWLlyJRYvXoz9+/fj448/Rt++fWFra1vtfhgaGsLOzg47d+5Et27dIBKJ8H//938wNjZG9+7dufWePHmCM2fOICQkBObm5jA0NERcXBy8vb1x+vRpGBoa4vTp09z6sbGxcHd3r7LfkpISlJSUcMt0+p4QQpqf58+fAwBu3rxZr+3evvXi9Hn5v4M9yn9v38pAa20hr09lDKSOWD1yd3dndnZ2TKFQcGWBgYHMzs5O5foXLlxgAFhhYSFjjLGYmBgGgD1+/Jhbp6CggIlEIvbjjz+qbOP27dsMAPvpp5+4spSUFAaApaam1hhzcHAwA8AyMjK4sq1btzJjY2NuuV27duzLL7/kbefq6spmzJjBi2HTpk28dSZPnsykUikrLy/nymxsbNh7773HLcvlctaqVSu2e/fuKmNcu3Yt6969O7e8bNky5uzszOvHy8ur0nbFxcWsV69ebNiwYbwYXjZkyBA2b948btnd3Z198sknvHVefm7Gjx/PBg4cyFtnwYIFzN7enluWSqVs4sSJ3LJCoWBGRkZs27ZtVcZSUVZWFuvevTsTCARMXV2dtWvXjv3555+8dUJDQ1m3bt245VGjRrGAgADGGGNz5sxh8+bNY23atGEpKSmsrKyM6ejosN9//73KPpctW8YAVHrk5+fXKmZCCCH1p7S0lN28eZNlZmay7Oxs7rFlyxaVn9X19eg7dhrvX1WPLVu28GJ6lUdmZia7efMmKy0trfY45Ofnt5jvonof8XznnXd41wH27t0bGzZsQHl5Oa5evYrly5cjKSkJjx49gkKhAADcvXsX9vb2KttLTU1FSUkJ+vfvX22/Tk5O3P9NTU0BAHl5eTWOrAGAtrY2OnXqxNteeQlAQUEB/v77b7i5ufG2cXNzw5UrV3hlPXr0qNS2g4MD1NT+d0WDsbExunTpwi2rq6vD0NCQ6w8A9u/fj02bNiEjIwNPnz6FXC5/pesXp06disLCQkRHR3MxlJeXY82aNdizZw+ys7O5Eb5WrVrVqe3U1FR4eXnxytzc3LBp0yaUl5dzP/1V8XkRCAQwMTHh7WtVGGOYMWMGjIyMcObMGYjFYvz0008YNmwY/vjjD+45Vp5mV5LJZNzp/Li4OKxcuRK3b99GXFwc8vPzUVxcXOm5rGjRokWYO3cut1xQUMCNRBNCCGkelJ/LW7Zs4Z15fF2Xk1OxeMGnkLRuCwDcv1+t24hujnYAXox4zpo1i74bXlGjTSD//PlzDBo0CIMGDcKuXbvQtm1b3L17F4MHD67256KUp9trIhQKuf8rE19lYluXbZXbs3+vS325TSXGWKUyVcmbqrZVlSljTUxMxLhx47BixQoMHjwYenp6CAsLq3T9ZE1WrVqFqKgoXLhwARKJhCvfsGEDNm7ciE2bNsHR0RGtWrXCnDlz6vyTXar2/+VjBqje/9o8L6dOncKRI0fw+PFjLun+7rvvEB0djR07duCzzz5DWVkZoqKisGjRIm47mUyGTz75BBkZGbh27Rree+893Lp1C3FxcXjy5Am6d+/OOx4vE4lEEIlENcZHCCGk6WhpaQEArK2t4ejoWG/tPn724tS6+r/fXcp/O3SyqtSPMgZSN/V+c1FiYmKlZWtra9y4cQMPHjzAmjVr8N5778HW1rbSyJempiaAF6NyStbW1hCLxTh58mR9h1orurq6aNeuHc6ePcsrj4+Ph52dXb33d+7cOUilUixZsgQ9evSAtbU1MjMz69TGgQMH8MUXX2Dv3r28kVwAOHPmDLy8vDBx4kQ4OzujY8eOla6R0dTU5D0Hqtjb26s8Jp07d+ZGO1/Hs2fPAIA3WqxcViauMTEx0NfX581p2qVLFxgaGmLVqlVwdnaGrq4u3N3dERcXV+P1nYQQQghpWPWeeN67dw9z585FWloadu/ejS1btuCTTz5B+/btoampiS1btuCvv/5CZGQkVq5cydtWKpVCIBDgyJEjuH//Pp4+fQotLS0EBgZi4cKF2LlzJ27duoXExERs3769vkOv0oIFC/D1119jz549SEtLw2effYakpCR88skn9d6XlZUV7t69i7CwMNy6dQubN2/GoUOHar39tWvX4Ovri8DAQDg4OCA3Nxe5ubl49OgR1350dDTi4+ORmpqKjz76qNL0RJaWljh//jzu3LmDBw8eqByhnDdvHk6ePImVK1ciPT0dO3bswH//+1/Mnz//9Q7Av3r37o3WrVtj8uTJuHLlCtLT07FgwQLcvn0bQ4cOBQBERkbyTrMDL0ZU+/bti127dnF38js5OaG0tBQnT57kygghhLy5rKysEBUVBSsrq7eq75ag3hNPX19fFBcXo2fPnpg5cyZmzZqFadOmoW3btggJCcG+fftgb2+PNWvWYP369bxtzczMsGLFCnz22WcwNjZGQEAAACAoKAjz5s3D559/Djs7O4wdO7ZW1wnWl9mzZ2PevHmYN28eHB0dERUVhcjIyHq9rkTJy8sLn376KQICAuDi4oL4+HgEBQXVevuLFy/i2bNnWLVqFUxNTbnHqFGjALw4lt26dcPgwYMhk8lgYmJS6VeP5s+fD3V1ddjb23OXRLysW7du2Lt3L8LCwtClSxd8/vnn+OKLL3h3tL+ONm3aICoqCk+fPsV//vMf9OjRA2fPnkVERAScnZ0BvEg8X77OFAD69euH8vJyLskUCAR47733AAB9+vSpl/gIIYQ0HbFYDEdHx1pfjtdS+m4JBEzVhXmENHOXL1/Gf/7zH9y/f7/SdaT1qaCgAHp6esjPz6cJ6gkhpJGVlZUhMzMTmpqatZoe8XUdjz2H/zfhA7iN+n84dzAYfcdOw+k9P2D3wcPo26tbvfcnl8tRWloKqVRa7XdZS/ouol8uIm8kuVyOLVu2NGjSSQgh5O2SdfcvAMC5g8EAgNN7XsyS0lqv6ptSSd002l3tTcXT0xNnzpxRWbd48WIsXry4kSMiAPDVV1/hq6++Uln33nvv4ffff692+549e6Jnz54NERohhJC31MhhL+4haGtshkcPH6CduTlMjNrC0bb+L617W7X4U+3Z2dkoLi5WWWdgYAADA4NGjogAwKNHj7gbnl4mFothZmbWyBGp1pJObxBCyJumsU+1N7a38VR7y3sWX9JcEhjCR0k/IYSQ2pLL5U0dQoNoqftVnRafeBJCCCHkzaSmpgahUIiysrI6/9DJm0IoFFaas7olo8STEEIIIc2Suro6zM3Na/1LhG8iNTW1evnhlTcFJZ6EEEIIabbU1dXfqsSspXt7xnYJIYQQQkiTohFPQgghhDRb5eXldKq9BaHEkxBCCCHNUnl5ObKyslBWVtbUoTQYoVAIc3Pztyb5pMSTEEIIIc2SQqFAWVkZ1NTUWuw8nmVlZVAoFJR4EkIIIYQ0BxoaGi0y8QTQYqeJqkrLfBYJIYQQ8la6np6Bx/mFddqmpOQ5srOyYGZuDpFIiytvrSeBfWer+g7xrUaJJyGEEEJahOvpGRjYz71e24yOiaPksx5R4kkIIYSQFkE50jlxwUoYW3So9Xb/3LuNXeuCeNspy+o6ekqq12CJp0wmg4uLCzZt2tRQXVRy584ddOjQAX/++SdcXFward+mtHz5coSHhyMpKQkA4OfnhydPniA8PLzB+oyNjUW/fv3w+PFj6OvrN1g/r6sxjgUhhJDmx9iiAyysbBttO1J7zXYC+djYWAgEAjx58qSpQ3mjfPvttwgJCam39mQyGebMmcMre/fdd5GTkwM9Pb1666cm6enp8PLyQps2baCrqws3NzfExMRUWi8zMxMikQgFBQWNFhshhBDVnj17hsuXL+PZs2dNHUq9KS4uRnJyMoqLi5s6lDdSs008W5LGnH9MT0+vwUchNTU1YWJiAoFA0KD9VDR06FDI5XKcOnUKly5dgouLC4YNG4bc3FzeehEREZDJZNDV1W202AghhKh248YNdO/eHTdu3GjqUOpNRkYGPDw8kJGR0dShvJEaNPGUy+UICAiAvr4+DA0NsXTpUjDGAAC7du1Cjx49IJFIYGJigvHjxyMvLw/Ai1Pm/fr1AwC0bt0aAoEAfn5+AF7M6fX111/DysoKIpEI7du3x5dffsnr96+//kK/fv2gra0NZ2dnJCQk1CrekJAQ6Ovr49ixY7Czs4OOjg48PDyQk5PDraNQKPDFF1/A3NwcIpEILi4uiIqK4urv3LkDgUCAvXv3QiaTQUtLC7t27YKfnx9Gjvz/7d15WFXV+sDxLyDzKKQIgqACCooiOGYizmaGXrtZlqnl1brljLM5IIpWoKgNNxvQ0utQPqbXa3T9meBAamrOOICCOKXmgCjCOZz9+4PYeQQZlOnA+3me88ie1n7X2R7Oy1prr92fyMhInJ2dcXBwIDw8HK1Wy6RJk3B0dMTNzY2vv/5aL6YpU6bg4+ODlZUVjRo1YubMmUUmsvnneTiWR18hISEA/PHHHwwaNAg3NzesrKzw9/dnzZo1emUlJCSwZMkS9djU1NRCW6M3bNhAs2bNMDc3x9PTk+joaL24PD09iYyM5K233sLW1pYGDRqwfPnyEl2XGzdukJyczNSpU2nRogXe3t4sXLiQ+/fvc+LECb19N23aRGhoqN668PBw6tati52dHW+//XaNm7pCCCGEqCrK9eailStXMnz4cPbt28eBAwcYOXIkHh4ejBgxgpycHCIiImjSpAnXrl1j/PjxDBs2jK1bt+Lu7s6GDRt46aWXOH36NHZ2dlhaWgIwbdo0vvjiCxYvXsxzzz3HlStXCvwlNWPGDKKiovD29mbGjBkMGjSI5OTkEs0Bdv/+faKiovj2228xNjZm8ODBTJw4kdWrVwN5XdnR0dF8/vnntGrViq+//prQ0FBOnDiBt7e3Ws6UKVOIjo4mNjYWc3NzEhIS+Pnnn3Fzc2Pnzp3s2bOH4cOH88svvxAcHMy+fftYt24d77zzDj169MDd3R0AW1tbVqxYgaurK8eOHWPEiBHY2toyefLkYuvi7u6ulzRfvXqV7t27ExwcDMCDBw8ICgpiypQp2NnZ8d///pc33niDRo0a0a5dO5YsWcKZM2do3rw5c+fOBaBOnTqkpqbqnefgwYMMHDiQOXPm8Morr5CYmMi7776Lk5OT+gcDQHR0NBEREUyfPp3vv/+ef/7znwQHB9O0adHjaZycnPD19eWbb74hMDAQc3NzPv/8c5ydnQkKClL3u337Nrt27dIbarB9+3YsLCzYsWMHqampvPnmmzzzzDMF/ljJl52dTXZ2trosXfZCCPHk8rujk5KSnuh4rVbLlStXSjyP57mUvFZITU52MXsWL7+McynJ2Fn8de6zZ88Ced+h4gko5aRz586Kr6+votPp1HVTpkxRfH19C91///79CqDcvXtXURRF2bFjhwIot27dUvfJyMhQzM3NlS+++KLQMs6fP68AypdffqmuO3HihAIoSUlJxcYcGxurAEpycrK67pNPPlGcnZ3VZVdXV2X+/Pl6x7Vp00Z599139WKIiYnR22fo0KGKh4eHkpubq65r0qSJ0qlTJ3VZq9Uq1tbWypo1ax4b44cffqgEBQWpy7Nnz1Zatmypd55+/foVOC4rK0tp166d0rdvX70YHtWnTx8lLCxMXe7cubMyduxYvX0evTavvfaa0qNHD719Jk2apPj5+anLHh4eyuDBg9VlnU6n1K1bV/nss88eG8vDLl68qAQFBSlGRkaKiYmJ4urqqvz22296+6xevVoJDAxUl4cOHao4Ojoq9+7dU9d99tlnio2NzWPfg9mzZytAgdedO3dKFKcQQoi/rFq1qtDfqeX9GjwpQonZeqDEr7CleXGGLV2lrhs8KaLIcyxbtky5dOnSU73S0tKUs2fPKjk5OUW+j3fu3Kk230Xl2uLZvn17vXGAHTp0IDo6mtzcXI4ePcqcOXM4fPgwN2/eRKfTAXDhwgX8/PwKLS8pKYns7Gy6detW5HlbtGih/uzi4gLAtWvXim1ZA7CysqJx48Z6x+cPAcjIyODy5ct07NhR75iOHTty5MgRvXWtW7cuUHazZs0wNv5rdIOzszPNmzdXl01MTHByclLPB/D9998TExNDcnIymZmZaLXaJxq/OHz4cO7evcu2bdvUGHJzc1m4cCHr1q3j0qVLamuftbV1qcpOSkqiX79+eus6duxITEwMubm56mPAHr4uRkZG1KtXT6+uj6MoCu+++y5169Zl165dWFpa8uWXX9K3b19+/fVX9RoX1s3esmVLrKys1OUOHTqQmZlJeno6Hh4eBc41bdo0JkyYoC5nZGSorc9CCCFKx9PTE8gbXufr61vq40vb4nn4xCmmho3D0dm11Od6VH4ZC6NjCGj2V/5w9uxZRo8eLd8NT6hS5vF88OABPXv2pGfPnqxatYo6depw4cIFevXqVeT4u/zu9uKYmpqqP+cnvvmJbWmOzT9e+XNc6qNl5lMUpcC6wpK3wsoubF1+rHv37uXVV18lPDycXr16YW9vz9q1awuMnyzOvHnziIuLY//+/dja2qrro6OjWbx4MTExMfj7+2Ntbc24ceNKPQaysPo/+p5B4fUvyXX5+eef2bJlC7du3VKT7k8//ZRt27axcuVKpk6dikajIS4ujmnTppUo5sfdGGVubo65uXmJyhBCCFG0/O9tX19fAgMDS328RqPB0dERMzOzEiWeGQ+0AJiaPf3v8fwyGjX2wt/fv8B2CwuLAutE8cr15qK9e/cWWPb29ubUqVPcuHGDhQsX0qlTJ5o2bVqg5cvMzAzIa5XL5+3tjaWlJdu3by/PsB/Lzs4OV1dXdu/erbc+MTHxif6SK86ePXvw8PBgxowZtG7dGm9vb9LS0kpVxoYNG5g7dy7r16/Xa8kF2LVrF/369WPw4MG0bNmSRo0aqWNX8pmZmeldg8L4+fkV+p74+PiorZ1PI38ajodbi/OX8xPXHTt24ODgUGD+1iNHjuhNebF3715sbGxwc3N76riEEEIIUTrlmnimp6czYcIETp8+zZo1a1i2bBljx46lQYMGmJmZsWzZMs6dO8fmzZuJiIjQO9bDwwMjIyO2bNnC9evXyczMxMLCgilTpjB58mS++eYbUlJS2Lt3L1999VV5VkPPpEmT+OCDD1i3bh2nT59m6tSpHD58mLFjx5b5uby8vLhw4QJr164lJSWFpUuXsnHjxhIff/z4cYYMGcKUKVNo1qwZV69e5erVq9y8eVMtf9u2bSQmJpKUlMTbb79dYHoiT09P9u3bR2pqKjdu3Ci0hTIsLIzt27cTERHBmTNnWLlyJR9//DETJ058ujfgTx06dKB27doMHTqUI0eOcObMGSZNmsT58+d54YUXANi8eXOBbnaAnJwchg8fzsmTJ/nxxx+ZPXs2o0aNKpDECiGEEKL8leu375AhQ8jKyqJt27a89957jB49mpEjR1KnTh1WrFjBd999h5+fHwsXLiQqKkrv2Pr16xMeHs7UqVNxdnZm1KhRAMycOZOwsDBmzZqFr68vr7zySonGCZaVMWPGEBYWRlhYGP7+/sTFxbF582a9O9rLSr9+/Rg/fjyjRo0iICCAxMREZs6cWeLjDxw4wP3795k3bx4uLi7qa8CAAUDeexkYGEivXr0ICQmhXr166lRM+SZOnIiJiQl+fn7qkIhHBQYGsn79etauXUvz5s2ZNWsWc+fO1buj/Wk888wzxMXFkZmZSdeuXWndujW7d+9m06ZNtGzZEshLPB8dZwrQrVs3vL29CQ4OZuDAgbz44ovMmTOnTOISQghRtKZNm3Lw4MES3WNhKLy8vIiLi8PLS57f/iSMlMIG4wlhQA4dOkTXrl25fv16gXGkTysjIwN7e3vu3Lkjk9ILIUQF02g0pKWllXiM5/ZdiQx59WVeGfM+bqV49GVRz2pf/8MWOrZp9cR1KIpWqyUnJwcPD48iv7+q03dRpdxcJERZ0mq1LFu2rMyTTiGEEIYlPfUcAOuWznui41d9VLBXsba9bSF7iidVoxLP559/nl27dhW6bfr06UyfPr2CIxIAkZGRREZGFrqtU6dO/Pjjj0Ue37ZtW9q2bVseoQkhhDAgoS/0AcDdsxEWFiWbCQcgO/sBly5epL6bG+bmf92tXtveFj8f6VIvSzWqq/3SpUt6dzg/zNHREUdHxwqOSADcvHlTveHpUZaWltSvX7+CI/pLdereEEIIQ1ParnZDI13t1VxlJjDi8STpF0IIURStVlvZIZSL6lqvotSoxFMIIYQQhsPY2BhTU1M0Gk2pH25iKExNTWvUFH+SeAohhBCiSjIxMcHNza3ETx80RMbGxmXysBVDIYmnEEIIIaosExOTGpWYVXc1p21XCCGEEEJUKmnxFEIIIUS1kZubWyFd8zWti7ysSOIphBBCiGohNzeXixcvotFoyv1cpqamuLm5SfJZSpJ4CiGEEKJa0Ol0aDQajI2Ny3XeT61Wi0ajQafTSeJZSpJ4CiGEEKJaqVWrVrlPOF9dp3cqb3JzkRBCCCGEqBDS4imEEEKIainpTAp3MjKAgs9jt7ezw9encSVHWPNI4imEEEKIaifpTArduwQXuc//7dgpyWcFk672GsTT05OYmJjKDkMIIYQod/ktne/MiGTu8rW8M2PBn8sLeGdGpN4+ouJI4imqrPnz5/Pss89iZWWFg4PDY/dLS0vD3NycDPkFIoQQNdr9+/c5ceIEWVlZ6jpXj0Z4+vji6tHwz+WGuHo0KrasrKwsjh07pleWeHqSeIoqKycnh5dffpl//vOfRe63adMmQkJCsLOzq6DIhBBCVEWnT5+mf//+JCcnP3VZycnJ9O7du0zKEn+RxLMKu3fvHkOGDMHGxgYXFxeio6MJCQlh3LhxxR577do1XnzxRSwtLWnYsCGrV68usM+dO3cYOXIkdevWxc7Ojq5du3LkyBF1+5w5cwgICODbb7/F09MTe3t7Xn31Ve7evavu8/333+Pv74+lpSVOTk50796de/fuqdtjY2Px9fXFwsKCpk2b8umnn5a4/uHh4YwfPx5/f/8i99u0aROhoaEcO3YMY2Njbty4AcCtW7cwNjbm5ZdfVvddsGABHTp0KHEMQgghhCg7cnNRFTZp0iR27NjBxo0bqVevHtOnT+fgwYMEBAQUe+ywYcNIT0/n559/xszMjDFjxnDt2jV1u6IovPDCCzg6OrJ161bs7e35/PPP6datG2fOnMHR0RGAlJQUfvjhB7Zs2cKtW7cYOHAgCxcuZP78+Vy5coVBgwbx4Ycf8re//Y27d++ya9cuFEUB4IsvvmD27Nl8/PHHtGrVit9++40RI0ZgbW3N0KFDy+Q9un37Nrt27WLFihW4ubnh5OREQkICL730Ejt37sTJyYmdO3eq+8fHx9O5c+fHlpednU12dra6LN33QghhOPK7xZOTk9H8+dTMnId+p+fLX3cuJRlr88JTobNnzwLw4MGDcoi05pLEs4rKzMzkq6++4ptvvqFHjx4ArFy5Ejc3t2KPPXPmDD/++CN79+6lXbt2AHz11Vf4+vqq++zYsYNjx45x7do1zM3NAYiKiuKHH37g+++/Z+TIkUDeUyBWrFiBra0tAG+88Qbbt29XE0+tVsuAAQPw8PAA0GudjIiIIDo6mgEDBgDQsGFDTp48yeeff15miefWrVvx9/fH3d0dgODgYOLj43nppZeIj49n6NChrFy5kpMnT+Lj40NiYiLjx49/bHkLFiwgPDy8TGITQghRsdLS0gD0egZvXL2Mj3+A3n43rl4GYNKEcRQnPT2dNm3alFWINZ4knlVUSkoKOTk5et3Cjo6ONGnSpNhjk5KSqFWrFq1bt1bXNW3aVO8GnYMHD5KZmYmTk5PesVlZWaSkpKjLnp6eatIJ4OLioractmzZkm7duuHv70+vXr3o2bMnf//736lduzbXr18nPT2d4cOHM2LECPV4rVaLvb19yd+IYuR3s+cLCQlh+fLlACQkJBAREcH58+dJSEjgzp07ZGVl0bFjx8eWN23aNCZMmKAuZ2RkqEmtEEKIqi2/ESQmJgaNLi+xfKaea4H98td9tCgGf7+mhZZ19uxZRo8eLd8BZUwSzyoqv7v6aY41MjJ67D46nQ4XFxfi4+MLbHs4QTU1NdXbZmRkhE6X139hYmLCtm3bSExM5H//+x/Lli1jxowZ7Nu3DysrKyCvuz2/1TVfWT3XVqPREBcXx7Rp09R1ISEhjB07luTkZI4fP06nTp1ISUkhISGB27dvExQUpJdIP8rc3FxtARZCCGFYLC0tAfDy8iI7N2+dWSG/0/PXNWrsVex9BBYWFmUbZA0nNxdVUV5eXpiamrJ371513a1btzhz5kyxx/r6+qLVajlw4IC67vTp09y+fVtdDgwM5OrVq9SqVQsvLy+91zPPPFPiOI2MjOjYsSPh4eH89ttvmJmZsXHjRpydnalfvz7nzp0rUH7Dhg1LXH5RduzYgYODg96Y1+bNm+Pk5MS8efNo2bIldnZ2dO7cmYSEhGLHdwohhBCifEmLZxVlY2PD8OHDmTRpEk5OTjg7OzNjxgyMjYv/W6FJkyb07t2bESNGsHz5cmrVqsW4cePUvwQBunfvTocOHejfvz8ffPABTZo04fLly2zdupX+/fvrddM/zr59+9i+fTs9e/akbt267Nu3j+vXr6tjSefMmcOYMWOws7Pj+eefJzs7mwMHDnDr1i297uzHuXDhAjdv3uTChQvk5uZy+PBhIC8pt7GxYfPmzXrd7JCXCAcHB7Nq1Sp1LGeLFi3Iyclh+/btjB07ttjzCiGEEKJ8SItnFfbRRx8RHBxMaGgo3bt357nnniMoKKhEx8bGxuLu7k7nzp0ZMGCAOm1SPiMjI7Zu3UpwcDBvvfUWPj4+vPrqq6SmpuLs7Fyic9jZ2bFz50769OmDj48P77//PtHR0Tz//PMA/OMf/+DLL79kxYoV+Pv707lzZ1asWFHiFs9Zs2bRqlUrZs+eTWZmJq1ataJVq1ZqS+7mzZvp169fgeO6dOlCbm4uISEhal07deoEwHPPPVeicwshhDA8TZo04YcffsDLy+upy/Ly8iIuLq5MyhJ/MVKeZjChqHAhISEEBATU+EdfHjp0iK5du3L9+vUC41DLUkZGBvb29ty5c0cmqBdCiCpOo9GQlpaGmZkZu/f+yuuv/J23Js7G08eXy2nn+df8aX8+OlPhX/Ons2HTFtq3blXq82i1WnJycvDw8CjX76B81em7SLrahUHSarUsW7asQj7wQgghDE/a+XMAfB2lP0Xev+b/dUOqvYEncYZIEk8DdOzYMWxsbB67PTMzswKjeTKRkZFERkYWuq1Tp078+OOPRR7ftm1b2rZtWx6hCSGEqAZefCFv2JdHw0ZYWFiQnf2ASxcvUt/NDXNzC+zt7PD1aVzJUdY80tVugLKysrh06dJjtxvCeJSbN29y8+bNQrdZWlpSv379Co6ocNWpe0MIIaq7h7vaa9Uqv7Y16Wp/ctLiaYAsLS0NIrksiqOjo/pYTiGEEKIsabVagy6/OpPEUwghhBDVgrGxMaampmg0GnJycsr1XKampiWa4lDok8RTCCGEENWCiYkJbm5u6hP2ypOxsXGZPYmvJpHEUwghhBDVhomJiSSEVZi0EQshhBBCiAohiacQQgghhKgQ0tUuhBBCiCorNze3QsZsVpaaNlZUEk8hhBBCVEm5ublcvHgRjUZT2aGUG1NTU9zc3GpM8imJpxBCCCGqJJ1Oh0ajwdjYuFwnhK8sWq0WjUaDTqeTxFMIIYQQoiqoVatWtUw8gXKfb7SqkZuLhBBCCCHK0JFjJ/jPf7eSlZVV2aFUOZJ4CiGEEEKUkdNnU+jTuyfvjBzB//28o7LDqXLKNPEMCQlh3LhxZVlksVJTUzEyMuLw4cMVet7KNGfOHAICAtTlYcOG0b9//3I9Z3x8PEZGRty+fbtczyOEEEIYsoy7d9Wf7927X4mRVE1VqsVTkpsns2TJElasWFFm5RX2B8Szzz7LlStXsLe3L7PzFOfQoUP06NEDBwcHnJycGDlyJJmZmQX2S0tLw9zcnIyMjAqL7Uncv3+fQ4cOcf++/CISQoia4GJ6unS3P6JKJZ7VSUVO/WBvb4+Dg0O5nsPMzIx69ephZGRUrufJd/nyZbp3746Xlxf79u0jLi6OEydOMGzYsAL7btq0iZCQEOzs7Coktid16tQpgoKCOHXqVGWHIoQQogIsXhRFcnJyZYdRpZR54qnVahk1apTaSvX++++jKAoAq1atonXr1tja2lKvXj1ee+01rl27BuR1mXfp0gWA2rVrY2RkpCYZOp2ODz74AC8vL8zNzWnQoAHz58/XO++5c+fo0qULVlZWtGzZkl9++aVE8a5YsQIHBwd++uknfH19sbGxoXfv3ly5ckXdR6fTMXfuXNzc3DA3NycgIIC4uDh1e353//r16wkJCcHCwoJVq1apXeCRkZE4Ozvj4OBAeHg4Wq2WSZMm4ejoiJubG19//bVeTFOmTMHHxwcrKysaNWrEzJkzi0xkH+5qz4/l0VdISAgAf/zxB4MGDcLNzQ0rKyv8/f1Zs2aNXlkJCQksWbJEPTY1NbXQ1ugNGzbQrFkzzM3N8fT0JDo6Wi8uT09PIiMjeeutt7C1taVBgwYsX768RNdly5YtmJqa8sknn9CkSRPatGnDJ598woYNGwp8iDdt2kRoaCjHjh3D2NiYGzduAHDr1i2MjY15+eWX1X0XLFhAhw4dShSDEEIIIcpWmSeeK1eupFatWuzbt4+lS5eyePFivvzySyBvyoCIiAiOHDnCDz/8wPnz59Xk0t3dnQ0bNgBw+vRprly5wpIlSwCYNm0aH3zwATNnzuTkyZP8+9//xtnZWe+8M2bMYOLEiRw+fBgfHx8GDRqEVqstUcz3798nKiqKb7/9lp07d3LhwgUmTpyobl+yZAnR0dFERUVx9OhRevXqRWhoKGfPntUrZ8qUKYwZM4akpCR69eoFwM8//8zly5fZuXMnixYtYs6cOfTt25fatWuzb98+3nnnHd555x3S09PVcmxtbVmxYgUnT55kyZIlfPHFFyxevLhEdXF3d+fKlSvq67fffsPJyYng4GAAHjx4QFBQEFu2bOH48eOMHDmSN954g3379ql17dChAyNGjFDLcHd3L3CegwcPMnDgQF599VWOHTvGnDlzmDlzZoEu/+joaFq3bs1vv/3Gu+++yz//+c8StfhlZ2djZmaGsfFf/0UtLS0B2L17t7ru9u3b7Nq1i9DQUJo3b46TkxMJCQkA7Ny5EycnJ3bu3KnuHx8fT+fOnUv0XgohhBCibJX5pFju7u4sXrwYIyMjmjRpwrFjx1i8eDEjRozgrbfeUvdr1KgRS5cupW3btmRmZmJjY4OjoyMAdevWVbuO7969y5IlS/j4448ZOnQoAI0bN+a5557TO+/EiRN54YUXAAgPD6dZs2YkJyfTtGnTYmPWaDT861//onHjxgCMGjWKuXPnqtujoqKYMmUKr776KgAffPABO3bsICYmhk8++UTdb9y4cQwYMECvbEdHR5YuXYqxsTFNmjThww8/5P79+0yfPh3IS6oXLlzInj171PLff/999XhPT0/CwsJYt24dkydPLrYuJiYm1KtXD8hLMvv370+HDh2YM2cOAPXr19dLqkePHk1cXBzfffcd7dq1w97eHjMzM6ysrNRyCrNo0SK6devGzJkzAfDx8eHkyZN89NFHet3hffr04d133wXyEvPFixcTHx9f7HXp2rUrEyZM4KOPPmLs2LHcu3dPfc8ebo3eunUr/v7+anIcHBxMfHw8L730EvHx8QwdOpSVK1dy8uRJfHx8SExMZPz48Y89b3Z2NtnZ2epyWY4bzR/nk5SUVGZlCiFEdabVarly5YpBzeOZ8kiv3IMHDyopkqqpzK9i+/bt9cYBdujQgejoaHJzczl69Chz5szh8OHD3Lx5U3326oULF/Dz8yu0vKSkJLKzs+nWrVuR523RooX6s4uLCwDXrl0rUeJpZWWlJp35x+cPAcjIyODy5ct07NhR75iOHTty5MgRvXWtW7cuUHazZs30Wu2cnZ1p3ry5umxiYoKTk5N6PoDvv/+emJgYkpOTyczMRKvVPtH4xeHDh3P37l22bdumxpCbm8vChQtZt24dly5dUhMta2vrUpWdlJREv3799NZ17NiRmJgYcnNz1ScwPHxdjIyMqFevnl5dH6dZs2asXLmSCRMmMG3aNExMTBgzZgzOzs56T3fI72bPFxISonbnJyQkEBERwfnz50lISODOnTtkZWUVuJYPW7BgAeHh4SV7E0opNTUVgMGDB5dL+UIIIaqe9PR02rRpU9lhVBkV9ufDgwcP6NmzJz179mTVqlXUqVOHCxcu0KtXryJn7c/vXi2Oqamp+nN+4puf2Jbm2Pzj88elPlpmPkVRCqwrLHkrrOzC1uXHunfvXl599VXCw8Pp1asX9vb2rF27tsD4yeLMmzePuLg49u/fj62trbo+OjqaxYsXExMTg7+/P9bW1owbN67UT04orP6PvmdQeP1Lel1ee+01XnvtNX7//Xesra0xMjJi0aJFNGzYEMhrqY6Li2PatGnqMSEhIYwdO5bk5GSOHz9Op06dSElJISEhgdu3bxMUFKT3fjxq2rRpTJgwQV3OyMgodKjBk/D09ATyxjr7+vqWSZlCCFGdGWKL54mk04SNH6sul9V3SHVR5ldx7969BZa9vb05deoUN27cYOHChepFOHDggN6+ZmZmQF6rXD5vb28sLS3Zvn07//jHP8o63GLZ2dnh6urK7t271XGSAImJibRt27bMz7dnzx48PDyYMWOGui4tLa1UZWzYsIG5c+fy448/6rXkAuzatYt+/fqprW46nY6zZ8/qJUJmZmZ616Awfn5+emMtIe898fHxKfPnzeaP5/3666+xsLCgR48eAOzYsQMHBwe9OU3zx3nOmzePli1bYmdnR+fOnVmwYAG3bt0qdnynubk55ubmZRp/vvw/onx9fQkMDCyXcwghRHWi0WhwdHTEzMzMYBLPBxr9708LC4tKiqRqKvObi9LT05kwYQKnT59mzZo1LFu2jLFjx9KgQQPMzMxYtmwZ586dY/PmzUREROgd6+HhgZGREVu2bOH69etkZmZiYWHBlClTmDx5Mt988w0pKSns3buXr776qqxDf6xJkybxwQcfsG7dOk6fPs3UqVM5fPgwY8eOLf7gUvLy8uLChQusXbuWlJQUli5dysaNG0t8/PHjxxkyZAhTpkyhWbNmXL16latXr3Lz5k21/G3btpGYmEhSUhJvv/02V69e1SvD09OTffv2kZqayo0bNwptoQwLC2P79u1ERERw5swZVq5cyccff6w3fvRpffzxxxw6dIgzZ87wySefMGrUKBYsWKCO/928ebNeNzvktagGBwezatUq9U7+Fi1akJOTw/bt29V1QgghhKh4ZZ54DhkyhKysLNq2bct7773H6NGjGTlyJHXq1GHFihV89913+Pn5sXDhQqKiovSOrV+/PuHh4UydOhVnZ2dGjRoFwMyZMwkLC2PWrFn4+vryyiuvlGicYFkZM2YMYWFhhIWF4e/vT1xcHJs3b8bb27vMz9WvXz/Gjx/PqFGjCAgIIDExUb2BpyQOHDjA/fv3mTdvHi4uLuor/6anmTNnEhgYSK9evQgJCaFevXoFnno0ceJETExM8PPzU4dEPCowMJD169ezdu1amjdvzqxZs5g7d26h82w+qf3799OjRw/8/f1Zvnw5n3/+OWPGjFG3b968ucA4U4AuXbqQm5urJplGRkZ06tQJoMBNaRWpadOmHDx4sETjjoUQQhi+8RMm4uXlVdlhVClGSmED84So4g4dOkTXrl25fv16gXGkZSkjIwN7e3vu3LlT5SeoF0KI6kaj0ZCWlmZQXe079/zCoIF/ByB68RJe/fPnwmi1WnJycvDw8Cjyu6w6fRfJk4uEQdJqtSxbtqxck04hhBCitFLPnVN/tra2qsRIqibD+PPhKTz//PPs2rWr0G3Tp09X54YUFSsyMpLIyMhCt3Xq1Ikff/yxyOPbtm1bLjd3CSGEEE+j7wvPk5OTg0NtB7p37VLZ4VQ51b6r/dKlS+rE3Y9ydHRUJ60XFevmzZvqDU+PsrS0pH79+hUcUeGqU/eGEEIYGkPsai+NmtjVXv2u4iOqSgIj9EnSL4QQQtQ81T7xFEIIIYRh02q1lR1Cuaiu9SqKJJ5CCCGEqJKMjY0xNTVFo9GU+gl7hsLU1FTv0drVnSSeQgghhKiSTExMcHNzK/Gjlg2RsbFxmT/xryqTxFMIIYQQVZaJiUmNSsyqu5rTtiuEEEIIISqVtHgKIYQQosrKzc2VrvZqRBJPIYQQQlRJubm5XLx4EY1GU9mhlBtTU1Pc3NxqTPIpiacQQgghqiSdTodGo8HY2LjaTiCv0WjQ6XSSeAohhBBCVAW1atWqloknUG2niXqc6nkVhRBCCCEKcSY5hYy7mYVuy37wgIsXL+Lm5oa5hQUAdrY2+Hg1rsgQqzVJPIUQQghRI5xJTqFL5+BSH7cjYackn2VEEk8hhBBC1Aj5LZ0zIqLwaOhVYHva+RTmzwxjRkQ0Hg0bk3Y+mfkzJz62hVSUXrnN4xkSEsK4cePKq/hCpaamYmRkxOHDhyv0vJVpzpw5BAQEqMvDhg2jf//+5XrO+Ph4jIyMuH37drme52lVxHshhBDC8Hg09MLHt1mBl0fDxn9ub/zncsHkVDydKjuBvKEkN1XNkiVLWLFiRZmVV9gfEM8++yxXrlzB3t6+zM5TnEOHDtGjRw8cHBxwcnJi5MiRZGYW/As0LS0Nc3NzMjIyKiw2IYQQpXP//n0OHTrE/fv3KzuUUsvKyuLYsWNkZWVVdigGqcomntVJRc4/Zm9vj4ODQ7mew8zMjHr16mFkZFSu58l3+fJlunfvjpeXF/v27SMuLo4TJ04wbNiwAvtu2rSJkJAQ7OzsKiQ2IYQQpXfq1CmCgoI4depUZYdSasnJyfTu3Zvk5OTKDsUglWviqdVqGTVqlNpK9f7776MoCgCrVq2idevW2NraUq9ePV577TWuXbsG5HWZd+nSBYDatWtjZGSkJhk6nY4PPvgALy8vzM3NadCgAfPnz9c777lz5+jSpQtWVla0bNmSX375pUTxrlixAgcHB3766Sd8fX2xsbGhd+/eXLlyRd1Hp9Mxd+7cvDvezM0JCAggLi5O3Z7f3b9+/XpCQkKwsLBg1apVardvZGQkzs7OODg4EB4ejlarZdKkSTg6OuLm5sbXX3+tF9OUKVPw8fHBysqKRo0aMXPmzCIT2Ye7l/NjefQVEhICwB9//MGgQYNwc3PDysoKf39/1qxZo1dWQkICS5YsUY9NTU0ttDV6w4YNNGvWDHNzczw9PYmOjtaLy9PTk8jISN566y1sbW1p0KABy5cvL9F12bJlC6ampnzyySc0adKENm3a8Mknn7Bhw4YCH/xNmzYRGhqqty48PJy6detiZ2fH22+/XeOmrhBCCCGqinK9uWjlypUMHz6cffv2ceDAAUaOHImHhwcjRowgJyeHiIgImjRpwrVr1xg/fjzDhg1j69atuLu7s2HDBl566SVOnz6NnZ0dlpaWAEybNo0vvviCxYsX89xzz3HlypUCfzHNmDGDqKgovL29mTFjBoMGDSI5OblEc4Ddv3+fqKgovv32W4yNjRk8eDATJ05k9erVQF5XdnR0NJ9//jmtWrXi66+/JjQ0lBMnTuDt7a2WM2XKFKKjo4mNjcXc3JyEhAR+/vln3Nzc2LlzJ3v27GH48OH88ssvBAcHs2/fPtatW8c777xDjx49cHd3B8DW1pYVK1bg6urKsWPHGDFiBLa2tkyePLnYuri7u+slzVevXqV79+4EB+fd0ffgwQOCgoKYMmUKdnZ2/Pe//+WNN96gUaNGtGvXjiVLlnDmzBmaN2/O3LlzAahTpw6pqal65zl48CADBw5kzpw5vPLKKyQmJvLuu+/i5OSk1yoZHR1NREQE06dP5/vvv+ef//wnwcHBNG3atMh6ZGdnY2ZmhrHxX38n5f9/2L17N15eeWNwbt++za5du/SGGmzfvh0LCwt27NhBamoqb775Js8880yBP1YePld2dra6LF32QghR9vK7qZOSkorcT6vVcuXKlTKbxzPlz8aKh3/PFyV/v5TkZMxr5X0HnT17Fsj7DhVPQCknnTt3Vnx9fRWdTqeumzJliuLr61vo/vv371cA5e7du4qiKMqOHTsUQLl165a6T0ZGhmJubq588cUXhZZx/vx5BVC+/PJLdd2JEycUQElKSio25tjYWAVQkpOT1XWffPKJ4uzsrC67uroq8+fP1zuuTZs2yrvvvqsXQ0xMjN4+Q4cOVTw8PJTc3Fx1XZMmTZROnTqpy1qtVrG2tlbWrFnz2Bg//PBDJSgoSF2ePXu20rJlS73z9OvXr8BxWVlZSrt27ZS+ffvqxfCoPn36KGFhYepy586dlbFjx+rt8+i1ee2115QePXro7TNp0iTFz89PXfbw8FAGDx6sLut0OqVu3brKZ5999thY8h0/flypVauW8uGHHyrZ2dnKzZs3lQEDBiiAEhkZqe63evVqJTAwUF0eOnSo4ujoqNy7d09d99lnnyk2NjaPfQ9mz56tAAVed+7cKTZOIYQQJbNq1apCf9dW1GtGRLQSf/BsgdfyVT8ogLJ81Q9K/MGzyoyI6MeWsWzZMuXSpUtP9UpLS1POnj2r5OTkFPl+3blzp9p8F5Vri2f79u31xgF26NCB6OhocnNzOXr0KHPmzOHw4cPcvHkTnU4HwIULF/Dz8yu0vKSkJLKzs+nWrVuR523RooX6s4uLCwDXrl0rtmUNwMrKisaN/5qry8XFRR0CkJGRweXLl+nYsaPeMR07duTIkSN661q3bl2g7GbNmum12jk7O9O8eXN12cTEBCcnJ/V8AN9//z0xMTEkJyeTmZmJVqt9ovGLw4cP5+7du2zbtk2NITc3l4ULF7Ju3TouXbqktvZZW1uXquykpCT69eunt65jx47ExMSQm5urPgbs4etiZGREvXr19Or6OM2aNWPlypVMmDCBadOmYWJiwpgxY3B2dtZ7xFhh3ewtW7bEyspKXe7QoQOZmZmkp6fj4eFR4FzTpk1jwoQJ6nJGRoba+iyEEKJseHp6AnnD7nx9fR+7X1m3eJ48dYYJ48ZQz9WtRPvn77coZil+TX2AvBbP0aNHy3fDE6qUeTwfPHhAz5496dmzJ6tWraJOnTpcuHCBXr16FTn+Lr97tTimpqbqz/mJb35iW5pj849X/hyX+miZ+RRFKbCusOStsLILW5cf6969e3n11VcJDw+nV69e2Nvbs3bt2gLjJ4szb9484uLi2L9/P7a2tur66OhoFi9eTExMDP7+/lhbWzNu3LhSj4EsrP6PvmdQeP1Lel1ee+01XnvtNX7//Xesra0xMjJi0aJFNGzYEMi7gSsuLo5p06aVqLzH3Rhlbm6Oubl5icoQQgjxZPK/z319fQkMDHzsfhqNBkdHR8zMzMok8czW5n3nlPT3fP5+jb288Pf319tm8eeTjUTplOvNRXv37i2w7O3tzalTp7hx4wYLFy6kU6dONG3atEDLl5mZGZDXKpfP29sbS0tLtm/fXp5hP5adnR2urq7s3r1bb31iYmKRf7E9qT179uDh4cGMGTNo3bo13t7epKWllaqMDRs2MHfuXNavX6/Xkguwa9cu+vXrx+DBg2nZsiWNGjVSx67kMzMz07sGhfHz8yv0PfHx8dFrkSwLzs7O2NjYsG7dOiwsLOjRowcAO3bswMHBQW9OU4AjR47oTXmxd+9ebGxscHMr2V+7QgghhCg75drimZ6ezoQJE3j77bc5dOgQy5YtIzo6mgYNGmBmZsayZct45513OH78OBEREXrHenh4YGRkxJYtW+jTpw+WlpbY2NgwZcoUJk+ejJmZGR07duT69eucOHGC4cOHl2dVVJMmTWL27Nk0btyYgIAAYmNjOXz4sHrzUVny8vLiwoULrF27ljZt2vDf//6XjRs3lvj448ePM2TIEKZMmUKzZs24evUqkJdMOjo64uXlxYYNG0hMTKR27dosWrSIq1ev6iXRnp6e7Nu3j9TUVGxsbHB0dCxwnrCwMNq0aUNERASvvPIKv/zyCx9//DGffvrp078Jf/r444959tlnsbGxYdu2bUyaNImFCxeqU0dt3ry5QDc7QE5ODsOHD+f9998nLS2N2bNnM2rUKL0hD0IIISpW06ZNOXjwYImGwFU1Xl5exMXFqTe2itIp12/fIUOGkJWVRdu2bXnvvfcYPXo0I0eOpE6dOqxYsYLvvvsOPz8/Fi5cSFRUlN6x9evXJzw8nKlTp+Ls7MyoUaMAmDlzJmFhYcyaNQtfX19eeeWVEo0TLCtjxowhLCyMsLAw/P39iYuLY/PmzXp3tJeVfv36MX78eEaNGkVAQACJiYnMnDmzxMcfOHCA+/fvM2/ePFxcXNTXgAEDgLz3MjAwkF69ehESEkK9evUKPOln4sSJmJiY4Ofnpw6JeFRgYCDr169n7dq1NG/enFmzZjF37txC59l8Uvv376dHjx74+/uzfPlyPv/8c8aMGaNu37x5c4FxpgDdunXD29ub4OBgBg4cyIsvvsicOXPKLC4hhBClZ2VlRWBgoN4YfENhaWmJv79/iYf/CX1GSmGD8YQwIIcOHaJr165cv369wDjSp5WRkYG9vT137tyRSemFEKKCaTQa0tLSymyM5+7Evbzy8ktMfH8+Pk2bFdj+uGe1b9qyldatWj71+R+l1WrJycnBw8OjyO+v6vRdVCk3FwlRlrRaLcuWLSvzpFMIIUT1cv5cCgBR82YUud/8mWF6y3a2NuUWU01ToxLP559/nl27dhW6bfr06UyfPr2CIxIAkZGRREZGFrqtU6dO/Pjjj0Ue37ZtW9q2bVseoQkhhKhGXujzPAANGzXGopCu8uwHD7h48WLe0wn/vGvdztYGH6/GBfYVT6ZGdbVfunRJ7w7nhzk6OhZ644wofzdv3uTmzZuFbrO0tKR+/foVHNFfqlP3hhBCGJqy7mqvaqSrvZqrzARGPJ4k/UIIIYqi1WorO4RyUV3rVZQalXgKIYQQwnAYGxtjamqKRqMp9cNNDIWpqWmNmuJPEk8hhBBCVEkmJia4ubmV+Cl3hsjY2LjMH7ZSlUniKYQQQogqy8TEpEYlZtVdzWnbFUIIIYQQlUpaPIUQQghRZeXm5kpXezUiiacQQgghqqTc3FwuXryIRqOp7FDKjampKW5ubjUm+ZTEUwghhBBVkk6nQ6PRYGxsXG3n8dRoNOh0Okk8hRBCCCGqglq1alXLxBOottNEPU71vIpCCCGEEGXsbEoKN679wcWLF2nq1wT/Zs0qOySDI4mnEEIIIUQxzqakEBIcrLcufudOvBvLc9xLQ6ZTEkIIIYQoRmbGPQDeHj2hwDpRcpJ41jAhISGMGzeussMQQgghDJJrfffKDsGgSeIpqqy3336bxo0bY2lpSZ06dejXrx+nTp0qsF9WVhZWVlaFbhNCCCFKIysri2PHjpGVlVUu+9d0kniKKisoKIjY2FiSkpL46aefUBSFnj17kpubq7fftm3bcHd3p2nTppUUqRBCiOoiOTmZ3r17k5ycXC7713SSeFZj9+7dY8iQIdjY2ODi4kJ0dLTe9pycHCZPnkz9+vWxtramXbt2xMfHq9tXrFiBg4MDP/30E76+vtjY2NC7d2+uXLmi7hMfH0/btm2xtrbGwcGBjh07kpaWpm7/z3/+Q1BQEBYWFjRq1Ijw8HC0Wm2J4h85ciTBwcF4enoSGBjIvHnzSE9PJzU1VW+/TZs2ERoayp07dzAxMeHgwYMAKIqCo6Mjbdq0Ufdds2YNLi4uJX0LhRBCCFGG5K72amzSpEns2LGDjRs3Uq9ePaZPn87BgwcJCAgA4M033yQ1NZW1a9fi6urKxo0b6d27N8eOHcPb2xuA+/fvExUVxbfffouxsTGDBw9m4sSJrF69Gq1WS//+/RkxYgRr1qwhJyeH/fv3Y2RkBMBPP/3E4MGDWbp0KZ06dSIlJYWRI0cCMHv27FLV5d69e8TGxtKwYUPc3f8aX6PT6diyZQsbNmzA3t6egIAA4uPjCQoK4ujRowAcPXqUjIwM7OzsiI+Pp3Pnzo89T3Z2NtnZ2epyRkZGqeIUQghh2B48eADA2bNn9dbnt2jmaHL01uXP+55/nCiaJJ7VVGZmJl999RXffPMNPXr0AGDlypW4ubkBkJKSwpo1a7h48SKurq4ATJw4kbi4OGJjY4mMjARAo9Hwr3/9i8Z/ThcxatQo5s6dC+QlZXfu3KFv377qdl9fXzWG+fPnM3XqVIYOHQpAo0aNiIiIYPLkySVOPD/99FMmT57MvXv3aNq0Kdu2bcPMzEzdvnfvXnQ6Hc8++yyQd/NUfHw8YWFhxMfH061bN86dO8fu3bvp06cP8fHxjB8//rHnW7BgAeHh4SWKTQghRPWTnp4OwOjRowvdfuPa7+rP48b9tU96erpeD5sonCSe1VRKSgo5OTl06NBBXefo6EiTJk0AOHToEIqi4OPjo3dcdnY2Tk5O6rKVlZWaVAK4uLhw7do1tbxhw4bRq1cvevToQffu3Rk4cKDalX3w4EF+/fVX5s+frx6fm5vLgwcPuH//PlZWVsXW4/XXX6dHjx5cuXKFqKgoBg4cyJ49e7CwsADyutn79u2LsXHeqJGQkBC++uordDodCQkJdOvWjQYNGpCQkEBgYCBnzpwpssVz2rRpTJjw11QZGRkZei2sQgghqrf83/nLli1Te/8ATp06y7hxo3mmrrO6LiZmGSYmeUmqfFeUjCSe1ZSiKEVuz38u7MGDBws8H9bGxkb92dTUVG+bkZGRXtmxsbGMGTOGuLg41q1bx/vvv8+2bdto3749Op2O8PBwBgwYUOD8+Yljcezt7bG3t8fb25v27dtTu3ZtNm7cyKBBgwDYvHkzCxYsUPcPDg7m7t27HDp0iF27dhEREYG7uzuRkZEEBARQt25dvVbZR5mbm2Nubl6i2IQQQlQ/+d9P3t7e+Pv7q+u12rzvPjPTv3rdvLy8qFXLSO84UTRJPKspLy8vTE1N2bt3Lw0aNADg1q1baotfq1atyM3N5dq1a3Tq1OmpztWqVStatWrFtGnT6NChA//+979p3749gYGBnD59Gi8vr7KoEpCXUOePwTx79iypqan07NlT3Z4/zvPjjz/GyMgIPz8/XF1d+e2339iyZUuRrZ1CCCGEKF+SeFZTNjY2DB8+nEmTJuHk5ISzszMzZsxQu6R9fHx4/fXXGTJkCNHR0bRq1YobN27w888/4+/vT58+fYo9x/nz51m+fDmhoaG4urpy+vRpzpw5w5AhQwCYNWsWffv2xd3dnZdffhljY2OOHj3KsWPHmDdvXpFlnzt3jnXr1tGzZ0/q1KnDpUuX+OCDD7C0tFRj27RpE927dy/QZR8SEsKSJUv429/+hpGREbVr18bPz49169axdOnSJ3k7hRBCCFEGZDqlauyjjz4iODiY0NBQunfvznPPPUdQUJC6PTY2liFDhhAWFkaTJk0IDQ1l3759JR6nkj9p+0svvYSPjw8jR45k1KhRvP322wD06tWLLVu2sG3bNtq0aUP79u1ZtGgRHh4exZZtYWHBrl276NOnD15eXgwcOBBra2sSExOpW7cukJd49uvXr8CxXbp0ITc3l5CQEHVd586dyc3NlRZPIYQQRfLy8iIuLq7EvXWl3b+mM1KKGwwoRBV048YNXFxcSE9Pp169euV2noyMDOzt7blz5w52dnbldh4hhBAFaTQa0tLSMDMzo1atyu2kTfxlHy//fQBvjRzF18s/BmDLlh9p1arFE5ep1WrJycnBw8OjwD0VD6tO30XS4ikM0s2bN1m0aFG5Jp1CCCFEvpRzefN45iedADZ21pUVjsGSMZ6iUqxevVrtkn+Uh4cHJ06cKPJ4Hx+fAlNBCSGEEOXlheefB8Ctvjs3rt+gqV8TvB+ablCUjCSeolKEhobSrl27QrcV1d0ghBBCVAZHR0feeP31yg7D4EniKSqFra0ttra2lR2GEEIIA6DVais7hHJRXetVFEk8hRBCCFElGRsbY2pqikajIScnp/gDDJCpqak61WFNIImnEEIIIaokExMT3Nzc0Ol0lR1KuTE2Ni7wBMHqTBJPIYQQQlRZJiYmNSoxq+5qTtuuEEIIIYSoVJJ4CiGEEEKICiFd7UIIIYSosnJzc2WMZzUiiacQQgghqqTc3FwuXryIRqOp7FDKjampKW5ubjUm+ZTEUwghhBBVkk6nQ6PRYGxsXOnPai8PWq0WjUaDTqeTxFMIIYQQoiqoVatWtUw8gWo7P+njVM+rKIQQQgjxBE6cOMHJU6fxa9qEZs2aVXY41Y4knkIIIYQQQEpKCj179lSXd+7cSePGjSsxoupHplOqwUJCQhg3blxlh1Fu5syZQ0BAQGWHIYQQwkBkZN4rclk8PUk8hUF4++23ady4MZaWltSpU4d+/fpx6tSpAvtlZWVhZWVV6DYhhBAiKyuLY8eOkZWVVey+Dx48qICIahZJPIVBCAoKIjY2lqSkJH766ScURaFnz57k5ubq7bdt2zbc3d1p2rRpJUUqhBCiKktOTqZ3794kJycXu+/FixcrIKKaRRLPGuLevXsMGTIEGxsbXFxciI6O1tuek5PD5MmTqV+/PtbW1rRr1474+Hh1+4oVK3BwcOCnn37C19cXGxsbevfuzZUrV9R94uPjadu2LdbW1jg4ONCxY0fS0tLU7f/5z38ICgrCwsKCRo0aER4ejlarLVH8I0eOJDg4GE9PTwIDA5k3bx7p6emkpqbq7bdp0yZCQ0P11n3++ee4u7tjZWXFyy+/zO3bt0v2pgkhhBCiTMnNRTXEpEmT2LFjBxs3bqRevXpMnz6dgwcPqmMg33zzTVJTU1m7di2urq5s3LiR3r17c+zYMby9vQG4f/8+UVFRfPvttxgbGzN48GAmTpzI6tWr0Wq19O/fnxEjRrBmzRpycnLYv38/RkZGAPz0008MHjyYpUuX0qlTJ1JSUhg5ciQAs2fPLlVd7t27R2xsLA0bNsTd3V1dr9Pp2LJlCxs2bFDXJScns379ev7zn/+QkZHB8OHDee+991i9enWhZWdnZ5Odna0uZ2RklCo2IYQQVVt+9/nZs2cLbCtJK6h4OpJ41gCZmZl89dVXfPPNN/To0QOAlStX4ubmBuTdxbdmzRouXryIq6srABMnTiQuLo7Y2FgiIyMB0Gg0/Otf/1Lv8Bs1ahRz584F8hK0O3fu0LdvX3W7r6+vGsP8+fOZOnUqQ4cOBaBRo0ZEREQwefLkEieen376KZMnT+bevXs0bdqUbdu2YWZmpm7fu3cvOp2OZ599Vl334MEDvbouW7aMF154gejoaOrVq1fgHAsWLCA8PLxE8QghhDA86enpAIwePbqSI6mZJPGsAVJSUsjJyaFDhw7qOkdHR5o0aQLAoUOHUBQFHx8fveOys7NxcnJSl62srPSmlXBxceHatWtqecOGDaNXr1706NGD7t27M3DgQFxcXAA4ePAgv/76K/Pnz1ePz83N5cGDB9y/fx8rK6ti6/H666/To0cPrly5QlRUFAMHDmTPnj1YWFgAed3sffv2xdj4rxEkDRo0UJNOgA4dOqDT6Th9+nShiee0adOYMGGCupyRkaHXqiqEEMKw5f9OX7Zsmdqjl+/UmbOMGyMJaXmSxLMGUBSlyO35j+o6ePBggUd22djYqD+bmprqbTMyMtIrOzY2ljFjxhAXF8e6det4//332bZtG+3bt0en0xEeHs6AAQMKnD8/cSyOvb099vb2eHt70759e2rXrs3GjRsZNGgQAJs3b2bBggVFlpHf9Z//76PMzc0xNzcvUTxCCCEMT/53jre3N/7+/nrbtLqivy/F05PEswbw8vLC1NSUvXv30qBBAwBu3brFmTNn6Ny5M61atSI3N5dr167RqVOnpzpXq1ataNWqFdOmTaNDhw78+9//pn379gQGBnL69Gm8vLzKokpAXkKdPx7z7NmzpKam6k38C3DhwgUuX76sDiH45ZdfMDY2LtC6K4QQQojyJ4lnDWBjY8Pw4cOZNGkSTk5OODs7M2PGDLVL2sfHh9dff50hQ4YQHR1Nq1atuHHjBj///DP+/v706dOn2HOcP3+e5cuXExoaiqurK6dPn+bMmTMMGTIEgFmzZtG3b1/c3d15+eWXMTY25ujRoxw7dox58+YVWfa5c+dYt24dPXv2pE6dOly6dIkPPvgAS0tLNbZNmzbRvXv3Al32FhYWDB06lKioKDIyMhgzZgwDBw4stJtdCCGEEOVLEs8a4qOPPiIzM5PQ0FBsbW0JCwvjzp076vbY2FjmzZtHWFgYly5dwsnJiQ4dOpQo6QTUSdtXrlzJH3/8gYuLC6NGjeLtt98GoFevXmzZsoW5c+fy4YcfYmpqStOmTfnHP/5RbNkWFhbs2rWLmJgYbt26hbOzM8HBwSQmJlK3bl0gL/HMv3HpYV5eXgwYMIA+ffpw8+ZN+vTpw6efflqiOgkhhKh+vLy8iIuLK1EP3MP3CIiyYaQUNwBQiCruxo0buLi4kJ6eXuYtmRkZGdjb23Pnzh3s7OzKtGwhhBBF02g0pKWlYWZmRq1a5d9W9sveffz9pb/uRdiy9UdatWxRbufTarXk5OTg4eFR4D6Kh1Wn7yKZQF4YvJs3b7Jo0SLpPhdCCPFUzqXoz+NpZ2NdSZFUX9LVLird6tWr1S75R3l4eHDixIkij/fx8ZGbhYQQQjy1559/npycHMzMzQlo2VJvCkFRNiTxFJUuNDSUdu3aFbqtqK4HIYQQoiw5Ojry5ptvVnYY1ZoknqLS2draYmtrW9lhCCGEqKK0Wm1lh1Auqmu9iiKJpxBCCCGqJGNjY0xNTdFoNOTk5FR2OOXC1NRU74l71Z0knkIIIYSokkxMTHBzc0On01V2KOXG2Ni4wFMDqzNJPIUoQv5sYxkZGZUciRBCiJoq/zuoOsyAKYmnEEW4e/cuAO7u7pUciRBCiJru7t272NvbV3YYT0UmkBeiCDqdjsuXL2Nra4uRkVFlh1MqGRkZuLu7k56ebpATDht6/CB1qAoMPX4w/DoYevxQ+XVQFIW7d+/i6upq8ONBpcVTiCIYGxsb/CPT7OzsDPaXPRh+/CB1qAoMPX4w/DoYevxQuXUw9JbOfIadNgshhBBCCIMhiacQQgghhKgQkngKUU2Zm5sze/ZszM3NKzuUJ2Lo8YPUoSow9PjB8Otg6PFD9ahDVSE3FwkhhBBCiAohLZ5CCCGEEKJCSOIphBBCCCEqhCSeQgghhBCiQkjiKYQQQgghKoQknkLUIFFRUTRr1ozmzZuzatUqANLT0wkJCcHPz48WLVrw3XffVXKUhTt9+jQBAQHqy9LSkh9++AEovF5V1fnz5+nSpQt+fn74+/tz7969ItdXNbVq1VKvwT/+8Q8g7zF+bdq0ISAgAH9/f7744otKjrJ49+/fx8PDg4kTJ6rrtmzZQpMmTfD29ubLL7+sxOge73Gf16I+H1XR3/72N2rXrs3f//73AtsKuzZVXVH1EY9QhBA1wtGjR5VWrVopWVlZSlZWlvLss88qt27dUi5fvqz89ttviqIoyu+//67Ur19fyczMrNxgi3H37l3FyclJyczMfGy9qqrg4GBl586diqIoyh9//KFoNJoi11c1Tk5OBdZptVrl3r17iqIoyr1795SGDRsqN27cqOjQSmX69OnKyy+/rISFhSmKoigajUbx9vZWLl68qGRkZCheXl7KH3/8UclRFlSSz+vDn4+q6ueff1Y2b96svPTSSwW2PXptDEFR9RH6pMVTiBoiKSmJZ599FgsLCywsLAgICCAuLg4XFxcCAgIAqFu3Lo6Ojty8ebNygy3G5s2b6datG9bW1o+tV1V04sQJTE1N6dSpEwCOjo7UqlXrsesNhYmJCVZWVgA8ePCA3NxclCo8U9/Zs2c5deoUffr0Udft37+fZs2aUb9+fWxtbenTpw8//fRTJUZZuJJ8Xh/+fFRVXbp0wdbWtsD6wq6NIXhcfURBkngKYSAWLFhAmzZtsLW1pW7duvTv35/Tp0+X+PjmzZuzY8cObt++ze3bt/n555+5dOmS3j4HDhxAp9Ph7u5e1uE/dfwPW79+Pa+88gpQsnqVlaetw9mzZ7GxsSE0NJTAwEAiIyOLXF/V4gfIyMggKCiI5557joSEBHX97du3admyJW5ubkyePJlnnnmmrMMHyqYOEydOZMGCBXrrLl++TP369dVlNze3cvl/VJafg8d9Xh/+fJSHsqzDowq7NuWtPOsjCjKcP6mFqOESEhJ47733aNOmDVqtlhkzZtCzZ09OnjyJtbU1QUFBZGdnFzjuf//7H66urvj5+TFmzBi6du2Kvb09bdq00WtV++OPPxgyZEi5jW172vjzZWRksGfPHtauXQtQbL2qUh00Gg27du3i8OHD1K1bl969e9OmTZvHru/Ro0eVih8gNTUVV1dXjh8/zgsvvMCxY8ews7PDwcGBI0eO8PvvvzNgwAD+/ve/4+zsXKbxl0UdNm3ahI+PDz4+PiQmJqrbC2uhNTIyqnLx53vc5/XRz0d5KKs6POpx16a8lVd9xGNUdl+/EOLJXLt2TQGUhISEJzp++PDhypYtWxRFUZQHDx4onTp1Ur755puyDLFITxr/N998o7z++uuP3f5wvcpbaeuQmJio9OrVS13+8MMPlQ8//PCx68vb0/4f6t27t/Lrr78WWP/OO+8o69evf9rwSqS0dZg6dari5uameHh4KE5OToqdnZ0SHh6u7NmzR+nfv7+635gxY5TVq1eXV9iqJ7kGRX1ei/t8lIcn/X+0Y8cOvTGRj7s2Fa2s6iMKJ13tQhioO3fuAHnjAUvq2rVrQN4dsPv376dXr14oisKwYcPo2rUrb7zxRrnEWpgniR8K70YsrF4VobR1aNOmDb///ju3bt1Cp9Oxc+dOfH19H7u+vJU2/lu3bqktPxcvXuTkyZM0atSI33//nYyMDCCvxW3nzp00adKkfIJ+RGnrsGDBAtLT00lNTSUqKooRI0Ywa9Ys2rZty/Hjx7l06RJ3795l69atFfL/qLTxF/d5Le9u9sI86Wf5UY+7NhWtrOojHqOyM18hROnpdDrlxRdfVJ577rlSHdehQwfF19dXad26tXLgwAFFURRl165dipGRkdKyZUv1dfTo0fIIW/Wk8d++fVupW7eukp2drbe+sHqVtyetw9atW5XmzZsrzZo1U8aPH1/s+vLyJPHv2bNHad68udKiRQulZcuWysaNGxVFUZQDBw4oLVu2VFq0aKH4+/srn376aTlFre9Jr0G+2NhYvTunN23apHh7eyuNGzdWPv/887IK87GeJP6iPq+P+3yUpye9Bj179lSeeeYZxdLSUqlfv76yf/9+ve2PXpuKUl71EX8xUpQqfOuhEKJQ7733Hv/973/ZvXs3bm5ulR1OqRl6/GD4dTD0+MHw62Do8UP1qMPDqlt9qiK5uUgIAzN69Gg2b97Mzp07DfIXo6HHD4ZfB0OPHwy/DoYeP1SPOjysutWnyqrsJlchRMnodDrlvffeU1xdXZUzZ85UdjilZujxK4rh18HQ41cUw6+DocevKNWjDg+rbvWp6qTFUwgD8d577/Hvf/+bTZs2YWtry9WrVwGwt7fH0tKykqMrnqHHD4ZfB0OPHwy/DoYeP1SPOjysutWnqpMxnkIYiMfNKRgbG8uwYcMqNpgnYOjxg+HXwdDjB8Ovg6HHD9WjDg+rbvWp6iTxFEIIIYQQFULm8RRCCCGEEBVCEk8hhBBCCFEhJPEUQgghhBAVQhJPIYQQQghRISTxFEIIIYQQFUISTyGEEEIIUSEk8RRCCCGEEBVCEk8hhBBCCFEhJPEUQgghhBAVQhJPIYQQQghRISTxFEIIIYQQFUISTyGEEEIIUSEk8RRCCFHmrl+/Tr169YiMjFTX7du3DzMzM/73v/9VYmRCiMpkpCiKUtlBCCGEqH62bt1K//79SUxMpGnTprRq1YoXXniBmJiYyg5NCFFJJPEUQghRbt577z3+7//+jzZt2nDkyBF+/fVXLCwsKjssIUQlkcRTCCFEucnKyqJ58+akp6dz4MABWrRoUdkhCSEqkYzxFEIIUW7OnTvH5cuX0el0pKWlVXY4QohKJi2eQgghykVOTg5t27YlICCApk2bsmjRIo4dO4azs3NlhyaEqCSSeAohhCgXkyZN4vvvv+fIkSPY2NjQpUsXbG1t2bJlS2WHJoSoJNLVLoQQoszFx8cTExPDt99+i52dHcbGxnz77bfs3r2bzz77rLLDE0JUEmnxFEIIIYQQFUJaPIUQQgghRIWQxFMIIYQQQlQISTyFEEIIIUSFkMRTCCGEEEJUCEk8hRBCCCFEhZDEUwghhBBCVAhJPIUQQgghRIWQxFMIIYQQQlQISTyFEEIIIUSFkMRTCCGEEEJUCEk8hRBCCCFEhZDEUwghhBBCVIj/B6HaJDMRKNkxAAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "hls4ml.model.profiling.numerical(model=qmodel_sequencial, hls_model=q_hls_model_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA30AAAjcCAIAAAB4rxFfAAAABmJLR0QA/wD/AP+gvaeTAAAgAElEQVR4nOzdd1wU1/ow8DOwyzZgAQVBmvQiKhqNCtiCelUURUGw9xJUQFBRUaMoKEqAgOUmFtSoWMCriYUYxYaKJWDDEkBpakCkswu7wLx/nN+du+8uLLuUpfh8//DDtDNnZlZ4ds45zyFIkkQAAAAAAAC0MaX2rgAAAAAAAPgqQNwJAAAAAAAUAeJOAAAAAACgCBB3AgAAAAAARaC1dwW+Lh4eHu1dBQAAAAD8j7+//9ChQ9u7Fl8LeN+pUPHx8fn5+e1dCwCkyc/Pj4+Pb+9agFaTkpKSkpLS3rUAoIOKj4/Py8tr71p8ReB9p6KtXr16+vTp7V0LABp19uxZT0/Pc+fOtXdFQOvAzSzwQAFoEEEQ7V2Frwu87wQAAAAAAIoAcScAAAAAAFAEiDsBAAAAAIAiQNwJAAAAAAAUAeJOAAAAAACgCBB3AgA6jStXrnC53N9//729K4Lq6+vd3NyMjIyYTKa+vv7kyZOfP3/e3pUCAICODuJOAECnQZJke1fh/9TX19+9e/fUqVPFxcXJycl8Pn/48OEfP35s73oBAECHBnEnAKDTcHFxKSsrmzRpUhuVz+fzHRwcZNx56NChTk5ObDbbxMQkJCSkrKzs6NGjbVQxAADoGiDuBACA/3P48OHCwkJZ9qTRaKLN/aampgihrKystqoZAAB0CRB3AgA6h+TkZCMjI4Ig9u7dixDav38/h8Nhs9kXL14cP368urq6gYFBXFwcQig6OprJZOro6CxfvlxPT4/JZDo4ODx8+BAh5OPjo6Kioquri8tcsWIFh8MhCKKoqMjPzy8gICArK4sgCHNzc4RQYmKiurp6SEhIk3Xj8/kIIXV19ba7fAAA6AIg7gQAdA5OTk7379+nFr29vVevXs3n89XU1M6cOZOVlWVqarpkyRKhUOjj4zN//nwej+fr65udnZ2amlpbWztmzJi8vLzo6GjRiWr37du3bds2/HNUVNSkSZPMzMxIkszMzEQI1dXVIYTq6+ubrNujR49wDVv3kgEAoIuBuBMA0Lk5ODioq6tra2t7eXlVVVXl5ubi9TQazcbGhsFg2Nra7t+/v6KiIjY2Vq6SXVxcysvLN2/eLGWfgoKC06dP+/r6Dh061NXVtfmXAQAAXwGIOzuWa9euGRsbKykpEQRBEASXy122bFl7VwqAzkFFRQUhJBQKJTcNHDiQzWa/efOm1U86dOhQX1/fKVOmXL16lU6nt3r5AADQlUDc2bGMHTs2JyeHGlH78OHDn3/+ua1Pum7dOoIgsrOz2/pEALQjBoPx+fPnVi9WR0cnKSkpJiaGy+W2euEAANDFQNz5tcvPz4+JiWnvWgDQtoRCYWlpqYGBQauXrK2traGh0erFAgBAlwRxZydw6NAhFRUVgiDYbPadO3c8PDy6devWrVu3TZs2IYRmz56N2+VNTU2nTZumpaXFYDD69++Pk7wsWbIEN9lbW1sjhFJSUlRVVfGaJ0+eBAcH29nZVVdXI4RMTEyYTGb7XikAbeTWrVskSQ4ZMgQhRKPRGmyLb57ff/9dX1+/tUoDAICuDeLOTmDx4sV4BC6fz2exWEePHv3Xv/5VXFwcEhLy6NGjEydODBgwACFUWVkZGhqam5s7a9asp0+furm5paWlHTx40MrKiipqyJAh69evpxa3bNmyePFi/PP79+9xAApA11BfX19SUlJbW/v8+XM/Pz8jI6P58+cjhMzNzYuLiy9cuCAUCj9//pyTk0MdoqWl9fHjx+zs7IqKCqFQePXqVel5lDIzM3v06OHp6amAywEAgC4A4s5OxsbGhsPhUH/nXr58SW1is9lWVlaqqqr4PWhdXd2RI0fap5YAtIG9e/cOGjQIIRQYGDh58uT9+/dHRkYihPr27fvu3buDBw8GBAQghMaNG5eRkYEQqq6u7tOnD4vFGjZsmKWl5c2bNxkMBkLI29t71KhRM2bMsLKy2r59O4vFQggNHTo0Ly/v+++/19HRsbW1nTBhQnFxcZNV6jjzdgIAQKdAa+8KgObAfz4RQgKBQHKrqakpk8msrq5+9eqVYusFQBtauXLlypUrRdd4e3tTP+PknaJb1dTU8vPzJcvR0tJKSkoSXbN79278g6GhoegAu/Hjx5eXl0upkoWFRUFBgawXAAAAXz1439k14Z6aNTU17V0RANoNzvoOAACg44C4swsiSbKiogIh1BajdwEAAAAAmgfizi7o9evX+E0PHm+Ek2k39u6TIAhF1g0ABdi4cWNsbGxZWZmJiUl8fHx7Vwe0puvXr2/YsAH/LBQKQ0NDzc3NVVRUNDQ07OzsJPMQV1dXW1tb417vTQoLC7O2tmaxWBwOx9raevPmzVRHi+DgYFtbW3V1dQaDYW5uvm7dusrKStmrXV9fHxkZSeVmRgj99ttvYWFhzXgrX1NT4+vrq6ury2azExMTr1y5wuVycQKTllu8eLGamhpBEE+fPpX9KMmrw2R5QK1bCOj4IO7sOoRCYX5+fnl5+c6dOxFC+vr6uLubjY0NQignJ+fWrVsVFRWio3cRQmZmZviHBw8e8Pl8aJoHXUBoaGhNTQ1Jku/fv3d3d2/v6oBW88MPP0RHR2/cuBEvenp6Hj9+/OTJkzwe7/Xr12ZmZpKxYFBQ0Nu3b2Us/+7du0uWLMnNzS0oKNi+fXtYWBj1+UlKSlq5cmV2dnZRUVFoaGhUVJSHh4eMxWZkZAwfPtzf35/H41ErXV1dmUyms7NzaWmpjOVgP/74Y2Ji4ps3b6KioiorK1t3cNuhQ4cOHjwo1yENXh0mywNqxUJA50ACBUIInTlzRsoOf/zxh7GxMfUOEs+TefDgQWr+PWdnZz6fr6OjgxfV1dVTUlK++eYbhBCLxTI2NqbT6RoaGu7u7u/evcNlZmZmOjg4MJlMc3PzTZs24agUIaSnp1dZWVlTU7Nw4cLu3buzWKwhQ4ZkZmYq5E6AjuvMmTPwm6ErcXd3d3d3b9NT8Hi8oUOHtnUhO3futLS05PP5eDEuLo4giOfPn0s55N69e2PHjkUIBQUFyVIHNzc3qnySJHFk+fHjR5IkXVxcamtrqU04t11ubm6TZT59+nTq1KknTpywt7fv16+f2FYfH5+hQ4cKhUJZqocNGjRo5syZsu8vr7i4OIRQWlpag1sFAsGRI0fmzp2LF6VcnSwPqNmFVFdXf/fddzdu3JDjwhrR5N9l0Lrgr4tCtdHnG8edZmZmrV4y+ApB3NnFKCDujImJafnvH+mFZGRk0Gi0uLg4as3w4cO/+eYbKQXyeDwHBwec1kPGuFOMn58fQujvv/+W3IRzKbx580b20gYPHiwZdxYXF7NYrD179shejp6e3rx582TfX16nT59uMO6srq7ev3+/nZ1dQEAAjsVFSV5dkw9IklyFpKamuru7Ozo6Xrp0Sa6ziIG4U8Ggnb3rqK2tbe8qAAA6N5IkIyIibGxsGAyGpqbmlClT3rx5gxDy8fFRUVHR1dXFu61YsYLD4RAEUVRU5OfnFxAQkJWVRRCEubl5dHQ0k8nU0dFZvny5np4ek8l0cHB4+PChXIVIViw6OpokSVdXV7woEAhSUlLs7e2lXEtQUNCKFSu0tbWbfTcyMjI0NDSMjY0lN3348IHFYpmYmDS7cExTU3PEiBFRUVEkSSKEEhMTpUxV8Oeff5qbm3/69OnYsWMEQaiqqiYnJxsZGREEsXfvXoTQ0aNH8Yx0mpqaFy5cePLkibGxsbKy8syZMxFCdXV1W7ZsMTIyYrFYffv2xd8wEUIkSe7Zs8fKyorBYHC53LVr14qdt6qqKiIiYuDAgYWFhbdv3w4PD9fT05N+XbI8oCZJL6R///7nzp07cuRIQkLC4MGD4+Pj6+vrW3I6oCDtG/Z+bVBbvu80NjZu9ZLBVwjed3Yxcr3v3LJli4qKyq+//lpaWvr8+fMBAwZ07979n3/+IUly1qxZPXr0oPbcs2cPQujz588kSU6bNk30VeWyZcs4HM6rV6+qq6vT09MHDRqkpqaGm6RlL0SMqampra0ttfj+/XuEkL29/ciRI3V1dRkMhrW19d69e+vr6/EOycnJrq6uJEl+/vwZyfm+UyAQ5Ofnx8TEMBiMX3/9VXKHqqoqNTU1Hx8f2cskG3nfSZIkHiaF3y9eunRJTU0tODhYSjk9evQQfd+Zl5eHEIqJicGLr169YrPZ1A4bNmw4dOgQ/nnNmjUMBiM+Pr6kpGTjxo1KSkqPHz8mSTIoKIggiB9//LGkpITH4+3bt4+qT2lp6Y4dO/r27RseHo77ksp4dU0+oNYtJDc318fH55tvvjl+/LhcnRZIeN+pcPC+s9ObP39+amoqQignJ8fU1DQ3N7e9awQA6JT4fH5ERMTUqVNnz57N5XL79Onz73//u6io6JdffpG3KBqNhl+a2tra7t+/v6KiIjY2ttkVq6qqev/+PTUIEiGER5Zoa2uHhISkp6cXFBRMmTJl5cqVp06dwhfi5+e3f//+5p3O0NDQwMBg69atu3fvbnAS1NDQUD09vR07djSvfDEWFhYIoRcvXiCEXFxcysvLN2/e3OzSbGxsIiMjjx07dvLkybi4uJqamkWLFiGEcCu5m5vbtGnTNDQ0Nm3aRKfTY2Nj+Xx+ZGTk6NGj/f39NTQ0WCyWlpYWLkooFPbr1+/atWvJyckBAQEcDkf2akh/QK1eiKGh4U8//fTrr7+uX78ev9wFHRbEnZ3e0aNHqS9/7969MzIyau8aga6AAF2F7Jmk0tPTKysrBw4cSK0ZNGiQiooKbiVvtoEDB7LZbNxe3zyFhYUkSbLZbGoNnrOtd+/eDg4OWlpaXC5327ZtXC4Xh8gbN25cunSpvr5+806Xl5dXWFh46tSpY8eO9e/fv7CwUHTr+fPnz549+8cff6ipqTX7ikTh62rFia+WLl3q7u6+fPnys2fPUnNxvX37lsfj2dnZ4UUWi6Wrq/vmzZvMzEwej+fs7CxZDp1Of/bs2ZgxY4YNGxYZGVlVVSV7HaQ/oFYvJD8/38/Pb86cOTt37pQrtAWKB/NkAvkEBwefPn06Pz+/pqbG0NBw6tSpW7ZsUVVVFdtt8eLFZ86cqaysTEtLk9LFZ9CgQampqX369JErV5wsFixYgL/r8/l8PHtTR3blypUZM2acOHFi0qRJ7V2X/0P1/QKdHZ7FXhY4oY/Yf2cNDQ08D0VLMBgM3N7dPNXV1UhkfmCEEO5fWFRURK1RUVExNjbOyspKTk5+8eJFREREs09Hp9O1tbXHjh1rYmJiaWmJsybhTadPn46IiLh161bPnj2bXb4YFouF/nuNrSUkJCQ+Pl40YsZR46ZNm0RTmerp6eG5ZBvrBcvlcjdt2rR69ep///vfQ4YM8fDwWLVqlaamZpMVkPKAZL8KWQr5+++/w8LCXr58uWbNmoiICCUleJvW0UHcCeSDk9h5eXnR6fSrV6/Onj37xYsXV69eFdvt0KFDo0ePnjFjhvTSHj9+PHr0aNFfK60lNjZWX1+/se75HQ3Zqhn4WgVOEwO6gHPnzsm4p4aGBkJILMosLS1t4cxnQqGwhYXgyEw0xbqqqqqFhQUeq06pra3lcrmHDx++ceOGWPwREhISEhLy+PFj0be5TTI3N1dWVk5PT8eLMTExf/zxR1JSkuQ37ZYQCATov9fYKoRCoa+vb0REREBAwI4dO3744Qf038gyMjISD9Kn3Lx5EzU1qTKHwwkICFixYsWRI0eGDx8+btw4f39/6UOLpDwg2S9EeiFpaWm7du368OHD+vXrDx8+LHuxoH3BNwMgH1VV1WXLlmlpaampqU2fPt3NzS0xMRF3bG82Qs45k/h8vuScFp2ai4tLWVlZ273s7Hp3DLQFOzs7VVXVJ0+eUGsePnwoEAjwyEUajSYUCptR7K1bt0iSHDJkSLML0dHRIQiirKxMdKWnp2daWtq7d+/wIo/Hy8nJ6dOnT2xsrOggBtFxRdKDzi9fvoh1DczIyKirqzM0NCRJMjAw8MWLFxcuXGjdoBMhhK+rR48erVXgqlWrlixZsnr1an9//+3btz948AAhZGhoyGQyJVuW7OzslJSUbt++3WSxTCbT29s7NTXVxsZm/fr1Te7f2AOS61oaK6SmpiYgIGDp0qXJyckTJ06Uq0zQviDu7ARycnL4fH571+L/XLp0SVlZmVrs3r07QkhyhgkkTzRJZcWX0eHDh8V6XEkhb1DbJcl1x8BXi8lkBgQEnD9//sSJE+Xl5S9evPj+++/19PSWLVuGEDI3Ny8uLr5w4YJQKPz8+bPozGdaWlofP37Mzs6uqKjAYWV9fX1JSUltbe3z58/9/PyMjIzmz58vbyEUNpttamqKW4Qp/v7+xsbG8+fPz83N/fLlS2BgIJ/PbzIe8vLy6tGjBx6LKYbD4Vy7di0pKam8vFwoFKalpc2bN4/D4fj7+7969Wr37t14Cg/RvrPh4eHSy5QFvi4ckF29elVKHiVZ7Nu3T19ff+rUqQih0NBQW1vbWbNmlZeXM5lM3Pto//795eXldXV1+fn5nz590tbWdnd3j4+PP3z4cHl5+fPnz6V3waTT6QsXLjx27FiTNZHygGS/Y40VwmAwkpKSGuyWCjo6xQ6f/9ohGfI11NfX796928LCgk6nc7lcGxsbgiAamzpC1PHjx7/55hsGg8Fms42NjXEmjvr6+h9//NHa2hrPbDt58uTXr1+TJLlv3z42m81isS5cuDBu3Dg1NTV9ff1Tp06RJGltbY0QIghiwIABVVVVJEmuXbsWz0os9iKBJMnJkyezWCw8JyGuuaWlpYqKirq6uqGhIWp80guKs7OzpqamlZUVm81mMplOTk53797Fm+7cuWNjY4NPbWdnl5iYSJKkr68vnnEeiaTKb/Dag4KClJSUEhISxo0bp66urqure/jwYenXLuWOhYWFsVgsVVXVgoICf3//nj17Ll++nM1m4xulo6NDo9HYbHb//v2dnJwMDAyoTHhNPri7d+/ie4UzoUip3k8//cRgMLS1tZctW4azigwdOjQlJYUkyVWrVtHpdCpDjbe3Nx6s8Pnz5wbvmBSQR6mLkSuPUn19/Z49e/DvH01NTTc3t7dv3+JNX758GTVqFJPJNDExWbVqFc7yaG5unpubm5qaamxszGKxnJyc/vnnn2XLltHpdH19fRqNpq6uPmXKlKysLHkLEauYj48PnU7n8XiiK/Py8mbMmKGpqclgML799turV69KXpFYHiU3NzeE0JYtWxq8fFdXVxMTE1VVVQaDYWZm5uXl9eLFC5Ik8WBzSTjfu/QyHzx44OjoSLVK6+rqOjg43L59m9rBxcVFX18fDw+9cuWKmprajh07GiwqOzu7f//+CCEajTZgwID4+PiYmBicD5XNZru6uk6aNIkgCC0trfv375MkuXr1atzfgMvlPnnypKamJjAw0MjIiEajaWtrT5s2LT09nSTJioqKJUuWdOvWTVVV1cnJacuWLQghAwODZ8+eNVgN2a+usQckdseaV0hrkeXvMmhF8NdFoWT5fIeGhhIEsXv37uLiYh6Ph7MBNxm94aEDO3fu/PLlS3Fx8c8//zxr1ixSaja+oKAghNCNGzfKysoKCwuHDRvG4XAEAkFtbW2vXr2MjIxEJ4VbvXp1ZGSk2EnFkthJSQInhbOzs6mp6fv374VC4cuXLwcPHsxkMvEEIefOndu6dWtxcfGXL1+GDBnSrVs3fIhYnr/Grp26wNLS0uLi4gkTJjAYDBxJN3btstwxX1/fmJiYqVOnvn79GnecevjwYVVVVVFR0bhx4xBCly9f/vz5c1VVlY+PD0Lo6dOn0u8AKZGBT0r12iIzohiIO7sYBcxXJAZ3xWndMvF8RQ1m05RLXV3dsGHD8FfQ1tKSMouKiphMZnh4eCvWp+Nri6fQbBB3Khj8dVGoJj/fVVVVGhoao0ePptZInyoXEwgEGhoao0aNotbU1tZGRUXxeDxVVVUvLy9q/aNHjxBC1OtAhBA1GTEOE/H87DiSO3v2LFUrIyOjsrIysfMGBQVZWlqWl5eTJMnj8dhs9pgxY+SqOUmSzs7OoomCnz9/jhBas2aN2G6hoaHov+lURKOoxq5d8gKPHz+OEHr58qWUa5frjpEkiePOiooKvIjbnvALEurY06dPS78DZCNxZ4OPZtmyZVwulzrw8ePHCKFt27aREHeCRrRL3Cn6KW0toaGhFhYW1H+3ZqitrU1ISLC3t8ffP1tFC8tcuXLlkCFD8LfKr0RbPIWWgLhTwaB/Z8eSkZFRWlo6evRouY56/vx5aWnpv/71L2qNsrKyr6+vXNn4cFMs7la1ePFiLpdLpQ45ceLElClT1NXVRfcXS2InJQmcXPr06cPlcnH0KQr3ARUd0Io1du2SJeMSGhzTQF17C/MX4nKoCUulnFEuoo9GTMszI349rl+/jieGQQgJhcLQ0FBzc3Pcm8LOzi47O1ts/+rqamtra9GkM1KEhYVZW1uzWCwOh2Ntbb158+by8nK8KTg42NbWFncXMTc3X7duHc6GLaP6+vrIyEjRYWG//fZbWFiY5P+FLm/Dhg0eHh5eXl5iA4xkd+vWrYSEhKtXr4qmAm2hlpQZERHx9OnTK1euyNvHvVNri6cAOhGIOzuWT58+ocZTqTUG/4XDOVBENTsbn6qq6tKlS+/fv4/f2B04cAA3GVNOnz69a9euW7du9erVC6+RngROLnQ6HcdYly9fHjlypLa2NoPBWLduXYM7N3btzdN2+QvbTgszI34lfvjhh+jo6I0bN+JFT0/P48ePnzx5ksfjvX792szMTDIWDAoKevv2rYzl3717d8mSJbm5uQUFBdu3bw8LC3N3d8ebcOqx7OzsoqIinAnSw8NDxmIzMjKGDx/u7+8vOnTP1dWVyWQ6Ozvjj2tHs3HjxtjY2LKyMhMTE9lT1ssoJCTEx8dn586dzTvc2dn55MmT1ATxraLZZV68eLGmpubWrVuypMPsStriKYBOBOLOjgUPD5f3zwnOYCyZBbMl2fhwL/7IyMg7d+4YGhqKzlAXExNz4sSJpKQk0czJODe79CRwsqitrS0uLjYyMsrNzXVzc9PV1X348GFZWVlYWFiD+zd27c3TRvkL207LMyMqWKtkdJK3kF27dp0+ffrs2bP43fzp06cvXLhw7ty5wYMH02g0PT29ixcvUvO4YPfv33/58qXsp1BRUVmxYoW2traqqqqHh8eUKVP+/PNP/DWy2anHnj17tn79+u+//15y5gVfX99+/fpNmDCBernecYSGhuKBhu/fv6eC71Y0duzYXbt2tXqxijd58uQNGzaIpgcB4GsAcWfHYm5uzmAwUlJS5DqqV69eWlpa165dE1svPRufdAYGBtOnT4+Pj9+8eTOVZ5hsPImd7EngpLt582Z9ff2AAQNevHghFAq9vb1NTU2ZTGZj6ZAau/bmackdaxctz4yoYK2S0UmuQjIzMzdv3rxt2zZq2qoDBw4MGDBASh5BPp+/du1aqp+JLM6fPy86LRaeoRG/Q5U99ZiYfv36JSQkzJo1S3SeHsrWrVufPn0qVyUBAKDdQdzZsWhoaMybN+/8+fO//PJLRUUFzpHb5FEMBmPjxo137tzx8fH58OFDfX19RUXFq1evpGfja1JAQEBtbW1JScl3332H10hJYidvEjhRAoGgrKystrY2NTXVx8cHZ2vDE81fv369uro6IyNDtIelaJ4/JSWlBq9dxlOLaeEdU4zWzYzYbCRJRkRE2NjYMBgMTU3NKVOm4G6mPj4+KioqVCPaihUrOBwOQRBFRUV+fn4BAQFZWVkEQZibm0dHRzOZTB0dneXLl+vp6TGZTAcHB/ygZS8EIZSYmCgl5WF0dDRJkq6urnhRIBCkpKRImbsVIRQUFIRfXjb75mRkZGhoaBgbG0tu+vDhA4vFMjExaXbhmKam5ogRI/AQuhYWBQAAitOeg5q+PkiGcXOVlZVLly7t3r07jUbT0tLC2TRlyd+5d+/ePn36MJlMJpPZv3//ffv2kY1n48NJIhFCFhYWWVlZv/zyCx42ZGxsjHMYYaNGjTp06BC1KD2JXfOSwMXGxo4aNQrnv+zWrduMGTNycnLwpsDAQC0tLQ0NDQ8PD5xPyszMrME8f5LXjtNtUhd44sQJ3InKwMCAym3Z4LU3dseoAg0NDXEyl6ioKFxOr1697t69u2vXLjx7W48ePU6ePHn69Gk8AYmmpmZcXJyUOyCWgU/6o2mLzIhiZBzPLiXhlOwj61slLdSlS5fU1NRwzgFJpqamtra21OL79+8RQvb29iNHjsQ5UK2trffu3YuzJ5IkmZyc7OrqSkrkfZSFQCDIz8+PiYlhMBgNZvwRSz0mo8GDB4vmfKDgYVJN/nJQ/Hh2ADoRWf4ug1YEcadCNePzjTvmyxJ3gq9BW2RGFCNL3Ck94ZRccWebpoWqrKwkCGLSpEnUGvzdacyYMffu3fvy5UtpaSmeQOXEiRP4ugYOHJifn082K+7E3zS6dev2008/NZgZRzT1mOwaizuPHDmCEDp+/Lj0wyHuBEAKiDsVDNrZO7qO32MPKFhHSKDTwoRTjWn1tFA44atouhbcV7J3794ODg5aWlpcLnfbtm1cLhd3C9m4cePSpUtx78xmyMvLKywsPHXq1LFjx/r37y/WCVUs9VjL4esqKCholdIAAEABIO7sHN68eUM0zsvLq70r2KjOW/NW1PVuQtslnGrdtFDV1dXov7EmhufiE02AoKKiYmxsnJWVlZyc/OLFi8WLFzf7dHQ6XVtbe+zYsadPn05PT8eTHWCSqcdaDnf8wNcIAACdAq29KwCk+eWXX3DeysDAwPz8/Ga/hmlH1tbW5Fc/7qG1bgLOjCgQCExMTPbs2dMWSWpk1EYJp1o9LRSOzETfEKuqqlpYWIiNPKutreVyuYcPH75x4waez5oSEhISEhLy+PFj0Ze7TTI3N2IcvXwAACAASURBVFdWVk5PT8eLMTExf/zxR1JSklik3kICgQD99xoBAKBTgPedHdrSpUtLS0tJkszJyemMQSdoXW2dGVF20hNONTujU6unhdLR0SEIQmx6G09Pz7S0tHfv3uFFnDWiT58+sbGxop2QRPt3Sg86v3z5MnPmTNE1GRkZdXV1hoaGZOOpx1oOXxfuVAoAAJ0CxJ0AALlJTzglV0anlqeFunr1amN5lNhstqmpKZ5Mi+Lv749zdeXm5n758iUwMJDP5+PRRVJ4eXn16NEjNTVVchOHw7l27VpSUlJ5eblQKExLS5s3bx6Hw/H395eSekx6mbLA1yUlESkAAHQ0EHcCAJrjhx9+CA0NDQ4O7t69+4gRI3r16nXr1i0Oh4MQ8vb2HjVq1IwZM6ysrLZv344bgocOHZqXl/f999/r6OjY2tpOmDChuLgYIVRdXd2nTx8WizVs2DBLS8ubN2/i7phyFSKFi4tLeno6n8+n1mhqat69e9fAwMDe3l5fX//Ro0eXL1+WntETISQQCAoLCy9evCi5iclkOjo6Ll68WF9fX01NzcPDo1evXikpKXZ2dtL7V0gpEyGUkpLi5OTUs2fPhw8fPnv2TE9Pz9HR8c6dO9QOjx8/1tfX79u3r/SaAwBAx0FA3ztFIgjizJkz06dPb++KANCos2fPenp6KuY3w/Lly8+dO/fly5e2O0VmZqaNjU1sbOzs2bNbUk59ff3IkSPnz5+/cOHC1qpbS8r88uWLgYHBjh07AgICpO+Jp4M/d+5cM2sJQJcGf5cVDN53AgDaU1unhTI3Nw8ODg4ODsazVjZPXV3dhQsXKioqWjH5QAvL3Lp1q729vY+PT2vVBwAAFADiTgBAF7dhwwYPDw8vLy+xAUayu3XrVkJCwtWrV0VTgbZQS8qMiIh4+vTplStX6HR6a9UHAAAUAOJOAED7wGmhysrKTExM8LxcbSckJMTHx2fnzp3NO9zZ2fnkyZPUfPGtotllXrx4saam5tatW3jqVwAA6EQgfycAoH2EhoaKZlZva2PHjh07dqzCTtd2Jk+ePHny5PauBQAANAe87wQAAAAAAIoAcScAAAAAAFAEiDsBAAAAAIAiQNwJAAAAAAAUAcYVKdqDBw/auwoASIM/omfPnm3vioDWgafThAcKAOgIYL4ihSIIor2rAAAAAID/gfmKFAniTgAAkBvMrQcAAM0A/TsBAAAAAIAiQNwJAAAAAAAUAeJOAAAAAACgCBB3AgAAAAAARYC4EwAAAAAAKALEnQAAAAAAQBEg7gQAAAAAAIoAcScAAAAAAFAEiDsBAAAAAIAiQNwJAAAAAAAUAeJOAAAAAACgCBB3AgAAAAAARYC4EwAAAAAAKALEnQAAAAAAQBEg7gQAAAAAAIoAcScAAAAAAFAEiDsBAAAAAIAiQNwJAAAAAAAUAeJOAAAAAACgCBB3AgAAAAAARYC4EwAAAAAAKALEnQAAAAAAQBEg7gQAAAAAAIoAcScAAAAAAFAEiDsBAAAAAIAiQNwJAAAAAAAUAeJOAAAAAACgCBB3AgAAAAAARYC4EwAAAAAAKALEnQAAAAAAQBEg7gQAAAAAAIpAa+8KAABAJ1BaWkqSpOiaqqqqkpISalFNTY1Gg9+oAAAgDSH2mxQAAIAkZ2fnpKSkxrbSaLQPHz7o6OgoskoAANDpQDs7AAA0bcaMGY1tUlJSGjFiBASdAADQJIg7AQCgae7u7nQ6vbGtc+fOVWRlAACgk4K4EwAAmqahoTFu3LgGe3AqKytPnjxZ8VUCAIBOB+JOAACQyaxZs+rq6sRW0mi0iRMncrncdqkSAAB0LhB3AgCATCZNmsRkMsVW1tXVzZ49u13qAwAAnQ7EnQAAIBM2mz116lSxXp4sFmv8+PHtVSUAAOhcIO4EAABZzZw5UygUUot0On369OksFqsdqwQAAJ0IxJ0AACCrsWPHampqUotCoXDmzJntWB8AAOhcIO4EAABZ0Wg0Ly8vFRUVvKipqTlq1Kj2rRIAAHQiEHcCAIAcZsyYIRAIEEIqKipz5syBuTEBAEB2ME8mAADIob6+Xl9f/59//kEI3bt3z8HBob1rBAAAnQa87wQAADkoKSnNmTMHIdSzZ8+hQ4e2d3UAAKAzgbgTAADkg+dqnzdvHkEQ7V0XAADoTKCdHQAA5GZnZ3f69Gk7O7v2rggAAHQmEHd2aGfPnvX09GzvWgAAAACdg7u7+7lz59q7FqBRMBKzEzhz5kx7VwF0OA8ePIiKioLPxtcAnjUAMoqMjGzvKoAmQNzZCUyfPr29qwA6oqioKPhsfCXgWQMgC3jT2fHBuCIAAAAAAKAIEHcCAAAAAABFgLgTAAAAAAAoAsSdAAAAAABAESDuBAAAAAAAigBxJwAAAAAAUASIOwEAAAAAgCJA3AkAAAAAABQB4k4AAAD/c+XKFS6X+/vvv0vfbcGCBUwmkyCI6urqZp/r+vXrGzZsQAiFhYVZW1uzWCwOh2Ntbb158+by8nJZSmj2gVh9fX1kZKSDg4O8NW/sQKFQGBoaam5urqKioqGhYWdnl52d/dtvv4WFhdXV1cl7lpqaGl9fX11dXTabnZiYKOOjkdHixYvV1NQIgnj69KnsRzV24cnJyY6Ojmw2W09PLzAwsKampsHDW/i8QBcAcScAAID/IUlSlt1iY2PXrFnTkhP98MMP0dHRGzduRAjdvXt3yZIlubm5BQUF27dvDwsLc3d3l6WQZh+IEMrIyBg+fLi/vz+Px5Or5lIO9PT0PH78+MmTJ3k83uvXr83MzCorK11dXZlMprOzc2lpqVwn+vHHHxMTE9+8eRMVFVVZWSnjo5HRoUOHDh48KNchjV14enr62LFjnZ2dP3/+fP78+SNHjnz//fcNltCS5wW6CBJ0YHhG5vauBeiI4LPx9eiwzzooKAghxOfzJTfxeLyhQ4dKOXbnzp2WlpbUsW5ubqLleHh4IIQ+fvzYZB2afeDTp0+nTp164sQJe3v7fv36Nbm/LAfGxcURBPH8+fMGD/Tx8Rk6dKhQKJT9XIMGDZo5c6bs+8srLi4OIZSWltbgVoFAcOTIkblz5+JFKRfu6elpYmJSX1+PF/fs2UMQxOvXryXLbOx5VVdXf/fddzdu3GjhFbm7u7u7u7ewENCm4H0nAF+p1m2zay1UwytqpMlSbP/q6mpra+tNmzbJUriUNr7g4GBbW1t1dXUGg2Fubr5u3brKykrZqy3Z+NjsptUOjiTJc+fO/fLLL9QagiAkdzt8+HBhYWFjhWRmZm7evHnbtm1MJhOvOX/+PPUzQkhfXx8hJMsjaPaB/fr1S0hImDVrFoPBaHJnGQ88cODAgAED+vTp0+CBW7duffr0aVRUlOznys/Pp9PpclVPLg0+O4RQTU0Nvpb09PRdu3bhlY1deG1t7eXLl0eMGEGVNn78eJIkL168KFlyY8+LwWCEh4cfOHDAycnp8uXLrXJ1oGOCuBOArxTZqm12rUK04RU10mQpdkhQUNDbt29lLF9KG19SUtLKlSuzs7OLiopCQ0OjoqLwmxhZNNj42Oym1RYaOHAgQRAEQfTt2zcvL09s69atW7W0tJhM5o4dO+rq6rZs2WJkZMRisfr27YvfqiYnJxsZGREEsXfvXnxIXV1daGiolZUVi8Xq3r27iYlJaGjo9OnT8VYlJaXLly+PHz+ey+Xq6ekdOXIEIeTn5xcQEJCVlUUQhLm5uWQlo6OjSZJ0dXVt7CoyMjI0NDSMjY3lvfxmH9hyAoEgJSXF3t6+sR00NTVHjBgRFRWF/+slJiaqq6uHhIQ0uPOff/5pbm7+6dOnY8eOEQShqqoq9miOHj2qqqpKEISmpuaFCxeePHlibGysrKw8c+ZMhFCDDxchRJLknj17rKysGAwGl8tdu3at2HmrqqoiIiIGDhxYWFh4+/bt8PBwPT096Rf+7t27yspKIyMjao2ZmRlC6Pnz503eNNHn1b9//3Pnzh05ciQhIWHw4MHx8fH19fVNlgA6n/Z82Qqa0mHb10C76/ifjSZbWsWINbxKb7LE7t27N3bsWIRQUFCQLKeQ0ibr4uJSW1tLbcJxVW5ubpNlSm+ubUbTqiR5n7Wjo6OhoSHV6Pn7779bWlpSW6Ojo0NCQkiSXLNmDYPBiI+PLykp2bhxo5KS0uPHj0mSxNFqTEwM3j8kJERZWfnixYs8Hu+vv/7q0aPHyJEj8Sbczn7jxo3S0tLi4uIJEyYwGIyqqiqSJKdNm2ZmZtZYDU1NTW1tbSXXCwSC/Pz8mJgYBoPx66+/yn7JzT6QJMnBgwfL1c7e2IHv379HCNnb248cOVJXV5fBYFhbW+/du5d6ECRJ4nf5uF370qVLampqwcHBUk7Ro0ePefPmUYtij+bVq1dsNpvaYcOGDYcOHcI/N/Zwg4KCCIL48ccfS0pKeDzevn37qPqUlpbu2LGjb9++4eHhuC+pjBd++/ZthNCePXtE92GxWM7Ozo2V0OTzys3N9fHx+eabb44fPy7Xfx9oZ+/4OvTfLdDxYwvQXjr+ZyMmJkZK5CEmIyODRqPFxcVRa4YPH/7NN99IOYTH4zk4OLx69Ur2uFOMn58fQujvv/+W3OTt7Y0QevPmjeylNRi+FBcXs1gssT/J8pL3WePBIklJSXgRv9O9f/8+XnR0dMzJyeHz+Ww228vLC6/k8XgMBsPb25uUCG4GDRr07bffUoUvXbpUSUmppqaGlOjfefz4cYTQy5cvSalxZ2VlJUEQkyZNktzUo0cPhFC3bt1++ukngUAg+yU3+0Cy9eLOFy9eIITGjBlz7969L1++lJaWrl+/HiF04sQJah/8Pvj48eMynkJ63EmS5M8//4xPcerUKX9/f7yysYfL4/HYbPaYMWOow6n+nQKBwNjYePjw4eXl5fJe+LVr1xBCERERovuoq6s7ODhIuS5ZnterV6969uzp4eHRZJUoEHd2fNDODsDXSKzNbv/+/RwOh81mX7x4cfz48erq6gYGBvhvUnR0NJPJ1NHRWb58uZ6eHpPJdHBwePjwIULIx8dHRUVFV1cXl7lixQoOh0MQRFFRkWRLq/RWRbGG1yabLBFCQUFBK1as0NbWbvZNkNIm++HDBxaLZWJi0uzCMbGmVcXw9PRks9k4CiwpKcnKymIwGHgxOztbRUXFyMjo7du3PB7Pzs4OH8JisXR1dd+8eSNZWnV1tWjl6+rq6HS6srKy5J64J6JQKJRevcLCQpIk2Wy25Ka8vLzCwsJTp04dO3asf//+UnqIttaBrQj3euzdu7eDg4OWlhaXy922bRuXyxXtC4uvuqCgoLVOunTpUnd39+XLl589e3b37t14ZWMPNzMzk8fjOTs7S5ZDp9OfPXs2ZsyYYcOGRUZGVlVVyV4H3F+ztrZWdKVAIGCxWI0d0uTzys/P9/PzmzNnzs6dO0+dOiV7ZUDHB3EnAF8jJyen+/fvU4ve3t6rV6/m8/lqampnzpzJysoyNTVdsmSJUCj08fGZP38+j8fz9fXNzs5OTU2tra0dM2ZMXl5edHQ01c8PIbRv375t27bhn6OioiZNmoTfeGVmZiKE8AibxjpsXb582crKiopFPn78KBAI/vrrr1GjRuFg18bGZt++fVQAdO/evaysLNyVTV5CofDDhw979+69fv16TEyMioqK2A48Hi8pKWnJkiWSm5qhf//+Hz58ePbsWcuLkpGamtrUqVMTEhJ4PF5cXNyiRYsmTZp05syZmpqauLi42bNnI4RwYLFp0ybiv3JychpMJzRhwoS//vrr4sWLfD7/yZMnFy5cmDhxYoNxp4xwvs8GR/PQ6XRtbe2xY8eePn06PT09NDRUxjKbfWArwv0gi4qKqDUqKirGxsZZWVnUGhyKtSTjqaSQkJDKykrR0K2xh5ufn48QauyrGpfL3bRp07179+rr64cMGRIcHFxSUiJLBfA3T9E0nDwer7q6WkrHUCnP6++//160aNG0adMcHR0fPXo0d+5cGo0mSzVAZwFxJwDgfxwcHNTV1bW1tb28vKqqqnJzc/F6Go1mY2PDYDBsbW33799fUVERGxsrV8kuLi7l5eWbN2+W3FRVVfX+/Xs8FgHD44e0tbVDQkLS09MLCgqmTJmycuVK/OaDz+f7+fnt37+/eddoaGhoYGCwdevW3bt3e3p6Su4QGhqqp6e3Y8eO5pUvxsLCAiGEG2EVZsGCBRUVFf/5z3/i4uK8vLwWLFhQUlJy6dKlCxcu4GZ3HHxERkaKtn89ePBAsqitW7d+99138+fPV1dXnzp16vTp0+VN+igGx17SR/qbm5srKyunp6fLW3izD2w5VVVVCwsL3PGDUltby+VyqUWBQID+ewdahVAo9PX1jYiIePDgAfWJbezh4heTjWV0xzgcTkBAwOPHj7t37z58+PC1a9d++vRJeh1MTEzU1NRycnKoNfirZt++fZusv+jzSktL8/T0XLhwoZub28OHDz08PJSUIETpguChAgAagF/1NdhmOnDgQDab3WCbbPNINrxKb7LcuHHj0qVLcQaWZpDexnf+/PmzZ8/+8ccfampqLbim/2n1plVZjBo1ytjYeMeOHTo6Ot26dfvXv/6lp6f3ww8/mJiYqKurI4QMDQ2ZTKYsE9Wkp6dnZWV9/vxZKBTm5ubu379fU1OzJXXT0dEhCKKsrIxa8+XLF7FX1xkZGXV1dYaGhtKLavaBbcTT0zMtLe3du3d4kcfj5eTkiKZVwleNeze2ilWrVi1ZsmT16tX+/v7bt2/H3xwae7h2dnZKSkp4GJB0TCbT29s7NTXVxsYG91KVgkajTZgw4c6dO1RrxtWrVwmCkMxXIOV51dTUBAQELF26NDk5eeLEiU3WEHReEHcCAOTGYDA+f/7cWqVJNrxKabJMTk5+8eLF4sWLm306KW18p0+f3rVr161bt3r16tXs8sW0RdNqkwiCmDdv3ps3b+bNm4cQUlZWnjNnTnp6+pw5c/AOTCZzwYIFcXFx+/fvLy8vr6ury8/Pb/DN1sqVK42MjOTKZooQ0tLS+vjxY3Z2dkVFhdi3FzabbWpqitt8MQ6Hc+3ataSkpPLycqFQmJaWNm/ePA6H4+/vjxDy8vLq0aNHamqq5FmafaB0zT7Q39/f2Nh4/vz5ubm5X758CQwM5PP5onEbvmociV69elVKj2dZ7Nu3T19ff+rUqQih0NBQW1vbWbNmlZeXN/ZwtbW13d3d4+PjDx8+XF5e/vz5c9G+p5LodPrChQuPHTvWZE02b95cUFDwww8/VFVVPXjwYM+ePfPnz7eyskL//82U8rwYDEZSUlKDfU9BV6Og8UugWTr+mGXQXlr+2RAbGys2Nhm3peIZR5YtW8blcqkDBQIBQRDz588nSXLWrFk9evSgNu3Zswch9PnzZ7KpTDqicAKaWbNmia60sLAYMGCA6BpbW1tbW9v58+c39tsMZ4qRXX19vbKy8ujRo/FidHS0i4tLRUWFXIVQGhsWfe7cOYRQeHh484olm/us3717p6OjQw0Wfv36tY6OjmhKmpqamsDAQCMjIxqNpq2tPW3atPT09JiYGNxdj81mu7q6kiSZlJTUrVs36ibT6XQbG5uEhISwsDAcUltYWGRlZZ04cQK/BzUwMHj58mVqaqqxsTGLxXJycvrnn3/E6ubj40On03k8HrXG1dXVxMREVVWVwWCYmZl5eXm9ePECb3Jzc0MIbdmypcHLbPaBDx48cHR0pPog6urqOjg43L59uyUHkiSZl5c3Y8YMTU1NBoPx7bffXr16VfRYFxcXfX19nFnpypUrampqO3bsaPAs2dnZ/fv3RwjRaLQBAwbEx8eLPZpJkyYRBKGlpYUzFaxevRq3SnO53CdPnjT4cEmSrKioWLJkSbdu3VRVVZ2cnLZs2YIf2bNnzxqshuwXfvv27W+//ZbBYOjp6a1duxYPR5O8mVKeV6uA8ewdH8Q0HRrEnaAx7Rh34rQp//73v0mSnDdvnpaWFrWpeXFnVVUVQRATJ04UXYlHRWRlZVH7cDgcT09PsWPxa1dZ8igVFRXNmDFDdA1OOL9gwYL6+vp169bhcVSyVLhBjcWdhw4dQgjJm1RSVPv+Hti3b5+fnx+1WFNTs3r1agaDIRo1ygunzZLxntTV1Q0bNuzw4cPynkXxB0pXVFTEZDJb8g2kM2qjm9kYiDs7PmhnBwA0rb6+vqSkpLa29vnz535+fkZGRvi9o7m5eXFx8YULF4RC4efPn0XHFoi1tEppVZRseEUyNFk2qHltsq9evdq9e/fBgwfpdDohIjw8XHqZshBtWu10/vnnHx8fn0WLFlFrcBomoVDYZL4kKczNzYODg4ODg5tsvq+rq7tw4UJFRYWXl5dcp1D8gU3aunWrvb29j49P6xbbkbXdzQSdF8Sd4KsQHR1NhRTy9lTrkvbu3Tto0CCEUGBg4OTJk/fv3x8ZGYkQ6tu377t37w4ePBgQEIAQGjduXEZGBkKourq6T58+LBZr2LBhlpaWN2/exN0xvb29R40aNWPGDCsrq+3bt+OG16FDh+bl5X3//fc6Ojq2trYTJkwoLi6WXh8XF5f09HQ+n0+t0dTUvHv3roGBgb29vb6+/qNHjy5fviw9oydCSCAQFBYWNjgxNJPJdHR0XLx4sb6+vpqamoeHR69evVJSUuzs7EipyTWllIkQSklJcXJy6tmz58OHD589e6anp+fo6Hjnzh1qh8ePH+vr68sytrcDYrFYdDr98OHDBQUFQqHw48ePhw4d2rJli5eXFx6f1GwbNmzw8PDw8vISHWAk6datWwkJCVevXm0w32eHOlC6iIiIp0+fXrlypU3nW+9o2uhmgs6tvV+4Amnkal/Lzc0NCgoaPHiwpqYmjUbT0tKytLR0cXHZvn276ASArWvNmjUWFhaqqqosFsvCwmLlypV5eXkkSQYGBmppaYl+0mg0Wrdu3RwdHbdv347bYfHhYmNjlZSU1NTU7OzsVq1alZ+f34pVnTVrFj5FszvwdSiKbHtdtmyZaGN6W5Cr4VWKtmjUa0mZrdK02r7t7Hfu3Bk9erS6urqysjKXy3VwcNi3b18LZ/6k/PHHH4GBga1SVEd24cKF0NDQtvs9DCjQzt7xQdzZocn+9yYhIUFVVRUh5ODgcP369fLy8rKysocPH+Jhv20XaQ0ePHjt2rVlZWXv37/HveD19fVLSkpIkqRyDltZWQmFwszMzFOnThkZGSGEunfvTs3aRw2LtrKyIkmysrLywIEDeI2JiYno1MaNWbt2LULo/fv30neDuLPZxPp3tpHQ0FALC4uWPJ3a2tqEhAR7e3s8RXiraGGZK1euHDJkiLwzN4qBft4AyAjizo4P2tm7glevXs2cObOysrJ37943btxwdnZWU1NTV1f/9ttvDx482L1795b0xGrS0qVL1dXVe/Xqhfveffjw4fLly2L70Gg0MzOzGTNm3Lx5k81mFxUVTZ48uaKiQrI0DoezfPlyHR0dhND79++zs7Olnz0/Pz8mJkauChMEIdf+QDFkbHiVoi0a9VpS5tfZtAoAAFJA3NkV7Nq1C09BERAQgGekEOXr64vnGauvr9+1a5e1tTWDwdDU1Jw4cSKeQ+XQoUMqKioEQbDZ7Dt37nh4eHTr1q1bt26bNm1CCGlra+NukWw2Gydyu379OpfLVVJS2rdvX0pKCp59GyFE5dmWEuaampri6VI+f/6MJ4xuEJ7ql8Ph9OzZEyH06NEjZ2fnnj170ul0DoczYMAA/AYoODjYzs4OZ0Y0MTGhrj0+Pt7BwYHNZnM4HBMTk9WrV4sW/uDBg2nTpmlpaVHXKP0OSLl1R44cUVNTw/cnNTU1IyNjwoQJLBZr7969ogW6u7trampqaWlt3bo1Kytr1apVRkZGqqqqkydPlmse5HaxcePG2NjYsrIyExOT+Pj4Nj1XSEiIj4/Pzp07m3e4s7PzyZMnqfniW0Wzy7x48WJNTc2tW7damGUdAAC6lPZ+4QqkkbF9Db8dRAhlZGRI2W3NmjUIIQsLi48fP+IZ1TQ0ND58+ECKtEE/evSosrJyxowZePHhw4cvX77ELwhF0yuuW7dOLNsiSZJ4YApCCOdjE21nF93t559/xutxa4hkO/uPP/6IEFJRUTlx4gQ+JC4u7ptvvnn8+HF5eTnOBqesrPzu3TuSJPHwFyTSzr5v3z68w8mTJ/l8/r59+xwdHaVfY5Nbpdy6X3/9Fe+5a9cuKsLg8/lUgXfu3KmoqMDVRgiFh4dXVFRQ72gjIiKafL4NgrbXrwc8awBkBO3sHR+87+z0qqurqYn+qIy+kqqqqnBANnHiRD09vSVLliCESktLxaZatrGxwVkS8eLLly979+49fvx4hNCZM2dwxkeBQBAbG+vn5yd6IEmSJ06cQAh5enra2dlJqTD16uiff/4RXf/27VuCIFRVVfFbWx8fn++++47aumzZsoEDB6qpqU2ZMgUhVFdX12BeGz6fv3HjRoSQq6vrzJkzmUzm3LlzxVo5Ja9R+lYZb91//vOfQ4cOlZaWOjg4iK7v37+/qqoqrjZCyMDAQFVVlZos7vXr11LuFQAAANCVQNzZ6dXV1VE/S+m5SCWpwVMD6+jo4Gjs0aNHkjtTMxYKBAKEEB64U1tbGxUVhRCKj4+3sLAYOHCg6CHh4eF//fUXHvYrvcJUJcVqi993CoXC169ff/fdd+Hh4RYWFrhh18vLC0d76L/zhqNGWvMfPXqEewcOGzYMr1FVVb1582aT1yhlq4y3bs2aNVOnTuVyuffu3ZPs7UBVmyRJ0cUGzw4AAAB0SRB3dnocDoeaxe7jx4+N7UYlraQiHhwbyZLMcuTIkTjX48GDB8vKyg4cOCD2svP06dPr16+fM2fOn3/+yeFwpJdWWlqKf8B9N8XQaDRra+ujR48ihKqqqhYvXlxfX3/t2rXx48cbGBiw2WzqTWGDqDyRCYYsZQAAIABJREFU3bt3b/K6ZNSSWwcAAAAACsSdXYGLiwv+4caNG5Jbv//++5s3b1JN8HgEEkIIv8OT0jQvCndwrKio8PHxyc3NpXorIoROnjw5f/78iIiI48ePU68JpXjz5g3+wcnJqbF9tLW1cfxaVlZ2/fp1FxeXxMREBweH7Oxs3JrfGCqWbXCwfPO08NYBAAAAAIO4sysICgrCSV52794tGW89ffqUIAgTExM8l0xBQQH+F48Zt7W1leUU06ZNMzU1RQgdP358xYoVeIA8Qujo0aOrV6++cuWKr6+vLOXU1dUlJCQghDQ1NamRN5IKCgrwQG88fAdXdebMmTo6OkpK/9+HVqyxHg85RwilpKTIUh9ZtPDWAQAAAACDuLMrsLS0PH/+vJaW1rt374YPH37t2rXKykrcMTEwMPDJkyd0Op3JZK5cuRIhdOnSpU+fPuExMZqamjixfJOUlZVxNiI2m011tXzz5s2iRYs+f/7s7OwsOqs1NYYGq6+vFwqFdXV1WVlZs2fPfvv2LYfDiYuLE8svQ5Ikzoj0zz//UO3427dvp8K7R48eVVdXi83ibWZmhn948OABn89nMpk4jeiZM2d+/fXX8vJyue5kg1p46wBQpEGDBikrKzc2oeiVK1e4XO7vv//eime8fv36hg0bqMX6+vrIyEix0XUIIaFQGBoaam5urqKioqGhYWdnJ5md97fffgsLCxPts/6Vq6mp8fX11dXVZbPZiYmJrfv4Fi9ejNPAPX36VPajGnu+ycnJjo6ObDZbT08vMDCQah0SExYWZm1tzWKxOByOtbX15s2bW+W3NOhM2nc4PZBOrvwphYWFwcHBQ4cO1dTUVFZW5nA4lpaWbm5uERERZWVlJEnW1tYGBwebmprSaDQNDY1Jkya9fPmSJMmDBw9SI76dnZ35fD6VmEldXT0lJQWXX1VV1a1bt+XLl1NnfPz4cYMfqsmTJ69fv15snkyEkIqKiqWlpbe3d2ZmJi5Bcp5MTE1NbezYsZcvX8a7bd++XV9fn8FgDBgwIDo6Gu+jqamZnp5eU1OzcOHC7t27s1isIUOG4JKPHTs2ZMgQVVVVZWVlXV3dmTNnSr/GxYsXS78Djd26w4cP42miEEIcDmflypW4wmKn+/TpE3U3cLXHjh2LF+l0+r///e+2/myATk3eZ+3s7NyvX78GN126dEldXf23335rpaqRW7ZsmTRpUnl5OV78+++/HR0dEUKSFXBzc7OyskpJScHzvLu6uuKEa2KioqJGjBiB5zwDISEhlpaWJSUlP//887lz51r98cXFxSGE0tLSZNy/sef78uVLFou1efPmysrK+/fvd+/efcGCBQ2W4OLiEh4eXlhYWFFRcfbsWTqdPmbMmJZehgjIo9Txwd+tDq0LxBZCobC6uprP51dXV0vZrba2tqamprKysqysjMfjKax6nVcX+GwAGTUj7rS3t2+7+lB27txpaWnJ5/Px4tOnT6dOnXrixAl7e3uxuCQuLo4giOfPn8tSrI+Pz9ChQ1trCvhObdCgQTNnzmy78qXHnQKB4MiRI3PnzsWLUp6vp6en6LTGe/bsIQji9evXkmW6ublRHxiSJD08PBBCHz9+rK6u/u67727cuNHCK4K4s+ODdnbQtmg0GoPBYDKZ0occKSsrq6iocDgcdXV13JkSANBsCpiZMzMzc/Pmzdu2baOyhvXr1y8hIWHWrFmS/9kPHDgwYMCAPn36yFLy1q1bnz59irO2feXy8/Pb9FE2lnqvpqYGP7L09PRdu3bhlY0939ra2suXL48YMYIqbfz48SRJXrx4UbLk8+fPi6aZ09fXRwhVVlYyGIzw8PADBw44OTlJzrQMuhKIOwEAoKvJzMy0trbmcDgsFmvYsGHJyckIoeTkZCMjI4Ig9u7di3e7e/eura0tl8tlMpl9+vT5448/8Prbt29/++23bDZbXV29T58+DfbAi46OJknS1dW1ycoIBIKUlJTGupxK0tTUHDFiRFRUFEmSCKHExER1dfWQkBAZD+8a/vzzT3Nz80+fPh07dgxPqCH2+I4ePaqqqkoQhKam5oULF548eWJsbKysrIwzzdXV1W3ZssXIyIjFYvXt2xe/MkcIkSS5Z88eKysrBoPB5XJxbmZRVVVVERERAwcOLCwsvH37dnh4eJOJO969e1dZWWlkZEStwd3unz9/3uRlZmRkaGhoGBsbI4T69+9/7ty5I0eOJCQkDB48OD4+vr6+Xo5bBjoJWntXAADQfGfPnm3vKoA29+DBA3kP0dTUTExMNDAwePv27aJFi8aMGfP8+XMnJ6f79+8bGhpSuxUUFHh6evr4+JAk6eLiMmvWrKKioqqqKldX16CgoDt37pSVlXl7ezc4u8Hly5etrKxwJg3pPn78KBAI/vrrr1GjRr1586akpMTExGTlypXe3t6NvW/r379/YmLis2fP7O3t8TCjry0EGTNmTGZmpq6u7rhx43A+Y4SQ6OObP3/+4MGDBw4cOHnyZDyUc9asWWZmZosWLUIIrV+/PiYm5uTJk87Oznv27Jk5c6aZmdnAgQM3b94cGhoaHh6+cOFCBoMRGxu7YsUKXGBZWdnevXvPnj07d+7clJSUJjMxU/DMc2pqatQaJpPJYrFwApAGCYXCwsLC//znP9evXz906BCVGhkhZGlpeeTIkby8vPDw8F27dvn6+s6YMYPKoAK6AHiWAHRi1HyeAIhSU1Pr1asXQqh3794HDx7s27fvL7/8smfPHrHdcGc4/LOrq+vGjRs/f/5cWFhYXl7eu3dvJpPJZDJx4jMxVVVV79+/nzhxoiyVwTMsaGtrb9261draWllZedeuXStXrtTQ0GgsmZqFhQVC6MWLF/b29i4uLjDkuUE2NjaRkZHLli0bM2aMkpJSTU0NDjqrq6v379/v5uY2bdo0hNCmTZt+/PHH2NjY3r17R0ZGjh492t/fH5dAjXcUCoX9+vUzNjZOTk4WjSBlgYeuKysri66k0+k4z3GDDA0NCwoKunXrtnv37gZ/iRkaGv7000+vX78ePXr077//Dl+wuxJoZwegE2vX3uFAQahG0ubp06cPl8ttstET9yOsq6szNTXV0dGZPXv21q1bJVMdYYWFhSRJyvKyE/131tnevXs7ODhoaWlxudxt27ZxudxffvmlsUNwyVJemAFs6dKl7u7uy5cvP3v27O7du/HKt2/f8ng8Ozs7vMhisXR1dd+8eZOZmcnj8ZydnSXLodPpz549GzNmzLBhwyIjI3H6ZBnh/po4qzFFIBBI6amfl5dXWFh46tSpY8eO9e/fv7CwUGyH/Px8Pz+/OXPm7Ny589SpU7JXBnR8EHeCNhccHGxra6uurs5gMMzNzdetW9fgDJMyJpOTnp6wJRYsWMBkMgmCwGlEAegy6HS6UCiUXH/58uWRI0dqa2szGIx169bhlSwWKykpycnJKSQkxNTU1MvLS/LFFf4/Isv8ZOi/M3sVFRVRa1RUVIyNjbOysho7BIcs8D9RFiEhIZWVlaKhG44aN23aROVUzsnJ4fF4OPmxtrZ2g+VwudxNmzbdu3evvr5+yJAhwcHBJSUlslRAV1cXIST6TprH41VXV0vpGEqn07W1tceOHXv69On09PTQ0FBq099//71o0aJp06Y5Ojo+evRo7ty50MjexUDcCdpcUlLSypUrs7Ozi4qKQkNDo6KicO4MMYcOHcIp2aV7/PjxqFGj2qCaKDY2Fk8HCkBXUltbW1xcLDrsA8MT3urq6j58+LCsrCwsLIza1Lt3799///3jx4+BgYFnzpwJDw8XOxbHhTImeFdVVbWwsHj16pVYrbhcbmOH4B6lkNqiSUKh0NfXNyIi4sGDBzt27MArcWQZGRkp+tb8wYMH+MVkYxndMQ6HExAQ8Pjx4+7duw8fPnzt2rWfPn2SXgcTExM1NbWcnBxqTWZmJkKob9++Tdbf3NxcWVk5PT0dIZSWlubp6blw4UI3N7eHDx96eHiIzU4HugZ4qKDNqaqqLlu2TEtLS01Nbfr06W5ubomJiXl5eS0ps7HhCI3h8/mSE2wA8DW4efNmfX39gAEDxNa/ePFCKBR6e3ubmpriN/14/cePH3GMqK2tvXPnzgEDBoiFjAghHR0dgiDKyspkrIOnp2daWtq7d+/wIo/Hy8nJkZJWCZfco0cPGcv/aq1atWrJkiWrV6/29/ffvn07HoJmaGjIZDIlG47s7OyUlJRu377dZLFMJtPb2zs1NdXGxgbPACcFjUabMGHCnTt3qLFfV69eJQhCMtfBly9f8HB7SkZGRl1dnaGhYU1NTUBAwNKlS5OTk2XsNww6KYg7u6acnBwpfboV7NKlS6Jdzrt3744Q4vF4knvKHk3Km9Pu8OHDkl2IGiNvUAtARyMQCMrKympra1NTU318fIyNjefPny+2D34Dev369erq6oyMjIcPH+L1Hz9+XL58+Zs3bwQCQVpaWk5OzpAhQ8SOZbPZpqamYpPWSuHv74/rkJub++XLl8DAQD6fjwMaLy+vHj16pKamiu6PS8aB6dWrV7/CPEqy2Ldvn76+/tSpUxFCoaGhtra2s2bNKi8vZzKZ/4+9+w6I4lr/Bn5WttNBUKSJIM2GRo0iWEL0JhJRVATUxHLtUexBjCiiIooiEUuuib0RBC8msUYJlgh2LKgRC4KNptQFdoF5/zi/zLuXsixtAfl+/mJnZp85Z5byMHPOc6ZMmXL06NEdO3bk5eWVlZW9evXq7du3BgYGY8eOjYqK2r17d15e3r179xQMsSWE8Hi8qVOn7t+/v8aW+Pv7p6enr1q1qrCwMD4+PiQkZPLkyTY2NuR/P191dfVz587Fxsbm5eXJZLI7d+5MmjRJXV190aJFAoEgNja2yrGn8LFpooHyoBQl1ykpLy/fuHFj586deTyetra2nZ0dh8NRZumzAwcOfPLJJwKBQCwWm5ubBwYG0mibN2+2tbWlyyiPHDmSLjuxfft2sVgsEoliYmK++OILTU1NY2PjI0eOMAxja2tLCOFwOL169SosLGQYZunSpXRA5969eyucdOTIkSKRqKSkhG25tbU1n8/X0tKiJUJqbLmLi4uuri6t4SIUCp2cnC5fvkx3Xbp0yc7Ojp66a9euZ86cYRhm/vz5bJ0OS0tLBX3//vvv27RpEx0d/cUXX2hpabVv33737t2K+67gim3YsEEkEmloaKSnpy9atKhDhw6zZs0Si8X0QhkaGnK5XLFY3LNnTycnJxMTE7aiXo0fHIP1ilqT2n7We/fuHTJkCP0G09fX9/b2fvnyJcMw4eHhdCieWCx2c3NjGMbX11dPT09HR8fDw4NWhbS0tLx8+bKjoyNdbrdDhw7ff/99aWlp5bP4+PjweDz51cXi4+MHDBjAjupr3769o6PjxYsX6d60tDRvb29dXV2BQNC3b9/Tp0/T7e7u7oSQlStXygd3dXU1Njam69+cOnVKU1Nz7dq1tbtqLVxKSkrPnj0JIVwut1evXlFRURU+vhEjRnA4HD09vatXrzIMs3DhQvpUWltb++bNmyUlJb6+vmZmZlwu18DAYMyYMUlJSQzD5OfnT58+XV9fX0NDw8nJaeXKlYQQExOTu3fv1tgkxZ8vrfkqEAiMjIyWLl3KLlBX4fN1c3OzsLDQ0NAQCASWlpZeXl5VLpdaZ1ivqPnD361mTcm/N0FBQRwOZ+PGje/fv5dIJPTvR43Z25YtWwgh69evz87Ofv/+/X/+858JEyYwDLNy5Uo+n3/w4MGcnJx79+716tWrbdu27969Yxjm+++/J4RcuHAhNzc3IyPD2dlZXV1dKpWWlpZ27NjRzMxM/u/TwoULKwwwYhimsLBQU1OT1gukATkczubNmz98+CCRSLZv365k3tmpU6cXL17IZLIHDx58+umnQqHwyZMnDMMcO3YsICDg/fv32dnZ/fr109fXp28ZM2YMm3Eq6DvbwZycnPfv3w8fPlwgENBMurq+K3PF5s+fHx4ePnr06EePHq1atYoQcu3atcLCwqysrC+++IIQcvLkyczMzMLCQh8fH0JIYmJiTZ858s5WpHl+1snJyVwu9+DBg/WMU1ZW5uzsTP/Bo7KysoRC4aZNm+oZGZqDyp9vo0Le2fw1u99lIE+ZvzeFhYU6Ojqff/45u0XxkruUVCrV0dEZMmQIu6W0tDQsLEwikWhoaHh5ebHbr1+/TghhbwcSQtjVdWma+PTpU+afTC4yMpJtlZmZWW5uboXzfv/999bW1nl5eQzDSCQSsVg8dOjQWrWcYRgXFxf51YFpgZglS5ZUOIzOkaQFX+Tzzur6XrmDBw4cIIQ8ePBAQd9rdcUYhqF5Z35+Pn1Jn2Gx//HT90ZERCi+AkxzzUWgMTTbzzooKKhz587sN3MdlJaWRkdHOzg40P/uqLlz5/br14/+UwctWpWfb6NC3tn8YXxni5ecnJyTk/P555/X6l337t3Lycn517/+xW5RU1ObP39+UlJSQUFB79692e19+vTh8/ns2C959OE1rc8ybdo0bW1tdknlQ4cOjRo1SktLS/7448ePR0ZGnj17ltYlVlBMrlaqK0/I1iOssL26vleOTCNUWYCG7Xutrlh1cdjSdwrOCNDc+Pn5eXh4eHl5KT/BqIK4uLjo6OjTp0+zpUBDQ0MTExNPnTqlgiXmobFV/nwBkHe2eLTIRXUl2apDa63p6OhU2J6Tk0MI0dDQkN+oo6OTn5+vOKCGhsaMGTOuXr1K79jt3LmTPjJmRUREBAcHx8XF0WVUyD9TB2rb8iqx5QmrrEdYQXV9r5s6XzGAj8C6det8fHzWr19ft7e7uLgcPnyYDlskhJw4caKkpCQuLk5XV7fh2ghNpsLnC0CQd34E6PRwmv0or0OHDuR/KzlTNBurkDPl5OSYmJjUGJPOM9iyZculS5dMTU0tLS3ZXeHh4YcOHYqNjaXnpZQpJqcMtjyhgnqE8qrre93U54oBfASGDRsWHBzcIKFGjhzp5+dXYcVFAPiYIO9s8aysrAQCQUJCQq3e1bFjRz09vXPnzlXY3rVrVw0NjZs3b7Jbrl27JpVKP/nkkxpjmpiYjBs3Lioqyt/ff8GCBXQjwzC+vr7379+PiYmpcFNQ+WJyirHlCaurR1hBdX2vm/pcMQAAgFYFeWeLp6OjM2nSpOPHj+/atSs/P58WZK7xXQKBYPny5ZcuXfLx8Xn9+nV5eXl+fv7Dhw+FQuHixYuPHz9+6NChvLy8+/fvz54928jIaObMmco0ZvHixaWlpR8+fPjss8/olocPH27cuPGnn37i8XgcOZs2baptMTl5VZYnrK4eISFET0/vzZs3KSkp+fn5bdq0qbLvSp66gnpeMQAAgFakqSc2gSJKzmMtKCiYMWNG27ZtuVyunp4eraapTP3Obdu2devWTSgUCoXCnj17bt++nWGY8vLykJAQWg1UV1fX3d3977//Zv6pYUkI6dy587Nnz3bt2kWnDZmbm9MaRtSQIUN+/vln9uX9+/er/MYLCQlh6lpMrrryhEw19QhTU1Nv375tbm4uEomcnJxohaPKfaflNtkOHjp0iA4yMzExmTNnjoK+V3fF2ICmpqa03ExYWBiN07Fjx8uXLwcHB9OlAtu1a3f48OGIiAi6QIuuru7Ro0cVf3bNdo5zPf3xxx/Lli2jX0ul0nXr1llaWtLCtF26dHnx4gXDMKtXr7azs9PU1OTz+ZaWlkuXLlVySnVwcLCNjY1QKBSLxTY2NitWrJAvuUDrVopEovbt23/33XdsAUJllJWVhYaG9u/fv8L2Krtw4sSJ4ODgKotiVulj/awBGhzmszd/+F3WrNXt701UVJSSeSe0XB9lLrJy5coRI0bQMlsMw7i7u9vY2CQkJMhksjdv3ri5udGCU4MGDdq+fXt2dnZeXt4vv/zC4/G++OILZeK7urpu2rQpIyMjPz8/MjKSx+OxZbwePHggEon8/f0LCgquXr3atm3bKVOmKNnsJ0+eDBgwgBAiX95LcRfCwsIGDRr04cMHZeJ/lJ81QGNA3tn84XdZs1a3vzdKVsGEFq1RcxGJRFL51l1jB1m/fr21tTVb6/To0aMcDufevXuVj3R1dZW/WThu3DhCSGpqao2ncHd3l6+l6uHhQQh58+YNwzCenp4WFhZ0gRyGYUJCQjgcDl13SrHExMTRo0cfOnTIwcGhQt6poAsMw/j4+PTv318mk9V4CuSdAEpC3tn8YXznR+vx48ec6nl5eTV1A6vVclv+0ajVcvYNEuTp06f+/v6rV6+mVQ4IITt37uzVqxddobuC33//XX7KMy3pIJFIajzL8ePH2fiEEGNjY0JIQUFBaWnpyZMnBw0axM5F+/LLLxmGOXHiRI0xe/ToER0dPWHCBIFAUGGXgi4QQgICAhITE9mStwAArQHyzo/Nrl27Zs2aRQjx9fV99epVdf9wRERENHVLq2Vra6vgX6Xm3PJmiGGY0NBQOzs7gUCgq6s7atSox48fE0J8fHz4fD5bV+/bb79VV1fncDhZWVkLFixYvHjxs2fPOByOlZXV1q1bhUKhoaHhrFmzjIyMhEKho6MjnbOlfBBCyJkzZ7S0tNatW1dlO7du3cowjJubG30plUoTEhIcHByU6ePr169FIpGFhUVtL05ycrKOjo65ufnz588LCgrovDSKVgGrvBiB8mrsgq6u7qBBg+hCWXU+CwBAy4K882MzY8aMnJwchmFevnxJb+dAaxYQEODn5/f9999nZGRcunQpLS3N2dk5PT1969at9PE0tX379tWrV9Ovw8LCRowYQZcVffr0qY+Pz+TJkyUSyfz581NSUm7fvl1aWjp06NC0tDTlg5B/Fo4qLy+vsp0nT560sbFhFzV58+aNVCq9devWkCFDaLJrZ2dH571VeKNEIomNjZ0+fTpd+UkZMpns9evX27ZtO3/+fHh4OJ/Pf/fuHSGELqNFCYVCkUiUnp6uZMzKlOlCz549X79+fffu3TqfpYU6f/68n58f/VomkwUFBVlZWfH5fB0dna5du6akpBBCAgMD7e3ttbS0BAKBlZXVd999V1BQoEzwDRs22NraikQidXV1W1tbf39/ulQEdeXKlQEDBojFYiMjI19f31rVDy4vL9+yZYujo2OF7VV24ddff92wYUPl9dJqpaSkZP78+e3btxeLxWfOnDl16pS2tvZvv/1Wn5isadOmaWpqcjicxMRE5d9Vq4tQZQTlj4SPEvJOgI9WUVFRaGjo6NGjJ06cqK2t3a1btx9//DErK0v5elUsLpdLb5ra29vv2LEjPz9/7969tYrg6uqal5fn7+9feVdhYeGLFy/kFxqgGYaBgcG6deuSkpLS09NHjRo1d+7cI0eOVHhvUFCQkZHR2rVrlW+JqampiYlJQEDAxo0bPT09yT+LF1QoV87j8YqKipQPW4EyXejcuTMhpLqaDx+rVatWbd26dfny5fSlp6fngQMHDh8+LJFIHj16ZGlpSS9dbGzs3LlzU1JSsrKygoKCwsLC6HjcGl2+fHn69Ompqanp6elr1qzZsGHD2LFj6a6kpKRhw4a5uLhkZmYeP358z549s2fPVrLZycnJAwcOXLRoUeURHVV2wc3NTSgUuri41HZRD3mbN28+c+bM48ePw8LCCgoKGvbW+M8///zTTz/V6i21vQhVBlH+SPg4NdhIUWgEmE8A1VHme+PGjRuEkE2bNslv5PP5rq6uDMNMmDChXbt27PaQkBBCSGZmJsMwY8aMobcqqZkzZ2pra8sHEYvF3t7etQqiwPPnzwkhnp6e7JYnT54QQhYsWMBuKSkp0dbWHjhwoPwbo6OjO3fuTIsrKU8qlWZkZJw9e7ZXr15dunRJT0+/dOkSIWTjxo3yh9GkQfmwn376qfy8ImW6QAeN0JpiCqjm94BqJpNh9lit9OnTZ/z48XV7rzIUT0KVSqV79uz55ptv6Ms6XwRljiwuLv7ss88uXLhQp378f5hX1PzhfifAR6vx1o4XCASZmZn1DMIqLi6mMdktRkZG5H/XMuXz+ebm5s+ePWO3REREBAcHx8XFdezYsVan4/F4BgYGw4YNi4iISEpKCgoKokNU5Z/GSiSS4uJi2oy6UaYLtLwr7X6TU8FkMsweq61Xr17xeLy6vVcZ1S3qVlJSQvuVlJTELoJa54ugzJECgWDTpk07d+50cnI6efJk7bsCLQbyToCPViOtHS+TyRp2AXqafsmPhNPQ0OjcuXOFRaRKS0tpmX1CSHh4+KFDh2JjYzt06FDn81pZWampqSUlJVlYWGhqasov9EXHpHbv3r3OwWvsAiFEKpWSf7rfgJhmM5msAsweUzy7Tt4ff/xhZWX19u3b/fv3czgcDQ2NK1eumJmZcTgcuiLGvn37NDQ0OByOrq5uTEzMzZs3zc3N1dTUxo8fTwgpKytbuXKlmZmZSCTq3r07vWVOCGEYJiQkxMbGRiAQaGtrL126tMJ5CwsLQ0NDe/funZGRcfHixU2bNtX435fyn6PiI3v27Hns2LE9e/ZER0d/+umnUVFR1Q0HhxYNeSfAR0vx2vFcLlcmk9UhbFxcHMMw/fr1q08QeYaGhhwOJzc3V36jp6fnnTt36CN4QghdALZbt24Mw/j6+t6/fz8mJqbCrVzFsrOz6Z9kVnJycllZmampKZfLHT58+KVLl9i/c6dPn+ZwOGyGVDfVdYE9gHaZLlLVgJrPZLIKMHtM8ew6eUOHDn369Gm7du0mTZrEMExBQYGTk9PVq1fZAyZPnnzjxg2xWDxy5MhRo0b17t17woQJu3btogOIly1btnHjxi1btrx9+3bEiBHjx4+nvwf8/f19fX1nzpyZnp7+7t27ZcuWsQFzc3PXrVvn6OjIMExCQsKqVav09PQa6iIof6S1tfWePXuioqIuX77ct2/fgwcPlpaWKtMMaDFU/2gflIfxnVAdJb83Vq1axePxDh4WS+cRAAAgAElEQVQ8mJube+/evZ49exoZGdEJCmvWrCGE/Pe//6XjHefOnUv+GZo5ffp0kUj04sWLvLw8qVQ6c+ZMTU3N9+/fy2Syu3fv2tvbm5mZ0WUklQ9y6tQpTU3NtWvXVtlOS0tLBwcH+S3v37/v2LGjs7Pzy5cvs7Ky5s6d26ZNmzt37jx48KDKX2V0lKSnp6ehoeGtW7cqn6KoqEhfX//ChQu5ublSqfT27dv9+vVTV1enCwg9ePBAKBSuWLGCrlekr6/PrlekIKa8CuM7FXSBPSAgIIAQkpiYqDhyrX4PSCQSDQ0NLy8vdsv169cJIYGBgUw9BvXSscKrV6+uVRB5BQUFHA5nxIgR7BY6oWro0KF//fVXdnZ2Tk4OTYMOHTpU4b3ff/+9tbU1u5CVMmg2r6+v/8MPP0ilUoZhzp07RwgJDQ2VP0xLS4tmWkqq8Ckr04U9e/YQQg4cOKD8WeR7QfNOKi0tjRASHh7ObvnPf/5DT3fkyJFFixbRjUVFRWKxmP0ekEgkAoFgzpw5EolELBaza3QxcuM7pVKpubn5wIEDlbnIdbgItT2SevjwYYcOHTw8PGpsEgvjO5s/3O8E+JitWrUqKCgoMDCwbdu2gwYN6tixY1xcnLq6OiFkzpw5Q4YM8fb2trGxWbNmDX3a279//7S0tNmzZxsaGtrb2w8fPvz9+/eEkOLi4m7duolEImdnZ2tr6z///JOO8apVEAVcXV2TkpLk54/r6upevnzZxMTEwcHB2Nj4+vXrJ0+epLmpgjg0/a1yxJ5QKBwwYMC0adOMjY01NTU9PDw6duyYkJDQtWtXQkiXLl3Onj177tw5fX39MWPGTJ06defOnTXGJIQkJCQ4OTl16NDh2rVrd+/eNTIyGjBgAJ2oVF0X2PfeuHHD2Ni4Pk/zK0tKSiooKOjduze7pU+fPnw+nz4lr7PevXuLxWL6vL5uMjIyGIZhb3aSf0b0dunSxdHRUU9PT1tbe/Xq1dra2hXqLRw/fjwyMvLs2bPytyprlJaWlpGRceTIkf379/fs2TMjI4MO+qxw80wqldZnnIMyXaBdrs9dVQVmzJgxduzYWbNmRUZGbty4kW78+++/JRIJ/cYmhIhEovbt2z9+/Pjp06cSicTFxaVyHB6Pd/fu3aFDhzo7O2/ZsqWwsFD5Nij5OdbqyFevXi1YsODrr79ev3595SoW0KJxm7oBANCIOBzOkiVLlixZUnmXnp5ebGys/Bb275apqWmFinqampqvXr2qT5Avv/xSfuJOBfPmzduxY0d0dPTEiRPZjSYmJpX/5HTt2lVB6hkVFTV48GBzc/Mq9yqeQTJw4MAqkzPFMfv163flypXqYlbZBSo7O/vChQtr166tbm5H3TTbyWR1nj0WGhoaFxdX24G87OwxCwsLa2vroKCgb7/9lnyMs8fWrVsXFRUlP52LZo0rVqxYsWKFfFPpj7CBgUGVcbS1tVesWLFw4cIff/yxX79+Hh4e8+bN09XVrbEBylwE5Y988uTJhg0bHjx4sGTJktDQ0DZtcHfsY4NPFABqVs/y1zWysrIKDAwMDAysTyW/srKymJiY/Pz8BlxMtTFiUgEBAQ4ODj4+Pg0bttlOJsPssTqfRQGZTDZ//vzQ0ND4+Hi2ii3NLLds2SL/cDM+Pp7e8VVcKl9dXX3x4sU3btxo27btwIEDly5d+vbtW8VtUOYiKHPknTt3PD09p06d6u7ufu3aNQ8PDySdHyV8qADQLPj5+Xl4eHh5eVWYYKS8uLi46Ojo06dPyz/MrafGiEkICQ0NTUxMPHXqVINXyWm2k8kwe6w+Z6nOvHnzpk+fvnDhwkWLFq1ZsyY+Pp4QYmpqKhQKK69C1LVr1zZt2ly8eLHGsEKhcM6cObdv37azs5Ofe1SdGi9CjUeWlJQsXrx4xowZV65c+eqrr2o8I7RgTTCmFJSGeUVQHZV9b/j5+dFJxB07djx27Fhjn+7s2bO+vr6NfZamFRMTExQUJF8UXbHaftbNZzJZhYZh9pji2XWVKZ5XtG3bNjpdjGGYkpKSbt26WVhY5ObmMgwze/ZsPp+/ffv23Nzc0tLStLQ0Wjl/3LhxampqP//8c25u7t27d4cMGUKqrxvfIBehwoWt8XLVE+YVNX/IaZo15J1QHXxvtB61/azLy8tDQkI6d+7M4/F0dXXd3d3//vtvuis7O3vIkCFCodDCwmLevHm0fKOVlVVqaurt27fNzc1FIpGTk9O7d+9mzpzJ4/GMjY25XK6WltaoUaOePXtW2yAVGubj48Pj8SQSifzGtLQ0b29vXV1dgUDQt2/f06dPM/9MfK4u73R3dyeErFy5ssruu7m5WVhYaGhoCAQCS0tLLy8vmnRSFy9e7Nu3r0AgMDIyWrp0Kc2ka4wZHx8/YMAAdiRo+/btHR0dL168qKALLFdXV2NjY7pIkvJ5Z0pKSs+ePQkhXC63V69eUVFR4eHhtGyqWCx2c3MbMWIEh8PR09O7evUqwzALFy6kT6W1tbVv3rxZUlLi6+trZmbG5XINDAzGjBmTlJTEMEx+fv706dP19fU1NDScnJxWrlxJCDExMbl7926NTarbRah8YRVfrnpC3tn84e9Ws4bcAqqD743Wo0k+65kzZ+rp6TVszOTkZC6Xe/DgwXrGKSsrc3Z23r17d4O0qvFiMgyTlZUlFAorrFXbqjTSha0O8s7mD+M7AQCgCg0+mQyzx1qbxruw0HIh7wQAABXB7LFWpZEuLLRoyDsBAOB/LF++fO/evbm5uRYWFlFRUQ0bfN26dT4+PuvXr6/b211cXA4fPswuEN8gGiPmiRMnSkpK4uLilCmB+bFqjAsLLR3qxgMAwP8ICgoKCgpqvPjDhg0bNmxY48VvDkaOHDly5MimbgVAs4P7nQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqgLwTAAAAAFQBdZRagMjIyKZuAjQ78fHxBN8brQM+awAlvXr1ysTEpKlbAYpwGIZp6jZAtSIjIz09PZu6FQAAAC3D2LFjjx071tStgGoh7wQAqDUOh/PLL7+MGzeuqRsCANCSYHwnAAAAAKgC8k4AAAAAUAXknQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqgLwTAAAAAFQBeScAAAAAqALyTgAAAABQBeSdAAAAAKAKyDsBAAAAQBWQdwIAAACAKiDvBAAAAABVQN4JAAAAAKqAvBMAAAAAVAF5JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqoC8EwAAAABUAXknAAAAAKgC8k4AAAAAUAXknQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqwG3qBgAAtABXrlwpLi6W33L//n09PT32ZZ8+fbS1tVXeLgCAloTDMExTtwEAoLnz9PSMjIysbq9YLM7IyFBXV1dlkwAAWhw8ZwcAqJmXl1d1u7hcrpubG5JOAIAaIe8EAKiZq6urpqZmlbtKS0snTpyo4vYAALREyDsBAGrG5/PHjh3L5/Mr79LS0ho6dKjqmwQA0OIg7wQAUMr48eOlUmmFjTwez9vbu8p8FAAAKsC8IgAApZSXl7dr1y4rK6vC9osXLw4cOLBJmgQA0LLgficAgFLatGkzYcKECrc2DQwMnJycmqpJAAAtC/JOAABleXt7yz9q5/P5kyZNatMGv0gBAJSC5+wAALXQsWPHly9fsi9v3brVq1evJmwPAEALgn/TAQBq4euvv+bxePRrCwsLJJ0AAMpD3gkAUAsTJkyQyWTkn4fsTd0cAICWBM/ZAQBqp0uXLg8fPiSEPH782MbGpqmbAwDQYuB+JwBA7XzzzTeEkO7duyPpBACoFeSdAAC14+XlxeFwaPYJAADKQ94JAFA75ubmzs7Onp6eTd0QAIAWBuM7W4XIyEj8jQQAgGZr7Nixx44da+pWQKPjNnUDQHV++eWXpm4C/I/4+PiwsDB8Lq0BPmsABbZs2dLUTQAVQd7ZiowbN66pmwAVhYWF4XNpJfBZA1QHdzpbD4zvBAAAAABVQN4JAAAAAKqAvBMAAAAAVAF5JwAAAACoAvJOAAAAAFAF5J0ALcypU6e0tbV/++23pm7I/zh//ryfnx/9WiaTBQUFWVlZ8fl8HR2drl27pqSkEEICAwPt7e21tLQEAoGVldV3331XUFCgTPANGzbY2tqKRCJ1dXVbW1t/f/+8vDx275UrVwYMGCAWi42MjHx9fUtKSpRvdnl5+ZYtWxwdHStsr7ILv/7664YNG8rKypSPDwAA8pB3ArQwzXCth1WrVm3dunX58uX0paen54EDBw4fPiyRSB49emRpaUnzy9jY2Llz56akpGRlZQUFBYWFhXl4eCgT//Lly9OnT09NTU1PT1+zZs2GDRvGjh1LdyUlJQ0bNszFxSUzM/P48eN79uyZPXu2ks1OTk4eOHDgokWLJBJJhV1VdsHNzU0oFLq4uOTk5Ch5CgAA+B8MtAK0WnVTtwIqap6fi0Qi6d+/v/LHr1+/3trauqioiL48evQoh8O5d+9e5SNdXV1LS0vZl7SYZWpqao2ncHd3Z+MzDEOz1Tdv3jAM4+npaWFhUV5eTneFhIRwOJxHjx7VGDMxMXH06NGHDh1ycHDo0aOH/C4FXWAYxsfHp3///jKZrMZTyGuenzVAMzF27NixY8c2dStAFXC/EwD+x+7duzMyMpQ8+OnTp/7+/qtXrxYKhXTLzp07e/Xq1a1bt8oH//7772pqauzLtm3bEkIq32us7Pjx42x8QoixsTEhpKCgoLS09OTJk4MGDeJwOHTXl19+yTDMiRMnaozZo0eP6OjoCRMmCASCCrsUdIEQEhAQkJiYGBYWVuMpAACgAuSdAC3JlStXzMzMOBzOtm3bCCE7duxQV1cXi8UnTpz48ssvtbS0TExMjh49SgjZunWrUCg0NDScNWuWkZGRUCh0dHS8du0aIcTHx4fP57dv357G/Pbbb9XV1TkcTlZW1oIFCxYvXvzs2TMOh2NlZUUIOXPmjJaW1rp166psz9atWxmGcXNzoy+lUmlCQoKDg4MyfXn9+rVIJLKwsKjtRUhOTtbR0TE3N3/+/HlBQYGZmRm7y9LSkhBy79692sZk1dgFXV3dQYMGhYWFMc1vwAMAQDOHvBMa1/r167lcLofDYe9IxcTE6OnpjR8/vmkb1kI5OTldvXqVfTlnzpyFCxcWFRVpamr+8ssvz54969Sp0/Tp02UymY+Pz+TJkyUSyfz581NSUm7fvl1aWjp06NC0tLStW7fKL9i4ffv21atX06/DwsJGjBhhaWnJMMzTp08JIXQaTXl5eZXtOXnypI2NjVgspi/fvHkjlUpv3bo1ZMgQmuza2dlt3769coomkUhiY2OnT5/O5/OV7LtMJnv9+vW2bdvOnz8fHh7O5/PfvXtHCNHU1GSPEQqFIpEoPT1dyZiVKdOFnj17vn79+u7du3U+CwBA64S8E/7PsmXL9PT0OHJEIpG5ufmYMWNOnz5d57B+fn5fffWV/JZ9+/Z9+PDh6NGj2dnZ9Wnw0qVLra2tNTU1xWKxtbX1vHnzXr16RTuir68v3xEej9e2bVsnJ6e1a9dmZWXV56TNlqOjo5aWloGBgZeXV2FhYWpqKt3O5XLt7OwEAoG9vf2OHTvy8/P37t1bq8iurq55eXn+/v6VdxUWFr548YLeYqTo/CEDA4N169YlJSWlp6ePGjVq7ty5R44cqfDeoKAgIyOjtWvXKt8SU1NTExOTgICAjRs3enp6EkLo1HX5Z/eEEB6PV1RUpHzYCpTpQufOnQkh9+/fr/NZAABaJ+Sd8H+Cg4OfPHlCv7a0tCwrK0tOTh4yZMjx48eHDx++adOmhjrRN998o62t7enpqa+vX584ly9fHjVq1OvXrx8+fKihobFt27Z+/frl5OQEBwc/e/aMHmNjYyOTyR4/fhweHp6Wlubv729nZxcfH98Q/Wim6O1DmUxWeVfv3r3FYvHjx48b6lwZGRkMw7A3OwkhdKxkly5dHB0d9fT0tLW1V69era2tvWvXLvk3Hj9+PDIy8uzZs/K3KmuUlpaWkZFx5MiR/fv39+zZMyMjgw76LC0tlT9MKpWKRKI6d0qZLtAu1+euKgBA64S8E6rWpk0bExOTrVu30pebN29uqMijR4/OycmJiIio29sTEhIWL15Mv54xY4aWllbHjh2XLVtGCHn9+vXJkycrHM/lci0tLb29vf/880+xWJyVlTVy5Mj8/Pz6dKHlEggEmZmZDRWtuLiY/JOoUUZGRoQQ+ZvKfD7f3Nyc/U+AEBIREREcHBwXF9exY8danY7H4xkYGAwbNiwiIiIpKSkoKIgOUZWv5SmRSIqLi2kz6kaZLtC8lnYfAACUh7wTFNHS0tLQ0CCEvHv3TiqVlpeXBwcH29raCgQCXV3dr776in3UqGCXvK1bt/J4PPr4u6Cg4Oeff+bz+RwORywWX7p0ycPDQ19fX19ff8WKFfT49PR0Hx+fzp07C4VCXV1dOzu7/v379+7dmxCSkJBAJ74QuRF+Vd7nozp16kSLPmZmZh44cKDBrlHLIZPJcnJyTExMGiogTb/k66hraGh07tz54cOH8oeVlpZqa2vTr8PDww8dOhQbG9uhQ4c6n9fKykpNTS0pKcnCwkJTU/Ply5fsLjomtXv37nUOXmMXCCFSqZT8030AAFAe8k5QJDMzkw53MzEx4fP5vr6+fn5+5eXlKSkpS5YsOXny5MCBA9+8eUMIUbBLno+PDx2ZR02bNo1OcCkqKhKJRPv27fvXv/71/v37devWXb9+vayszNXVNTw83NraOiMjY+7cuY8fP+ZwOL169aoQ9u+//6Zf0JS0OgMGDKBfxMXF1eeytFBxcXEMw/Tr148QwuVyFeToSjI0NORwOLm5ufIbPT0979y58/z5c/pSIpG8fPmyW7duDMP4+vrev38/JiaG/jOjpOzs7Aqz0JKTk8vKykxNTblc7vDhwy9dusROezp9+jSHw2Hn19dNdV1gD6BdbteuXX3OAgDQCiHvhKrRDJJd+mX+/PmFhYXbt28nhHz11VdGRkbTp08nhOTk5Pz0008Kdil/Rjs7O3V1dTYrffDgwe3bt2/dukUIGTVqlJaWlre3NyGEYZgzZ87Iv5FhmEOHDhFCPD09u3btquAUbOUgOg+6NSgvL//w4UNpaem9e/cWLFhgZmY2efJkQoiVldX79+9jYmJkMllmZqb8LUM9Pb03b96kpKTk5+fLZLLTp09XV0dJLBZ36tSJTudiLVq0yNzcfPLkyampqdnZ2b6+vkVFRcuWLXv48OHGjRt/+ukn9oY3RYcOe3l5tWvX7vbt25XPoq6ufu7cudjY2Ly8PJlMdufOnUmTJqmrqy9atIgQ4u/vn56evmrVqsLCwvj4+JCQkMmTJ9vY2CiOqVh1XWAPoF2ursAnAABUB3knVOHZs2dqamqdOnW6cOHCwIEDjx49umTJkqSkJDpNmN7mMTQ05PF4hJDr168r2FXbU7ODBaVSKVt6id7Nqq6Uz6ZNm27duuXs7Lx7927FwdmA7BctzrZt2/r06UMI8fX1HTly5I4dO7Zs2UII6d69+/Pnz3/66Sc6+PWLL75ITk4mhBQXF3fr1k0kEjk7O1tbW//555/0Cs+ZM2fIkCHe3t42NjZr1qyhj4z79++flpY2e/ZsQ0NDe3v74cOHv3//XnF7XF1d2U+f0tXVvXz5somJiYODg7Gx8fXr10+ePOng4KC42qVUKs3IyKiy3rtQKBwwYMC0adOMjY01NTU9PDw6duyYkJBA/8fo0qXL2bNnz507p6+vP2bMmKlTp+7cubPGmISQhIQEJyenDh06XLt27e7du0ZGRgMGDLh06ZKCLrDvvXHjhrGxcX2e5gMAtE7cpm4ANEeWlpZ0nJw8+sCd/DNjmhAiFAplMllBQYGCXfVphoODQ6dOnZ4/f37ixAlvb296U1NXV3f06NHsMREREcuWLfv6669/+umnygvPVMAuq12fwYVNa+7cuXPnzpXfMmfOHPZrWrxTfq+mpmaF+5GUnp5ebGys/JaNGzfSL0xNTVNSUtjtX375pfzEnQrmzZu3Y8eO6OjoiRMnshtNTEwqF07q2rWrgtQzKipq8ODB5ubmVe5VvP7QwIEDaT38WsXs16/flStXqotZZReo7OzsCxcurF27tuX+9wIA0FRwvxOUxc4RpkUTCSH0LpeRkZGCXfU5I5fL/eOPP0xNTa9cuaKnp3fgwIFRo0bFxsaamprSAw4fPjx58uTQ0NADBw7UmHQSQtgSQk5OTvVpWAsiP+mnMVhZWQUGBgYGBtbnf4yysrKYmJj8/HwvL6+GalhjxKQCAgIcHBx8fHwaNiwAQGuA+52gLAsLC5FIVFRURMsWpqen07qJ9vb2CnbV86RHjhx59erVo0eP6Ig9efv27fvuu+9OnTr12WefKROqrKwsOjqaEKKrqzthwoR6NgxYfn5+BQUFXl5ehw8flp/0rby4uLjo6OjTp0/LlwKtp8aISQgJDQ1NTEw8deoUHUkCAAC1gvudoCyhUEif8P7+++9v376lc4Z0dXWnTZumYFd9zpidnR0QEMAwjK2tLZ2DoqGh0bdv31OnTj1+/Pjf//53Zmami4uL/CSVUaNGyUcoLy+XyWRlZWXPnj2bOHHi33//ra6ufvToUV1d3fo0rEVYvnz53r17c3NzLSwsoqKiGvVc69at8/HxWb9+fd3e7uLicvjwYXbWV4NojJgnTpwoKSmJi4trDd8/NTp//ryfnx8hZMOGDba2tiKRSF1d3dbW1t/fv8LAjPLy8i1btjg6OiofXHHMK1euDBgwQCwWGxkZ+fr6so9ZlFFdY2QyWVBQkJWVFZ/P19HR6dq1a0pKyq+//rphw4Y6PDQoKSmZP39++/btxWLxmTNnTp06pa2t/dtvv9U2TpWmTZumqanJ4XASExOVf1etOl5lBOWPBFCEgVbgl19+qfGz3rp1q/wCQgYGBp9//nmFY0pLSwMDAzt16sTlcnV0dEaMGPHgwQPFu1asWMEuY9i1a1e6XDt9aWFhQWc305cuLi5FRUWGhob0pZaWVkJCwsGDByusgkgIEQqF1f0GHzlyJF3ws8J2Pp9vbW09Z86cp0+fNsYVrhtlPhf4OHxkn/XKlStHjBiRl5fHMIyrq+umTZsyMjLy8/MjIyN5PN7QoUPZI588eULrl/Xo0UP5+ApiPnjwQCQS+fv7FxQUXL16tW3btlOmTFEyrILGuLu729jYJCQkyGSyN2/euLm53b9/n2GYsLCwQYMGffjwQfnGMwyzbt06a2vrDx8+/Oc//zl27Njvv/+upaX166+/1iqIAkePHiWE3LlzR8nj69DxypQ/sg7Gjh07duzYhooGzdnH83sQFGihf/Py8/OdnZ0HDhxYWlpKt6Snp9NpIufPn6/x7TKZrLi4uKioqLi4uJFbWkct9HOBOlDNZy2RSPr379/YQdavX29tbV1UVERfuru7s18zDOPh4UEIefPmDcMwiYmJo0ePPnTokIODQ63yTgUxPT09LSwsysvL6a6QkBAOh/Po0aMaYypozNGjRzkczr1796p8o4+PT//+/WUymfLt79Onz/jx45U/vrYU551SqXTPnj3ffPMNfVnnjitzZHFx8WeffXbhwoU69eP/Q97ZeuA5OzRf+/btu3z58oQJE9hbnoaGhnRpInalIgW4XK5AIBAKhcpMOQL4COzevTsjI6NRgzx9+tTf33/16tVCoZBuOX78OPs1IcTY2Jj8U/6iR48e0dHREyZMqO3PYHUxS0tLT548OWjQILaYwJdffskwjOKKB5SCxuzcubNXr17VFWQNCAhITEwMCwtTvv2vXr1q1BHA1dVSKCkpoX1JSkoKDg6mG+vccWWOFAgEmzZt2rlzp5OTU+VligEqQ94JzZe9vT2Hw4mIiEhOTi4pKUlJSVmwYMGDBw+mTJlSXXEcgI8DwzChoaF2dnZ04dlRo0bRagw+Pj58Pp8dt/rtt9+qq6tzOJysrKwFCxYsXrz42bNnHA7Hyspq69atQqHQ0NBw1qxZRkZGQqHQ0dGRFpxSPkjlhm3dupVhGAUrQiUnJ+vo6DTsTygb8/nz5wUFBWZmZuwuS0tLQsi9e/fqHFwqlSYkJMjXZ61AV1d30KBBYWFhDMMQQs6cOVPdSgqEkD/++MPKyurt27f79++nQ9KvXLliZmbG4XC2bdtGCNm3b5+GhgaHw9HV1Y2Jibl586a5ubmamhpdlKusrGzlypVmZmYikah79+70NjkhhGGYkJAQGxsbgUCgra29dOnSCuctLCwMDQ3t3bt3RkbGxYsXN23aVGM5kRo7ruSRPXv2PHbs2J49e6Kjoz/99NOoqKjqai0DEIJnfK1Dy32ee+zYMUdHRy0tLTU1NV1d3YEDB+7Zs4d9xNbStdzPBWqrtp/1ypUr+Xz+wYMHc3Jy7t2716tXr7Zt2757945hmAkTJrRr1449MiQkhBCSmZnJMMyYMWMsLS3ZXTNnzlRXV3/48GFxcXFSUlKfPn00NTVTU1NrFaSCTp062dvbV94ulUpfvXoVHh4uEAgOHjxYYe+nn35aq+fs1cW8ePEiISQkJET+MJFI5OLionzYCo158eIFIcTBwWHw4MHt27cXCAS2trbbtm2T/z1DZ1DR59q///67pqZmYGCgglO0a9du0qRJ7Mu0tDRCSHh4OH358OFDsVjMHuDn5/fzzz/Tr5csWSIQCKKioj58+LB8+fI2bdrcuHGDYZjvv/+ew+Fs3rz5w4cPEomErg9H25OTk7N27dru3btv2rSpoKCgYTte2yNTU1N9fHw++eSTAwcO1GpkAp6ztx6oo/1DFPIAACAASURBVATNGv1l1NStaFyRkZFN3QRodPHx8cofXFRUFBoaOnr0aFqNv1u3bj/++GPfvn137drl7+9fq/NyuVw7OztCiL29/Y4dO/r06bN3796VK1fWKgirsLDwxYsXX331VeVdpqam6enp+vr6GzduZFe7rafKMenU9QpzDXk8nvyKWbVFhwQYGBgEBATY2tqqqakFBwfPnTtXR0eHLbjWuXNnQsj9+/cdHBxcXV0VrKSgDDs7uy1btsycOXPo0KFt2rQpKSn597//TQgpLi7esWOHu7v7mDFjCCErVqzYvHnz3r17u3TpsmXLls8//5yuDUsIYadOymSyHj16mJubX7lyhY5BatiO1/ZIU1PTH3744dGjR59//vlvv/2GX25QGfJOgCbWUH+k4aORlJRUUFDQu3dvdkufPn34fH6VyzIpr3fv3mKxmF09oQ4yMjIYhqmyJGpaWlpOTs6dO3f8/Px27doVGxvL1qaos8ox6aBPWh6YJZVK6UKvdUNHPXbp0oWtMbR69eqdO3fu2rWLTapol2l94gYxY8aMP/74Y9asWZ9//jlb5uzvv/+WSCR0AVhCiEgkat++/ePHj58+fSqRSFxcXCrH4fF4d+/eDQ8Pd3Z2njRp0owZM9TV1ZVsgzIdr+2Rr1692rRp05UrV9avX09HDgBUgPGd8BHatGmToaEhh8P58ccf6ZYGqZ8XGBhob2+vpaUlEAisrKy+++67KhfpqW11vaZ+6AGqwA7UUwZd0FVDQ0N+o46OTn5+vvJBqiQQCDIzM+v89uLiYvJPFlIBj8czMDAYNmxYREREUlJSUFBQ3VtZfUw6JlX+dqNEIikuLq7P0mj0vVlZWewWPp9vbm7+7NkzdgvNa2n3G8q6desKCgrkp3AVFhYSQlasWMEWJH758qVEIqFL3RoYGFQZR1tbe8WKFX/99Vd5eXm/fv0CAwM/fPigTAOU6bjyRz558uTf//73mDFjBgwYcP369W+++YYtmQcgD3knfISWLFly9epV+S1M9SuDKy82Nnbu3LkpKSlZWVlBQUFhYWG0vEsFP//8M62cD1A3Ojo6hJAKWWZOTo6JiUl9wspksnoGoemX4jrqVlZWampqSUlJdT6LgpgWFhaampovX75kdz19+pQQ0r179zoH19DQ6Ny588OHD+U3lpaWyi++JZVKyT/dbxAymWz+/PmhoaHx8fFr166lG2lmuWXLFvn/WOLj4+ldXsXl8dXV1RcvXnzjxo22bdsOHDhw6dKlb9++VdwGZTquzJF37tzx9PScOnWqu7v7tWvXPDw82rRBagHVwjcHtAqurq65ubkjRoyoTxANDY2ZM2fq6elpamqOGzfO3d39zJkzdMYAQAPq2rWrhobGzZs32S3Xrl2TSqWffPIJIYTL5cpksjqEjYuLYximX79+dQ5CHyPk5uayW7Kzsys8Tk1OTi4rKzM1Na1DC2uMyeVyhw8ffunSJXbG9OnTpzkcjoL59crw9PS8c+fO8+fP6UuJRPLy5Uv5mkG0y+3atavPWeTNmzdv+vTpCxcuXLRo0Zo1a+jwX1NTU6FQWPk5SdeuXdu0aUPnVCkmFArnzJlz+/ZtOzu7ZcuW1Xh8jR2v8ciSkpLFixfPmDHjypUrVQ78BagAeSeAIgzDHDt2bNeuXYSQ33//XX5CQ9u2bQkhEomk8ruqq64HoAyhULh48eLjx48fOnQoLy/v/v37s2fPNjIymjlzJiHEysrq/fv3MTExMpksMzNT/uafnp7emzdvUlJS8vPzaVpZXl7+4cOH0tLSe/fuLViwwMzMbPLkybUNwhKLxZ06daKPfSl1dfVz587Fxsbm5eXJZLI7d+5MmjRJXV2dnQFTHS8vr3bt2t2+fbvyLsUx/f3909PTV61aVVhYGB8fHxISMnnyZBsbG8UxFVu0aJG5ufnkyZNTU1Ozs7N9fX2Liork8zbaZZqQnT59WkEdJWVs377d2Nh49OjRhJCgoCB7e/sJEybk5eUJhcIpU6YcPXp0x44deXl5ZWVlr169evv2rYGBwdixY6Oionbv3p2Xl3fv3j36G6k6PB5v6tSp+/fvr0/HK1zM6o4UCASxsbFVjj0FqFqTDHUCFVOmhsuWLVvEYjGHw+nVq5ehoSGXyxWLxT179nRycjIxMWGLxrHHX7p0yc7Ojg527Nq165kzZxiG2bt3Lx3VrqOj89///vfGjRtmZmZt2rTx9vZWcOoffvhBIBAYGBjMnDmTFuno379/QkIC3VteXr5582ZbW1u6KPDIkSPZtUkU7EpOTiaE7Ny5k2GYy5cv07svtI7J9u3bxWKxSCSKiYn54osvNDU1jY2Njxw5Qt9YWlpK17gTCoX6+vrm5uYODg5VrpI3cuRIkUhUUlJCW7Jx40Zra2s+n6+lpUVPV+Mqdqij1HrU9rMuLy8PCQnp3Lkzj8fT1dV1d3f/+++/6a7s7OwhQ4YIhUILC4t58+bRUo5WVlapqam3b982NzcXiUROTk7v3r2bOXMmj8czNjbmcrlaWlqjRo169uxZbYNUaJiPjw+Px5NIJOwWNzc3CwsLDQ0NgUBgaWnp5eXFLp8YHx8/YMAAdvBl+/btHR0dL168yDCMu7s7IWTlypVVdl9BTIZhLl682LdvX4FAYGRktHTpUnZBMsUxFTSGYZi0tDRvb29dXV2BQNC3b9/Tp0/Lv9fV1dXY2JiWDTp16pSmpubatWurPEtKSkrPnj0JIVwut1evXlFRUeHh4XRYqlgsdnNzGzFiBIfD0dPTu3r1KsMwCxcupE+ltbW1b968WVJS4uvra2ZmxuVyDQwMxowZk5SUxDBMfn7+9OnT9fX1NTQ0nJycaEUCExOTu3fvVtmM+ne88sVUfInqCXWUWg/8zWsVlPybt2rVKkLItWvXCgsLs7KyvvjiC0LIyZMnMzMzCwsLfXx8CCGJiYn04GPHjgUEBLx//z47O7tfv376+vp0u4LSdAooKDSooJChgl3yeSdTqX7e999/Twi5cOFCbm5uRkaGs7Ozurq6VCplGGbdunVqamonTpyQSCS3bt1q167d4MGDKze4sLBQU1PTx8eHDVhddT0FkHe2Hk3yWdNhIQ0bMzk5mcvlVq7QWVtlZWXOzs67d+9ukFY1XkyGYbKysoRC4aZNmxo2bDPXSBezOsg7Ww88Z4eK7O3txWKxvr6+t7c3IcTMzKxt27ZisZiWEmSLsIwdO3bVqlW6urp6enpubm7Z2dl0niwtTbd///7Dhw8fPXqULU1XI1poUCAQ0EKD+fn5e/fulS9kqK2tTQsZZmVl7dq1S8EuJXtKK9IbGBh4eXkVFhampqYSQmJiYj755BM3NzeRSNSrV6+RI0deunSJziqQFxQUZGRkRCcEFBUVsdX1dHR0RCIRW10PoGkpngNUB1ZWVoGBgYGBgVUWc1BSWVlZTExMfn6+l5dXQzWsMWJSAQEBDg4O9B/vVqLxLiYA8k6oFp/PJ3Kl8uhyw1XORaC72L9wM2bMGDt27KxZsyIjIzdu3FiHU7OFBhUUMmzAGoe0p7Rr9Jkdu6usrIzH41WoU338+PHIyMizZ8/SQs0Kquu1TufPn6fru2zYsMHW1lYkEqmrq9va2vr7+1couF1eXr5lyxa2KKAyFMe8cuXKgAEDxGKxkZGRr6+v4inAFVTXGJlMFhQUZGVlRYdzdO3aNSUl5ddff92wYUODZ3Utgp+fn4eHh5eXl/wEo1qJi4uLjo4+ffp0laVAm09MQkhoaGhiYuKpU6cadb315qaRLiYAQd4JdXby5MnBgwcbGBgIBILvvvuuwt7KpelqixYaVFDIsJFqHA4fPvzWrVsnTpwoKiq6efNmTEzMV199JZ93RkREBAcHx8XFdezYkW5RXF2vtVm1atXWrVuXL19OCLl8+fL06dNTU1PT09PXrFmzYcMG+dWnkpOTBw4cuGjRoirnZlVHQcykpKRhw4a5uLhkZmYeP358z549s2fPVjKsgsZ4enoeOHDg8OHDEonk0aNHlpaWBQUFbm5uQqHQxcWFfh82Q8uXL9+7d29ubq6FhQVbmbyhrFu3zsfHZ/369XV7u4uLy+HDh9kF4htEY8Q8ceJESUlJXFycrq5uA4Zt/hrjYgJQyDuhLlJTU93d3du3b3/t2rXc3NwNGzbI762yNF2tsIUGFRQybKQahwEBAZ999tnkyZO1tLRGjx49btw4+WKc4eHhhw4dio2N7dChA7tRmep6qldUVFSr+4gNEiQ4ODgiIiIyMpLeCebz+d9++62BgYGGhoaHh8eoUaP++OMPWlbw7t27y5Ytmz17toODQ62apCDmmjVr2rdvv3r1anV19f79+/v6+u7bt0+Z5XkUNCYiIiImJubYsWOffvopl8s1MjI6ceIEXVFm/vz5PXr0GD58eIXlc5qJoKAgOuntxYsXjbHY7LBhw4KDgxs8bLMycuRIPz+/Co87AKA+kHdCXdy/f18mk82ZM6dTp05CobBC2aAqS9PVCltoUEEhQ8U1DussKSnp2bNnmZmZMpksNTV1x44d9FYHwzC+vr7379+PiYmpcJNV+ep6qrR79+763G+uQ5CnT5/6+/uvXr2aJuKEkOPHj7NfE0KMjY3JP2s99+jRIzo6esKECVUufqNAdTFLS0tPnjw5aNAg9rvxyy+/ZBjmxIkTNcZU0JidO3f26tWryoqGhJCAgIDExMSwsLBadQEAoNVC3gl1YWZmRgg5f/58cXFxcnKy/JDK6krT1RizykKDCgoZKq5xWGdz5841MzOrPGfi4cOHGzdu/Omnn3g8HkfOpk2baltdr7YYhgkNDaWTrnR1dUeNGkXv4fn4+PD5fPZZ2Lfffquurs7hcLKyshYsWLB48eJnz55xOBwrK6utW7cKhUJDQ8NZs2YZGRkJhUJHR0f6qSkfhBBy5swZBZULt27dyjCMggreycnJOjo65ubmDXhx2JjPnz8vKCig35mUpaUlIeTevXt1Di6VShMSEhTckdXV1R00aFBYWBjTEAtiAQB8/JpuKj2ojjI1XMLCwugQ8o4dO16+fDk4OJiugdauXbvDhw9HRETQtTp0dXWPHj3KMIyvr6+enp6Ojo6Hh8e2bdsIIZaWlg4ODgpK0yk4u4JCgwoKGVa3a/PmzbS16urqo0ePrlA/j9bvJIR07tz52bNnu3bt0tLSIoSYm5s/efIkNjZWX1+f/QHh8Xh2dnbR0dH379+v8icoJCSEqWt1PSVr6ygoFzVhwoR27dqxR4aEhBBCMjMzGYYZM2aMpaWl/BWurlKV8kF+//13TU3NwMDAKtvZqVMne3v7ytulUumrV6/Cw8MFAkHl+juffvppjx49arwINcak95vpx8ESiUQuLi7Kh63QmBcvXhBCHBwcBg8eTCvL2trabtu2jdZxpOgMKtTMAqgP1FFqPfB7sFVo/n/zGqPQYN1s3759wYIF7MuSkpKFCxcKBAL5QtkNRZnPRSKRaGhoeHl5sVuuX79OCKHJX63yTm1tbfbljRs3CCGrV6+uVRAFCgoKOBzOiBEjKu+i/wPo6+v/8MMPtEiqvLrlnZVjnjt3jhASGhoqf5iWlpajo6PyYSs0hv6zMXTo0L/++is7OzsnJ4cu5XLo0CH2mD179hBCDhw4oDhy8/8ZBGhCyDtbDzxnh+aiOZSkeffunY+Pj3zBUT6fb2ZmJpPJ6rYidv01YLkoeWylqno38P9kZGQwDFNl1ZW0tLSMjIwjR47s37+/Z8+e9R91WmVMOuizwhQfqVQqEonqfBY63LNLly6Ojo56enra2tqrV6/W1taWH0dBu5yenl7nswAAtB7IO0EVHj9+zKle8ylNLBKJeDze7t2709PTZTLZmzdvfv7555UrV3p5edFn8arXSOWiyD+VquoZhFVcXEz+SdQq4PF4BgYGw4YNi4iISEpKCgoKqv/pKsekQynkRxJLJJLi4mJ2ecA6oO/Nyspit/D5fHNz82fPnrFbaF5Luw8AAIoh7wRVsLW1VXDXvVOnTo1XaLBWtLW1z5079+DBA2tra5FIZG9vv3fv3uDg4P379zdVkxqpXBRbqapejZND0y/FN62trKzU1NSSkpIa6qTyMS0sLDQ1NV++fMnuevr0KSGke/fudQ6uoaHRuXPnhw8fym8sLS2lQ58pupZVfe6qAgC0Hsg7oek1dqHBWnF2dv7jjz9yc3NLS0tzcnL++uuvOXPmcLncpmqP4nJRXC63bgMA2EpV9Qkiz9DQkMPhyC9gk52dPX78ePljkpOTy8rKTE1N63wWBTG5XO7w4cMvXbpUXl5Od50+fZrD4SiYX68MT0/PO3fuPH/+nL6USCQvX76UL6tEu0zHmwIAgGLIOwGaNcXloqysrN6/fx8TEyOTyTIzM+Xv9unp6b158yYlJSU/P5+mlVVWqqpVkNOnT1dXR0ksFnfq1Iku3USpq6ufO3cuNjY2Ly9PJpPduXNn0qRJ6urqixYtUtxlLy+vdu3a3b59u/IuxTH9/f3T09NXrVpVWFgYHx8fEhIyefJkGxsbxTEVW7Rokbm5+eTJk1NTU7Ozs319fYuKiujsIop2uboCnwAAIA95J0Bzt2rVqqCgoMDAwLZt2w4aNKhjx45xcXHq6uqEkDlz5gwZMsTb29vGxmbNmjX0aW///v3T0tJmz55taGhob28/fPjw9+/fE0KKi4u7desmEomcnZ2tra3//PNPOhyzVkEUcHV1TUpKKioqoi+FQuGAAQOmTZtmbGysqanp4eHRsWPHhIQEuthPQkKCk5NThw4drl27dvfuXSMjowEDBly6dIkQIpVKMzIyqqz3rjhmly5dzp49e+7cOX19/TFjxkydOnXnzp30jQpiKm6Mrq7u5cuXTUxMHBwcjI2Nr1+/fvLkSfmKnjdu3DA2Nq7P03wAgNaDw6DccSsQGRnp6emJz7q5UeXnMmvWrGPHjmVnZzfeKZ4+fWpnZ7d3796JEyfWJ055efngwYMnT548derUhmpbY8QkhGRnZ5uYmKxdu3bx4sWKj8TPIIACHh4ehJBjx441dUOg0eF+J0Br0diVqqysrAIDAwMDAyuv9qS8srKymJiY/Pz8Bqxy0BgxqYCAAAcHBx8fn4YNCwDwsULeCQANxs/Pz8PDw8vLS36CUa3ExcVFR0efPn26ylKgzScmISQ0NDQxMfHUqVM8Hq8BwwIAfMSQdwJ8/JYvX66ySlXr1q3z8fFZv3593d7u4uJy+PBhdr34BtEYMU+cOFFSUhIXF6erq9uAYQEAPm5NVh0GAFQmKCioQaq1K2nYsGHDhg1T2emaxMiRI0eOHNnUrQAAaGFwvxMAAAAAVAF5JwAAAACoAvJOAAAAAFAF5J0AAAAAoAqYV9SK0MK80HzQJRbxubREhYWFAoGAy1X2Vyg+awAFEhIS+vXr19StAFXAekWtQnx8fGhoaFO3AuDjERUV1a9fPxMTk6ZuCMBHon///osWLWrqVkCjQ94JAFBrHA7nl19+GTduXFM3BACgJcH4TgAAAABQBeSdAAAAAKAKyDsBAAAAQBWQdwIAAACAKiDvBAAAAABVQN4JAAAAAKqAvBMAAAAAVAF5JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqoC8EwAAAABUAXknAAAAAKgC8k4AAAAAUAXknQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqgLwTAAAAAFQBeScAAAAAqALyTgAAAABQBeSdAAAAAKAKyDsBAAAAQBWQdwIAAACAKiDvBAAAAABVQN4JAAAAAKqAvBMAAAAAVIHb1A0AAGgBIiIi8vLy5LecP38+JyeHfTl69Oi2bduqvF0AAC0Jh2GYpm4DAEBzN2XKlH379vF4PPqyrKysTZs2HA6Hfq2hoZGZmcnn85u0jQAAzR2eswMA1Mzb25sQIvtHeXl5aWkp/VpNTc3T0xNJJwBAjXC/EwCgZmVlZYaGhu/fv69y759//jl48GDVtggAoOXB/U4AgJqpqalNmDChypuaBgYGzs7Oqm8SAECLg7wTAEAp3t7eUqm0wkYej/f111+rqak1SZMAAFoWPGcHAFCWubl5ampqhY03btzo3bt3k7QHAKBlwf1OAABlTZw4kZ3STpmZmSHpBABQEvJOAABlTZw4USaTsS95PN6UKVOasD0AAC0LnrMDANSCnZ3d48eP2ZdJSUn29vZN2B4AgBYE9zsBAGrhm2++oY/aORxOt27dkHQCACgPeScAQC2MHz++tLSUEMLlcr/55pumbg4AQEuC5+wAALXTt2/fGzducDicly9fmpqaNnVzAABaDNzvBACoHXqbs1+/fkg6AQBqBXknAEDteHh4qKmpff31103dEACAFobb1A1ojV69enX16tWmbgUA1F2PHj34fH5kZGRTNwQA6sjU1LR///5N3YpWB+M7m0BkZKSnp2dTtwIAAKD1Gjt27LFjx5q6Fa0O7nc2GWT80IA8PDwIIfgd2hrgswaoP/pzBKqH8Z0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqoC8EwAAAABUAXknAAAAAKgC8k4AAAAAUAXknQAAAACgCsg7AQCgaqdOndLW1v7tt98UHzZlyhShUMjhcIqLi+t8rvPnz/v5+RFCNmzYYGtrKxKJ1NXVbf8fe3ceT1X+Pw78fXHd1b0uEdmySypaJtEyMppKaRRRmlKTtiktarQnIiIMaWZap5WKpmbSNmXappSmtGgZlGxFyHotF+f3x/s353s/l3vda5fX848ezvY673POdXs5783MbMuWLeXl5dJEaPWBWGNjY0REhI2Njch6gUAQFBRkZGSkqKiorKxsYWGRlZXVlsL4+/ubm5tzOBwajWZkZPTDDz9UVlYihH7//feQkJCGhgbpy0yqra1duXKlhoYGk8m8fPmylA9OSgsXLlRSUqJQKKmpqdIfJe5+3rlzx9bWlslkampq+vr61tbWNnt4G58m6LYg7wQAANA8KafzPXz48Nq1a9tyom3btkVFRW3cuBEhdPv2bS8vr+zs7IKCgoCAgJCQEBcXF2mCtPpAhFB6evrYsWPXrFnD5/NFNrm5uR09evTEiRN8Pv/ly5eGhoY4TWx1YZKSkpYvX56VlVVUVBQUFBQZGYnnbHRycqLT6fb29qWlpVIWm7R79+7Lly+/evUqMjKysrKyfedhPnDgwP79+2U6RNz9TEtLmzBhgr29/cePH8+ePXvo0KGlS5c2G6EtTxN0awTodKdOnYI7D9qXi4uLi4tLV5cCdIbu+aw3bdqEEKqurm66ic/njxo1SsKxO3fuNDExIY91dnYWjoNzsvz8/BbL0OoDU1NTp0+ffvz4cUtLyyFDhghvio2NpVAoT58+bTGI9IVxdHSsr68nN82cORMhlJ2djRe9vb1HjRolEAhkOt2IESNmz54tayGlFxsbixB6/Phxs1vr6uoOHTo0d+5cvCjhfrq5uenr6zc2NuLF0NBQCoXy8uXLpjHF3cCamprx48dfv369jVfUPX+PegN43wlAL9W+NXHtRfrKVnG1eBJIjill9V+zZKqibUt1ardCEMSZM2f27dtHrqFQKE13O3jwYGFhobggGRkZW7Zs2b59O51Ox2vOnj1L/owQ0tLSQghJ84qx1QcOGTIkISHBw8ODRqOJbPrpp5+GDh06aNCgFoNIX5gLFy7Iy8uTm/r06YMQIt8L+vn5paamRkZGynS63NxcKpUqayGl1+yTRQjV1tbiW5SWlhYcHIxXiruf9fX1iYmJ48aNI6NNmjSJIIjz5883jSzuBtJotLCwsJ9++mn06NGJiYntcnWgM0HeCUAvRbRrTVy7kL6yVUKtqAQSYkpf/deUrFW0balOlcnw4cMpFAqFQhk8eHBOTo7IVj8/PxUVFTqdvmPHjoaGhq1bt+rq6jIYjMGDB+M6mTt37ujq6lIolD179uBDGhoagoKCTE1NGQxGnz599PX1g4KC8Os6hJCcnFxiYuKkSZO4XK6mpuahQ4cQQqtWrfLx8cnMzKRQKEZGRk0LGRUVRRCEk5OTuKtIT09XVlbW09OT9fJbfSCprq4uOTnZ0tKy1RGkKUxeXh6DwdDX18eLPB5v3LhxkZGR+Df08uXLHA4nMDBQXOQ///zTyMjo/fv3R44coVAobDZb5MH9+uuvbDabQqHweLxz5849fPhQT09PXl5+9uzZCKFmHz1CiCCI0NBQU1NTGo3G5XLXrVsnct6qqqrw8PDhw4cXFhbevHkzLCxMU1NT8k148+ZNZWWlrq4uucbQ0BAh9PTp05bu3//cQCsrqzNnzhw6dCghIWHkyJHx8fGNjY0tRgDdRVe+bO2toJ4dtLtuWGfUYu2qCOkrWyXU4kkmIab01X8iWl1F27rqVELGZ21ra6ujo0Ne1x9//GFiYkJujYqKCgwMJAhi7dq1NBotPj7+06dPGzdulJOTS0lJIQgCZ6vR0dF4/8DAQHl5+fPnz/P5/H/++adv375ffvkl3oTr2a9fv15aWlpSUjJ58mQajVZVVUUQxIwZMwwNDcWV0MDAwNzcvOn6urq63Nzc6OhoGo127NgxKa+3LQcSBDFy5Ejhh/j27VuEkKWl5ZdffqmhoUGj0czMzPbs2UPez7YXpqqqSklJydvbW3glfuWPK7UvXLigpKTk7+8v+UR9+/adN28euSjy4F68eMFkMskdNmzYcODAAfyzuEe/adMmCoWye/fuT58+8fn8mJgYskilpaU7duwYPHhwWFgYbksqjsj9vHnzJkIoNDRUeB8Gg2Fvby8uQos3MDs729vbe9iwYUePHpXpt6kbfmf2EpD9dAHIO0G764bfodHR0RKyDRHp6ekKCgqxsbHidli1ahVC6N9//xVeKfK/mqzImAKBvRXXawAAIABJREFUgM1me3p6kpueP3+OEAoODpY+WtPCjB07dtiwYeL2LykpYTAYIv8HS0OmZ427gyQlJZHHIoTu3r2LF21tbd+9e1ddXc1kMt3d3fFKPp9Po9GWLVtGNElfRowY8cUXX5DBFy1aJCcnV1tbSzRp33n06FGE0PPnzwmJeWdlZSWFQpk6dWrTTX379kUIqaqq/vjjj3V1dVJeb1sOJJo8xGfPniGEHBwc/v777+Li4tLS0vXr1yOEjh8/3l6F2bRpk4mJSXl5ufBK/Kr46NGj0pdcct5JEMQvv/yCS37y5Mk1a9bgleIePZ/PZzKZDg4O5OFk+866ujo9Pb2xY8eKlLlZIvfz6tWrCKHw8HDhfTgcjo2NjYTrkuZpvnjxol+/fq6uri0WidQNvzN7CahnB6A3EqmJ27t3L4vFYjKZ58+fnzRpEofD0dbWxv/TREVF0el0dXX1JUuWaGpq0ul0Gxub+/fvI4S8vb0VFRU1NDRwzO+//57FYlEolKKioqa1q5KrCzuuslUCMmZbqv/EabGKVqQ6tYO4ubkxmUycBX769CkzM5NGo+HFrKwsRUVFXV3d169f8/l8CwsLfAiDwdDQ0Hj16lXTaDU1NcKlbWhooFKpwk0VSbitoUAgkFy8wsJCgiCYTGbTTTk5OYWFhSdPnjxy5IiVlZWEFqLtdWBTuHniwIEDbWxsVFRUuFzu9u3buVyucJPWthTm7Nmzp0+fvnLlipKSkvB6fEMKCgpaXfKmFi1a5OLismTJktOnT+/atQuvFPfoMzIy+Hy+vb190zhUKvXJkycODg5jxoyJiIioqqqSvgy4vWZ9fb3wyrq6OgaDIe6QFp9mbm7uqlWrvv322507d548eVL6woCuAnknAL3R6NGj7969Sy4uW7Zs9erV1dXVSkpKp06dyszMNDAw8PLyEggE3t7enp6efD5/5cqVWVlZjx49qq+vd3BwyMnJiYqKItv2IYRiYmK2b9+Of46MjJw6dSp+y5WRkYEQwt1oxDXDSkxMNDU1bZp/CASCvLy8PXv2XLt2LTo6WlFRse3X3jTmhw8fEELC//fT6XQGg9GW//jz8/Pr6ur++ecfOzs7nK8PGDAgJiZGOG+zsrLKy8t78uRJWy5HMiUlpenTpyckJPD5/NjY2O+++27q1KmnTp2qra2NjY2dM2cOQginDps3b6b85927d802nJ08efI///xz/vz56urqhw8fnjt3bsqUKc3mnVLC43027c2DEKJSqWpqahMmTIiLi0tLSwsKCpIyZqsPbAo3WCwqKiLXKCoq6unpZWZmtr0wcXFxwcHBN27c6N+/v8hROA9ry2CozQoMDKysrBRO3cQ9+tzcXISQmppas3G4XO7mzZv//vvvxsZGa2trf3//T58+SVMA/DeqcGc+Pp9fU1MjoWGohBv477//fvfddzNmzLC1tX3w4MHcuXMVFBSkKQboWpB3AgD+j42NDYfDUVNTc3d3r6qqys7OxusVFBQGDBhAo9HMzc337t1bUVFx+PBhmSI7OjqWl5dv2bKl6aaqqqq3b9/iV4widHR0tLW1/fz8du3a5ebm1oorkiYm7roukj9RqdTq6upWnwX3XFZTUwsMDExLSysoKPjmm2+WL18u/ErG2NgYIYQrczvO/PnzKyoqfvvtt9jYWHd39/nz53/69OnChQvnzp3D1e44vYiIiBCuC7t3717TUH5+fuPHj/f09ORwONOnT585c6aswzqKwAmW5K79RkZG8vLyaWlpsgZv9YEkNpttbGz84sUL4ZX19fVcLreNhYmOjj5+/HhSUlK/fv2a7lxXV4f+uzntRSAQrFy5Mjw8/N69ezt27MArxT16/GJS8pAOLBbLx8cnJSWlT58+Y8eOXbdu3fv37yWXQV9fX0lJ6d27d+Qa/Efp4MGDWyy/8A18/Pixm5vbggULnJ2d79+/7+rqKicHyUyPAY8KANAM/Gax2XrS4cOHM5nMZuthW6cjKlslaBqzFdV/LZKmirYjqlObsrOz09PT27Fjh7q6uqqq6tdff62pqblt2zZ9fX0Oh4MQ0tHRodPp0kxFk5aWlpmZ+fHjR4FAkJ2dvXfvXh6P15ayqaurUyiUsrIyck1xcTHuZ01KT09vaGjQ0dGRHKrVB0rm5ub2+PHjN2/e4EU+n//u3bsWh1WSUBiCIHx9fZ89e3bu3Dk2m93s4fiG4KaN7WXFihVeXl6rV69es2ZNQEAA/rtC3KO3sLCQk5PD3YAko9Ppy5Yte/To0YABA3DjVwkUFBQmT55869Ytst7j0qVLFAqlaQMbCTewtrbWx8dn0aJFd+7cmTJlSoslBN0N5J0AAJnRaLSPHz+2V7SOqGyVoGnMVlT/tUiaKtoOqk4VQaFQ5s2b9+rVq3nz5iGE5OXlv/3227S0tG+//RbvQKfT58+fHxsbu3fv3vLy8oaGhtzc3GbfXS1fvlxXV1eaETGFqaio5OfnZ2VlVVRUiPwlw2QyDQwMcK0uxmKxrl69mpSUVF5eLhAIHj9+PG/ePBaLtWbNGoSQu7t73759Hz161PQsrT5QsjVr1ujp6Xl6emZnZxcXF/v6+lZXV+MEq3WFefHixa5du/bv30+lUilCwsLCyMPxDcHZ7aVLlySPoySNmJgYLS2t6dOnI4SCgoLMzc09PDzKy8vFPXo1NTUXF5f4+PiDBw+Wl5c/ffpUcpNWKpW6YMGCI0eOtFiSLVu2FBQUbNu2raqq6t69e6GhoZ6enqampuh/76eEG0ij0ZKSkpptewp6BMg7AQCyEQgEpaWl2tra7RWwQytbpYnZluo/caSpou2I6tRmeXp6qqurT5o0CS/Onz9fXV3966+/JneIjIxcvXp1SEiIqqqqpqbmqlWrPn36tGfPnhEjRiCEfH19p02bhhAKCgp6/vw5j8fDqZKioqK5ufnZs2d37doVHh6OEBo8ePCbN29OnDixbNkyhNDUqVPT0tKWLl2qrq5ubm4+efLkkpISkbI5OjqmpaWRTRrodLqtre3ChQu1tLSUlJRcXV379++fnJyM+77U1dUVFhY2O8x4qw9ECCUnJ48ePbpfv373799/8uSJpqamra3trVu3EEI8Hu/27dva2tqWlpZaWloPHjxITEzE3cVaVxhpupGlpKRoaWlJ+fF79+7d0KFDCwoKTpw4MWzYsISEBJEH5+TktGLFisjISPyOc/369WlpaW/fvtXV1f3nn3+affQIoYMHDy5YsMDX11dLS+v7778fM2YMQmjq1KnSdLaTcD8HDhx45cqVq1evqqqqzpgxY8GCBT/99BM+Svh+Sn6aoGfrlF7z4H/AOEqg3bViTBCRkVZExsHB7fbwAJaLFy/mcrnkgXgwlJ9//pkgiHnz5qmoqJCbQkNDEUIfP34kWhq1UVhVVRWFQpkyZQq5pqioaNasWcL7vH79GiE0f/584ZUyjaMkOaabm5uenl5DQwPeFBwcTKFQXr16JWXwZguDu2tkZmbixaqqKhaL5ebmRu5w4MABhJCsY0x24fgvMTExq1atIhdra2tXr15No9H4fH6rY+IhtKS8CQ0NDWPGjDl48KCsZ2n1gZ0ckyCIoqIiOp0eFhbWvmG7vw66n+LAOEpdBd53AgBa1tjY+OnTp/r6+qdPn65atUpXV9fT0xMhZGRkVFJScu7cOYFA8PHjR+FXhiK1qxKqC2WtbJWg1fWwUlb/yURCFS0mXJ3a/X348MHb2/u7774j1+BhmAQCQYvjJUlgZGTk7+/v7+/fYvV9Q0PDuXPnKioq3N3dZTpFqw/s5JiYn5+fpaWlt7d3+4bt5jrufoLuBvJO0INFRUWRbaRkbXPWy4nUxO3duzciIgL9V0+6f/9+Hx8fhNDEiRPT09MRQjU1NYMGDWIwGGPGjDExMfnrr79wc8xly5bZ2dnNmjXL1NQ0ICAAVxmPGjUqJydHcu2qCJkqWyXU4rW6HlbK6r+mWldFi8lUndrlGAwGlUo9ePBgQUGBQCDIz88/cODA1q1b3d3dcf+kVtuwYYOrq6u7u7twB6Ombty4kZCQcOnSpWa7oHXEgZ0cEyEUHh6empp68eLFDp1svRvqoPsJuqOufuHaG8lUz56dnb1p06aRI0fyeDwFBQUVFRUTExNHR8eAgID6+voOKuHatWuNjY3ZbDaDwTA2Nl6+fHlOTg5BEL6+vioqKsKfHwUFBVVVVVtb24CAAFy7ig8X6eUqJyenpKRkYWGxYsWK3Nzcdiyqh4cHPkVFRUU7hu1xOrTOaPHixcKV6R1BpspWCXpDdWoX1g/eunXrq6++4nA48vLyXC7XxsYmJiamFVN9NuvKlSu+vr7tEqqHOnfuXFBQUMd9sQNhUM/eVSDv7ALS550JCQl4oA0bG5tr166Vl5eXlZXdv39/4cKFHZppjRw5ct26dWVlZW/fvrWyskIIaWlpffr0iSAIcnxgU1NTgUCQkZFx8uRJPNFLnz59yPn3yM7OpqamBEFUVlaSb4+EZ8GWYN26dQiht2/fSt4N8k6so/NO4fadHSQoKMjY2Lgtz7G+vj4hIcHS0hJPC94uOiImtnz5cmtra1knciTg/0sA2gP8HnUVqGfvvl68eDF79uzKysqBAwdev37d3t5eSUmJw+F88cUX+/fv79OnT1vaVLVo0aJFHA6nf//+uDlaXl5eYmKiyD4KCgqGhoazZs3666+/mExmUVHRtGnTKioqmkZjsVhLlixRV1dHCL19+zYrK0vy2XNzc6Ojo2UqMIVCkWl/0N1IWdkqAVSnAgBANwd5Z/cVHByMp4vw8fHB41oLW7lyJZ4TrLGxMTg42MzMjEaj8Xi8KVOm4OlPDhw4oKioSKFQmEzmrVu3XF1dVVVVVVVVN2/ejBBSU1PDzSKZTCYedO3atWtcLldOTi4mJiY5ORnPqY2EJg+UkOYaGBjgiU8+fvyIp35uFh6Xm8Vi4Sk6Hjx4YG9v369fPyqVymKxhg4dit8E+/v7W1hY4EEN9fX1yWuPj4+3sbFhMpksFktfX3/16tXCwe/duzdjxgwVFRXyGiXfAQm37tChQ0pKSvj+PHr0KD09ffLkyQwGY8+ePcIBXVxceDyeioqKn59fZmbmihUrdHV12Wz2tGnTZJqzuJvbuHHj4cOHy8rK9PX14+PjO/RcgYGB3t7eO3fubN3h9vb2J06cIOeLbxcdEfP8+fO1tbU3btxo46DrAADQ83T1C9feSMp6dvx2ECGUnp4uYbe1a9cihIyNjfPz8/HsZ8rKynl5eYRQHfSDBw8qKytnzZqFF+/fv//8+XP8gtDDw4MM9cMPPwgvYri7CULo2bNnxP/Wswvv9ssvv+D1uOaiaT377t27EUKKiorHjx/Hh8TGxg4bNiwlJaW8vNzZ2RkhJC8v/+bNG4IgcKcWJFTPHhMTg3c4ceJEdXV1TEyMra2t5GtscauEW3fs2DG8Z3BwMJkcVFdXkwFv3bpVUVGBi40QCgsLq6ioIN/RhoeHt/h82xfUGfUe8KwBaDv4Peoq8L6zm6qpqSGnBJQwaUpVVRVOyKZMmaKpqenl5YUQKi0tFZk0ecCAAXjgQLz4/PnzgQMH4kGkT506hcdxrKurO3z48KpVq4QPJAji+PHjCCE3NzfJA/aSL4Q+fPggvP7169cUCoXNZuO3tt7e3uPHjye3Ll68ePjw4UpKSt988w1CqKGhodnRaqqrqzdu3IgQcnJymj17Np1Onzt3rkgFZdNrlLxVylv322+/HThwoLS01MbGRni9lZUVm83GxUYIaWtrs9lscmK3ly9fSrhXAAAAQO8EeWc3JTx3i4SWi+TQM3gmX3V1dZyNPXjwoOnO5DyEeJYU3HGnvr4+MjISIRQfH29sbDx8+HDhQ8LCwv755x/cmVdygclCipQWv+8UCAQvX74cP358WFiYsbExrq51d3fH2R76bzZwJKY2/8GDB7jNH54zAyHEZrP/+uuvFq9RwlYpb93atWunT5/O5XL//vvvpq0dyGITBCG82OzZAQAAgF4O8s5uisViqaqq4p/z8/PF7UYOWklmPDg3kmYwyy+//BKP4Lh///6ysrKffvpJ5GVnXFzc+vXrv/322z///JPFYkmOVlpain/AbTdFKCgomJmZ/frrrwihqqqqhQsXNjY2Xr16ddKkSdra2kwmk3xT2Cxy9Mc+ffq0eF1SasutAwAAAEArQN7ZfTk6OuIfrl+/3nTr0qVL//rrL7IKHvdAQgjhd3gSquaF4QaOFRUV3t7e2dnZZGtFhNCJEyc8PT3Dw8OPHj1KviaU4NWrV/iH0aNHi9tHTU0N569lZWXXrl1zdHS8fPmyjY1NVlYWrs0Xh8xlm+0s3zptvHUAAAAAkBXknd3Xpk2b8NAtu3btappvpaamUigUfX19PENMQUEB/hf3GTc3N5fmFDNmzDAwMEAIHT169Pvvv8cd5BFCv/766+rVqy9evLhy5Upp4jQ0NCQkJCCEeDwe2fOmqYKCAtzRG3ffwUWdPXu2urq6nNz/fBRFKutxl3OEUHJysjTlkUYbbx0A3d+IESPk5eWFZ0gSdvHiRS6X+8cff7TjGa9du7ZhwwaEUEhIiJmZGYPBYLFYZmZmW7ZsKS8vx/v4+/ubm5tzOBwajWZkZPTDDz80W8nw+++/h4SECLc4AhLU1tauXLlSQ0ODyWRevny5fR/uwoUL8RAfqamp0h/V2NgYEREh0jIeIXTnzh1bW1smk6mpqenr60v+5S9CwkcI9GiQd3ZfJiYmZ8+eVVFRefPmzdixY69evVpZWYkbJvr6+j58+JBKpdLp9OXLlyOELly48P79e9wnhsfj4YHlWyQvL49HI2IymWRTy1evXn333XcfP360t7enCCH70GCNjY0CgaChoSEzM3POnDmvX79msVixsbEiQ8MQBIFHRPrw4QNZjx8QEECmdw8ePKipqRGemxshZGhoiH+4d+9edXU1nU7Hw4ieOnXq2LFj7fLt08ZbB0D3l5KSYmdnJ24rbpTcjrZt2xYVFYW7AN6+fdvLyys7O7ugoCAgICAkJAQPtYYQSkpKWr58eVZWVlFRUVBQUGRkpKura9NoTk5OdDrd3t6ebMMDJNi9e/fly5dfvXoVGRlZWVnZvg/3wIEDIh0uW5Senj527Ng1a9bw+Xzh9WlpaRMmTLC3t//48ePZs2cPHTq0dOnSZiNI+AiBnq0rO9P3VjLNk1lYWOjv7z9q1CgejycvL89isUxMTJydncPDw8vKygiCqK+v9/f3NzAwUFBQUFZWnjp16vPnzwmC2L9/P9nj297evrq6mhyYicPhJCcn4/hVVVWqqqpLliwhz5iSktLsR2XatGnr168XmScTIaSoqGhiYrJs2bKMjAwcoek8mZiSktKECRMSExPxbgEBAVpaWjQabejQoVFRUXgfHo+XlpZWW1u7YMGCPn36MBgMa2trHPnIkSPW1tZsNlteXl5DQ2P27NmSr3HhwoWS74C4W3fw4EE8TRRCiMViLV++HBdY5HTv378n7wYu9oQJE/AilUr9+eef2/5RkR6MCdJ7yPSs7e3tLS0tO7Q82M6dO01MTKqrq/Gis7Mz+TNBEDizzM/PJwjC0dFReCrImTNnIoSys7ObDevt7T1q1Kj2morzMzZixIjZs2d3XPzY2FiE0OPHj5vdWldXd+jQoblz5+LF1NTU6dOnHz9+3NLScsiQIcJ7urm5CU9ZFxoaSqFQXr582TSmuI9QTU3N+PHjr1+/3sYrgu/MrgJ5ZxeQKe/sngQCQU1NTXV1dU1NjYTd6uvra2trKysry8rK+Hx+pxWvF4Lv0N5D1rxzxIgRHVoegiDS09MVFBRiY2PF7YDrOv7999+mm5YtW4YQevXqVbMHlpSUMBiM0NDQdivrZ0pTU3PevHkdFz8uLq7ZvLOmpmbv3r0WFhY+Pj747wphI0eOFM47BQIBm8329PQk1+AB74KDg1ssgPBH6NGjRy4uLra2thcuXGj1FcF3ZleBenbQGgoKCjQajU6nS+5yJC8vr6ioyGKxOBwObkwJAOhkGRkZZmZmLBaLwWCMGTPmzp07CKE7d+7o6upSKJQ9e/bg3W7fvm1ubs7lcul0+qBBg65cuYLX37x584svvmAymRwOZ9CgQc22comKiiIIwsnJSVwZ0tPTlZWV9fT0mm7Ky8tjMBj6+vrNHsjj8caNGxcZGUkQBELo8uXLHA4nMDBQxnvwOfvzzz+NjIzev39/5MgRPFiyyMP99ddf2Ww2hULh8Xjnzp17+PChnp6evLw8HkWkoaFh69aturq6DAZj8ODB+LUIQoggiNDQUFNTUxqNxuVy8bh7wqqqqsLDw4cPH15YWHjz5s2wsLAWO2W+efOmsrJSV1eXXIObVD19+rTFyxT+CFlZWZ05c+bQoUMJCQkjR46Mj49vbGyU4ZaBLgV5JwAAfM54PN7ly5fLysoePnwoEAgcHBzS09NHjx599+5d4d0KCgrc3NyysrLy8/PZbDbuIFhVVeXk5OTi4lJSUpKenm5iYtLs2LSJiYmmpqZNp7AXCAR5eXl79uy5du1adHQ0OWYZic/nJyUleXl5Nd1EsrKyysvLe/LkCfpvYGNIMoQ5ODhkZGT07dsXv++srKwUebienp4pKSlMJnPatGnffPPN8OHDPTw89u3bd/LkSYTQ+vXrd+3aFRER8f79+6lTp86ePfvhw4cIoS1btvj6+i5evLigoODDhw+4hT1WVlYWGBhoY2NDEERycvK2bduatr9qFp5VhJx7GSFEp9MZDAbu3NksCR8hExOTQ4cOxcfH3759+4svvjh27BjuGwq6OYWuLgAAoH0kJyc32z8DfGaSk5Otra2l319JSal///4IoYEDB+7fv3/w4MH79u0LDQ0V2Q1XO+KfnZycNm7c+PHjx8LCwvLy8oEDB9LpdDqdjoetEFFVVfX27dspU6Y03aSjo1NQUKCqqrpr1y5ytjBhQUFBmpqaeJZacYyNjRFCz549s7S0dHR0hE7NrTBgwICIiIjFixc7ODjIycnV1tZ+9913CCFcS+7s7DxjxgyE0ObNm3fv3n348OGBAwdGRER89dVXa9aswRHIzFIgEAwZMkRPT+/OnTvCGaQ0cNd1eXl54ZVUKhWPYdesFj9COjo6P/7448uXL7/66qs//vjj9OnTMhUJdD543wkAAL3FoEGDuFxui9WauP9cQ0ODgYGBurr6nDlz/Pz8srKymt25sLCQIIimLzsRQjk5OYWFhSdPnjxy5IiVlRU59y929uzZ06dPX7lyRXL6giNLeCUGpLFo0SIXF5clS5acPn16165deOXr16/5fD45BzKDwdDQ0Hj16lVGRgafz7e3t28ah0qlPnnyxMHBYcyYMREREXhoPCnhuTlE3krW1dVJaIUl+SOEEMrNzV21atW33367c+dO/AYXdHPwvhO0kr+/f1xcXG5ubm1trY6OzvTp07du3Up2AyctXLjw1KlTlZWVjx8/FjeOIEJoxIgRjx49GjRokEzjw0lj/vz5sbGxtbW1eDym9g3eQRobG3/88cczZ86I1IRKZm1tfebMmY4rFegm2vhWm0qlNjsbbWJiYmhoaFpaWnl5ObkDg8FISkpav359YGCgv7//zJkzDx8+LJIl4IHSmm3qTaVS1dTUJkyYoK+vb2JigkdNwpvi4uLCw8Nv3LjR7AxnwvDp8FlAWwQGBsbHxwunbjhr3Lx58+bNm8mVmpqaeGA7NTW1ZuNwudzNmzevXr36559/tra2dnV1XbFiRbNjmIjQ0NBACAm/sebz+TU1NRIahkr4CP37778hISHPnz9fu3ZteHi4yCDQoNuC5wRaScpB+KQc+E3yQINtcfjwYTwtU08hbtw7ANquvr6+pKREuGMHhqcr09DQuH//fllZWUhICLlp4MCBf/zxR35+vq+v76lTp8LCwkSOxXmh5AHejYyM5OXl09LS8GJ0dPTx48eTkpJaTDoRQrhFKXRMbCOBQLBy5crw8PB79+6RDRtwZhkRESHc3fjevXv4T3RxI7pjLBbLx8cnJSWlT58+Y8eOXbdu3fv37yWXQV9fX0lJ6d27d+SajIwMhNDgwYNbLL/wR+jx48dubm4LFixwdna+f/++q6srJJ09CDwq0EpsNnvx4sUqKipKSkozZ850dna+fPlyTk5OW2KKTFPUourq6qaTYfRoT548Wb9+/dKlSyW8Gwag1f7666/GxsahQ4eKrH/27JlAIFi2bJmBgQGdTid/E/Pz81+8eIEQUlNT27lz59ChQ/GiMHV1dQqFUlZWRq4pLi7GfaVJ6enpDQ0NOjo6BEH4+vo+e/bs3LlzTatHmoUj9+3bV8ZrBf9jxYoVXl5eq1evXrNmTUBAwL179xBCOjo6dDq9aS2ThYWFnJzczZs3WwxLp9OXLVv26NGjAQMGCPc9apaCgsLkyZNv3bpF9gy7dOkShUJpOhKChI9QbW2tj4/PokWL7ty502yrYtDNQd7Zk7x7905C++tOduHCBeHm4X369EEINfuKTvpskhyVXUoHDx5s2txHHFmT2i4xZMiQhIQEDw8PyQNUASC9urq6srKy+vr6R48eeXt76+npeXp6iuyD34Beu3atpqYmPT39/v37eH1+fv6SJUtevXpVV1f3+PHjd+/eNe3SxGQyDQwMhKccY7FYV69eTUpKwlX2jx8/njdvHovFWrNmzYsXL3bt2oWnYBCeDg2/RnV3d+/bt++jR4+E4+PIgwYNQghdunQJxlFqhZiYGC0trenTpyOEgoKCzM3NPTw8ysvL6XQ6bom0d+/e8vLyhoaG3Nzc9+/fq6mpubi4xMfHHzx4sLy8/OnTp/v27ZMQn0qlLliw4MiRIy2WZMuWLQUFBdu2bauqqrp3715oaKinp6epqSn636cv4SNEo9GSkpKabXsKeobOHjAUSD1ufGNj465du4yNjalUKpfLHTADIK6/AAAgAElEQVRgAIVCETddhLCjR48OGzaMRqMxmUw9PT1/f38cbffu3WZmZoqKisrKytOmTcNTRMTExDCZTAaDce7cuYkTJyopKWlpaZ08eZIgCDMzM4QQhUIZOnRoVVUVQRDr1q3DsyofPnxY5KTTpk1jMBi1tbVkyU1MTBQVFTkcjo6ODhI/0QXJ3t6ex+Ph0VjodPro0aNv376NN926dWvAgAH41BYWFpcvXyYIYuXKleSYGoaGhhKufdOmTXJycgkJCRMnTuRwOBoaGgcPHpR87RLuWEhICIPBYLPZBQUFa9as6dev35IlS5hMJr5R6urqCgoKTCbTyspq9OjR2tra5Oh3LT44YSLjLbcIxkDuPWR61ocPH7azs8MfS1VV1VmzZr17944giOjoaNzYjslkOjk5EQTh6+uroqKirKzs6uqKx300NDS8ffu2jY0NniytX79+mzZtEp5qiOTt7U2lUoXnhnByctLX12ez2TQazdDQ0N3d/dmzZwRBPHv2rNn/ifDI8M7OzgihrVu3Cgd3dHTU0tLCM9xcvHhRSUlpx44drbx3n6OsrCwrKyuEkIKCwtChQ+Pj40Ue7tSpUykUioqKyt27dwmCWL16Na6V5nK5Dx8+rK2t9fX11dXVVVBQUFNTmzFjRlpaGkEQFRUVXl5eqqqqbDZ79OjRW7duRQhpa2s/efKkxSLdu3fP1taWbLWpoaFhY2Nz8+ZNvBWPCEuj0TQ1NdetW0dOPiLy9MV9hNoLfGd2Fcg7u4CUeWdQUBCFQtm1a1dJSQmfz8f/E7SYvUVERCCEdu7cWVxcXFJS8ssvv3h4eBAEsXXrVkVFxWPHjpWWlj59+nTo0KF9+vT58OEDQRCbNm1CCF2/fr2srKywsHDMmDEsFquurq6+vr5///66urrC/9OsXr1apDEQQRBVVVVKSkre3t54cdOmTRQKZffu3Z8+feLz+TExMVLmnQYGBm/fvhUIBM+fPx85ciSdTsezU5w5c8bPz6+kpKS4uNja2lpVVRUfMmPGDDLjlHDt5AWWlpaWlJRMnjyZRqPhTFrctUtzx1auXBkdHT19+vSXL19u27YNIXT//v2qqqqioqKJEycihBITEz9+/FhVVeXt7Y0QSk1NbemZ/x/IO4E43fBZ4/mKjh071sY4DQ0NY8aMwX8WYkVFRXQ6PSwsrI2RQffX9Ol3qG74e9RLQN7ZBaTJO6uqqpSVlb/66ityjeTpcbG6ujplZWU7OztyTX19fWRkJJ/PZ7PZ7u7u5PoHDx4ghMjXgQghciZcnCbiKdFxJnf69GmyVLq6unheeGGbNm0yMTEpLy8nCILP5zOZTAcHB5lKThCEvb29cKaFh3pZu3atyG5BQUHov6FbhPNOcdfe9AKPHj2KEMJTsYu7dpnuGEEQOO+sqKjAi7i+ifzrHB8bFxcn+Q4Ig7wTiNM9n3VQUJCxsTH5K9AK9fX1CQkJlpaW+G9CbPny5dbW1vhPQfAZa/bpd6ju+XvUG0D7zm4qPT29tLT0q6++kumop0+flpaWfv311+QaeXn5lStXpqWlVVZWDh8+nFw/YsQIRUVFshWXMFx5jQdSWbhwIZfLJcetOH78+DfffMPhcIT3FxmET8LAbzIRN9AgObKgyHpx1940Mo7Q7FAy5LXLdMfExSGHqZNwRgA+Dxs2bHB1dXV3dxfuYCSTGzduJCQkXLp0iRwKNDw8PDU19eLFi7K2/AY9TtOnDz5XkHd2U3hACnHDp4mDx0VTVlYWWV9aWooQEuk9qqysXFFRITkgm81etGjR3bt38Ru7n376CVcZk+Li4oKDg2/cuIEnREH/dQKQteTNIgcaTExM/PLLL9XU1Gg02g8//NDszuKuvXVafccA6LUCAwO9vb137tzZusPt7e1PnDiBGyYihM6fP19bW3vjxg1pBoYEPZ3I0wefMcg7uyncPRxnP9LDg+EVFRWJrMfZmEjOVFpaqq2t3WJM3GMgIiLi1q1bOjo6hoaG5KZmB+GTZuA3aZADDUoYWVCYuGtvnbbcMQB6rQkTJgQHB7dLqGnTpm3YsEFkTkUAQE8HeWc3ZWRkRKPRkpOTZTqqf//+KioqV69eFVlvYWHBZrMfPnxIrrl//35dXd2wYcNajKmtrT1z5sz4+PgtW7asWrUKryTED8In/cBvkpEDDYobWVCEuGtvnbbcMQAAAAA0C/LObkpZWXnevHlnz57dt29fRUUFn88XnuNBHBqNtnHjxlu3bnl7e+fl5TU2NlZUVLx48YJOp/v4+Jw9e/b48ePl5eXPnj1bunSppqbm4sWLpSmMj49PfX39p0+fxo8fj9dIGIRP1oHfhDU70KC4kQURQioqKvn5+VlZWRUVFXJycs1eu5SnFtHGOwYAAACAZnR1x6beSMpxlCorKxctWtSnTx8FBQUVFRU8mqY043fu2bNn0KBBdDqdTqdbWVnFxMQQBNHY2BgaGopHA+XxeM7Ozq9fvyb+G8MSIWRsbJyZmblv3z7cbUhPTw+PYYTZ2dkdOHCAXJQ8CF/rBn4TN9AgIWZkwezs7EePHunp6TEYjNGjR+MRjppeOx5uk7zA48eP4+Zi2tray5Ytk3Dt4u4YGVBHRwcPHBMZGYnj9O/f//bt28HBwVwuFyHUt2/fEydOxMXF4alWeDxebGys5Gcnedw7CaBvZu8BzxqAtoPfo64CeWcXkDLvFBEfHy9l3gl6oc/1O/TPP/9cv349QRDbt28fMGCAkpKSoqKioaHhunXryCF76urqtmzZoq+vT6VS+/Xr5+PjIzyAuQQSYhIEceLEieHDh7PZbF1dXU9Pz/fv30sTMzg42NTUlE6nM5lMU1PTzZs3k+OOiTvd+fPng4ODmx2PvVmf67MGoDPB71FXgXr2HgNG4QG9zbZt26KiojZu3IgQSkpKWr58eVZWVlFRUVBQUGRkpKurK95t1apVoaGhQUFBxcXFJ06c2L9//8KFC6WJLyHmqVOnPDw8XF1dc3Nzz58/f+vWrUmTJpEDY0lw+/ZtLy+v7OzsgoKCgICAkJAQFxcXyadzcnKi0+n29vay9iMEAICep6sT396ode878ejr+F9x3NzcOqLA7eLly5c9tOTtqONuQof+7c7n80eNGtXJQXbu3GliYkIOzu/o6Cj8RnDmzJkIoezs7MzMTDk5uUWLFpGbNm/ejBB68eJFi6cQF5MgCDs7u379+uG5GQmCwK077ty502JMZ2dn4QkFcGaZn58v+XQEQXh7e48aNUogELR4CnhPA0Dbwe9RV4H3nT3Dvn37lixZghDy9fXNzc0V9zjj4uK6uqRimZmZSfggdueSt6MeehMOHjxYWFjYmUEyMjK2bNmyfft2PCwXQujChQvCQ+rggcb4fH5KSkpjY+PIkSPJTXiS0itXrrR4FnExEUI5OTmamprk4Ak6OjoIIWn69p09e5YsM0JIS0sLIVRZWSn5dAghPz+/1NRUco4GAAD4LEHe2TMsWrSotLSUIIh3797h/8kAaAWCIMLDwwcMGECj0Xg83jfffPPq1SuEkLe3t6KiIjlo8/fff89isSgUSlFR0apVq3x8fDIzMykUipGRUVRUFJ1OV1dXX7JkiaamJp1Ot7GxwYMMSB8EIXT58mUOhxMYGNhsOaOiogiCcHJyEncheXl5DAZDX19fTk4OIYR7emHGxsYIIcmvliXHRAgZGBgIZ8kfPnzAK2WNmZ6erqysrKenJ/l0CCEejzdu3Dg8s6usZwEAgJ4C8k4AehE/P78NGzZs2rSpsLDw1q1bOTk5Y8aMKSgoiIqKwtW+WExMzPbt2/HPkZGRU6dONTQ0JAgiIyPD29vb09OTz+evXLkyKyvr0aNH9fX1Dg4OOTk50gdB/8102tjY2Gw5ExMTTU1Nxc2Yx+fzk5KSvLy8FBUV8TgPwlmmqqoqQujjx48y3RnhmAihjRs3fvjwITo6uqKiIi0tLTIy8uuvv7a2tpYymkAgyMvL27Nnz7Vr16Kjo3FMCafDrKys8vLynjx5IlPJe7pr165t2LABIeTv729ubs7hcGg0mpGR0Q8//IDfEyOEBALB1q1bDQwMFBUVtbS01q5dW11dLU1wCTERQidPnhwxYoSSkpKent78+fPxXxctCgkJMTMzYzAYLBbLzMxsy5YteLI0Caf7/fffQ0JCms7u245qa2tXrlypoaHBZDIvX7588eJFLpf7xx9/tEvwhQsXKikpUSiU1NRU6Y9qbGyMiIiwsbERWS8QCIKCgoyMjBQVFZWVlS0sLLKyspqNIP2eoCdpTeU8aJvWte8EQAJp2irx+Xw2m+3u7k6uwdOf+vv7EwTh4eHRt29fclNoaChC6OPHjwRBzJgxA6eM2OLFi7lcLrmYkpKCENq+fbtMQSSorKykUChTp04Vt8OmTZtMTEzKy8vx4sSJE1VUVK5fv15dXf3+/fvTp09TKJQpU6ZIcy5xMYn/2oli2traOTk50kfDI2epqqr++OOPdXV10pyOIIhDhw4hhI4ePSo5+OfULm3r1q1Tp07F92HcuHExMTHFxcXl5eWnTp2iUqkTJ07Euy1btoxOp8fGxpaXl//1118cDmf27NnSxJcQEzdrCQkJKS0tffz4sYGBgaWlpTTtax0dHcPCwgoLCysqKk6fPk2lUh0cHFo8XWRk5Lhx4z59+iTrLZJSYGCgiYnJp0+ffvnllzNnzly4cIHD4fz+++/tFR93LZB+QJV///3X1tYWITRkyBCRTc7OzqampsnJyQKBID8/38nJ6dmzZ80GkX7PVvicfo96Fsh+ugDknaDdSfMdihPEsLAw4ZWKioqOjo5EG/JOgiCYTOasWbNkCiLBmzdvkPheVgkJCcbGxm/fviXXlJaWLl68WEtLi8FgGBgYzJo1CyE0b948ac4lLubGjRvV1dWvX79eWVn55s2bmTNnamtrk32AWlRXV1dYWHjlypWhQ4cOHDiwoKBA8ukwnAnhQXAl6IT/LzunJxl0HWtHI0aMkDIXbx3JeWddXd2hQ4fmzp2LF1NTU6dPn378+HFLS0uRvDM2NpZCoTx9+lSaMza7Z01Nzfjx469fv96q6/g/kHd2FahnB6C3wMP0iMxrqqysLDINfSvQaDRZ67UlqKmpwTGbboqLiwsODr5x40b//v3JlVwu9+eff87NzeXz+ZmZmbt370YI9evXT8rTNY35/v37kJCQRYsWjR8/nsVi6evr79+/Pz8/H6fR0qBSqWpqahMmTIiLi0tLSwsKCpJ8CRhupYovv2t1Qk8y6DrWvnJzc6lUakdExsRNUFxbW/vTTz8NHTo0LS0tODgYrxwyZEhCQoKHh0fT32K886BBg1o8o7g9aTRaWFjYTz/9NHr06MTERNkvBXQxyDsB6C2UlZURQiJZZmlpqba2dlvCCgSCtgcRhtOvpo3hoqOjjx8/npSUJDmnxK917ezspDlXszHT09MbGhqE13A4HBUVlbS0NOmvAjMyMpKXlycPlHwJdXV16H/7SLUd0W16komArmOSu9ZJ788//zQyMnr//v2RI0coFAqbzb5z546uri6FQsEvcX/99Vc2m02hUHg83rlz5x4+fKinpycvLz979myEUENDw9atW3V1dRkMxuDBg3F1HEKIIIjQ0FBTU1MajcblctetWydy3qqqqvDw8OHDhxcWFt68eTMsLIycaE2curq65ORkS0vLFi9K8p5WVlZnzpw5dOhQQkLCyJEj4+PjxbUUB90Q5J0A9BYWFhZsNvvhw4fkmvv379fV1Q0bNgwhpKCg0Lq5CW7cuEEQBO5z0+ogwtTV1SkUSllZGbmGIAhfX99nz56dO3dO5H1tU/v379fX1x83bpzk3STExDn0+/fvyTUVFRUlJSX4lZgExcXF+P9yEk5hdXR0pLkEfMm4bWh76T49yURA1zHJXeuk5+DgkJGR0bdvX9y2pLKycvTo0Xfv3iV38PT0TElJYTKZ06ZN++abb4YPH+7h4bFv376TJ08ihNavX79r166IiIj3799PnTp19uzZ+Ctiy5Ytvr6+ixcvLigo+PDhw/r168mAZWVlgYGBNjY2BEEkJydv27ZNRUVFmqLm5+fX1dX9888/dnZ2+G+YAQMG4JmcW7GniYnJoUOH4uPjb9++/cUXXxw7dkyamR1A1+uCuv1eD9p3gnYnZVulbdu2UanUY8eOlZWVPX361MrKSlNTs7KykiCIgIAAhNBvv/2G2yYuX74c/dc008vLi8FgvH37try8vK6ubvHixUpKSiUlJQKB4MmTJ+bm5rq6ujU1NTIFuXjxopKS0o4dO5otp6GhoaWlJbn4/PnzZr++cFPIESNGZGVlCQSCt2/f+vj40On0pKQkfKCbm5u6uvo///zT9BQSYjY2NtrZ2WloaNy8eZPP52dnZ8+aNUtOTu7WrVuSY1ZXV6uqql6/fr2srKyuru7Ro0fW1tYsFuvZs2eSLwHz8/NDCKWmpkp+iNK3S+u2Pcmg65hMJZeyPMJtmnNychBC0dHR5JpffvkFIXT8+PGTJ0+uWbMGr6yurmYymeQnhM/n02i0ZcuW8fl8JpNJ9pcihNp31tXV6enpjR07VuTSmjVy5Ejh9p3Pnj1DCDk4OPz999/FxcWlpaU4nT1+/LjIgdLvib148aJfv36urq4tFokE7Tu7CrzvBKAX2bZtW1BQkL+/f58+fcaNG9e/f/8bN26wWCyE0LJly+zs7GbNmmVqahoQEICrNUeNGpWTk7N06VJ1dXVzc/PJkyeXlJQghGpqagYNGsRgMMaMGWNiYvLXX3/hhlwyBZHA0dExLS2NHCuHkDikpbKysqWlJYPBGDp06KtXr27fvk1WsuP09/z5802PkhCTQqGcOXPG3d39u+++4/F45ubm2dnZCQkJY8aMkRyTTqfb2touXLhQS0tLSUnJ1dW1f//+ycnJFhYWki8BS0lJ0dLSGjx4cIt7SiktLa2ysnL48OHkmhEjRigqKuJa8lYbPnw4k8nE9fWtU1hYSBCEuJedZ8+ePX369JUrV5SUlPCauLg4V1fXuXPnqqio2Nra/vbbbwRB4LeeUmoac9OmTfv27SO7jtnY2OAPqpQBc3JyCgsLT548eeTIESsrK5GWrE1Ph+FLLigokL7k7WXRokUuLi5Lliw5ffr0rl278MrXr1/z+XwLCwu8yGAwNDQ0Xr16lZGRwefz7e3tm8ahUqlPnjxxcHAYM2ZMREREVVWV9GXA3xIDBw60sbFRUVHhcrnbt2/ncrn79u1r9Z65ubmrVq369ttvd+7cid/ggu6uS7PeXgred4J215l/uy9evFhFRaVDT5Genq6goHDs2LE2xmloaBgzZszBgwfbpVQdF5MgiKKiIjqdLjLaQLOkf9Z//vknQujnn38WXqmurj527FiibSMY8Hi8r776SqYgwl68eIEQIrs/C4uNjR0xYkReXp6E68rPz0cIbdiwQcI+kmPm5+fLy8tv3ryZXFNWViYnJ7dixQopY5L+/fdfhNDKlSslnI6E/1wJCAiQ9SwtavF9J0EQr1+/RgjZ2NiQne7//vvvplmBtbX1xYsXEULCH/Km/dkrKyvDwsIsLCy2b99eUlLSbKlE3nfixuVz5swR3mfw4MFaWloiB0qz5+vXrxcsWPDFF1+cPn26oaFB0t1pDrzv7CrwvhMAILMOHQEbIWRkZOTv7+/v7y88yresGhoazp07V1FR4e7u3l4F64iYmJ+fn6Wlpbe3dzvG7LY9yaDrmKxnaTuBQLBy5crw8PB79+7t2LEDr1RTU0MIRURECKcF9+7dwx32a2trJQRksVg+Pj4pKSl9+vQZO3bsunXrhJtEN4vNZhsbG+O/Okj19fVcLlemPR8/fuzm5rZgwQJnZ+f79++7urrizmegR4BHBQDojjZs2ODq6uru7i7cwUgmN27cSEhIuHTpkrj63G4SEyEUHh6empp68eLF9h0Kp9v2JIOuY5LP0hFWrFjh5eW1evXqNWvWBAQE3Lt3DyGko6NDp9ObzkJkYWEhJyd38+bNFsPS6fRly5Y9evRowIABwn2PxHFzc3v8+DEeoxchxOfz37171+ywSuL2rK2t9fHxWbRo0Z07d6ZMmdLiGUG30xUvWXs7qGcH7a7T6ow2bNiA++f279//zJkzHX26K1eu+Pr6dvRZuta5c+eCgoKExxuXTKZn3X16kokUDLqOSe5aJyvJ9ex79uzBnckIgqitrR00aJC+vn5ZWRlBEEuXLlVUVIyJiSkrK6uvr8/JycFj4M+cOVNeXv7AgQNlZWVPnjzBb5eln68IE6lnJwiipKSkf//+Y8aMeffuXVFR0fLly+Xk5HBYkdsuYc92AfXsXQWyny4AeSdod/Ad2nvI9KwbGxtDQ0ONjY2pVCqPx3N2dn79+jXeVFxcbGdnR6fT9fX1V6xYgQdoNDIyys7OfvTokZ6eHoPBGD169IcPHxYvXkylUrW0tBQUFDgczjfffJOZmSlrEJGCeXt7U6lUPp+PF3H/ZXFJm4ODg7KysoKCAo/Hc3R0TElJIeM4OzsjhLZu3dr02iXHxIOMGhkZ0Wg0NptNdleSHJMgCCcnJ319fTabTaPRDA0N3d3d8eSNkk+HOTo6amlp4UmS2ivvzMrKsrKyQggpKCgMHTo0Pj4+OjoaD6rKZDKdnJymTp1KoVBUVFTu3r1LEMTq1atxrTSXy3348GFtba2vr6+urq6CgoKamtqMGTPS0tIIgqioqPDy8lJVVWWz2aNHj966dStCSFtb+8mTJy0W6d69e7a2tuRwnhoaGjY2Njdv3sRbc3JyZs2axePxaDTaF198cenSJby+6W0Xt2e7gO/MrkIhpOhlCdrX6dOn8RyAXV0Q8PnAk/WdOXOmqwsCOlznP+slS5acOXOmuLi4HWNmZGQMGDDg8OHDc+bMaUucxsbGL7/80tPTc8GCBe1Vto6IiRAqLi7W1tbesWOHj49PO4b9bHTQbRcHvjO7CrTvBAAA0IJ270kGXceAsI677aC7gbwTAABAF4CuY4DUQbcddEOQdwIAABBr48aNhw8fLisr09fXj4+Pb9/ggYGB3t7eO3fubN3h9vb2J06cICeIbxcdEfP8+fO1tbU3btzg8XjtGPZz0hG3HXRPCl1dAAAAAN1XUFBQUFBQx8WfMGHChAkTOi5+dzBt2rRp06Z1dSkA6BbgfScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AyQdwIAAAAAgM4A4yh1GTxJFwDtIjk5GcGHqhNVVVXRaDQFhS74CoVnDUDbJScnW1tbd3UpeiPIO7uAjo6Oi4tLV5cCfFbgC7STXbp0ydraWltbu/NPDc8agLaztrYeNWpUV5eiN6IQBNHVZQAAgB6GQqGcOnVq5syZXV0QAADoSaB9JwAAAAAA6AyQdwIAAAAAgM4AeScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AyQdwIAAAAAgM4AeScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AyQdwIAAAAAgM4AeScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AyQdwIAAAAAgM4AeScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AyQdwIAAAAAgM4AeScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AwKXV0AAADoAbZv356fny+8Zv/+/devXycX/fz8NDU1O71cAADQk1AIgujqMgAAQHe3du3a3bt3U6lUvIi/OSkUCkKooaFBQ0MjNzcXLwIAABAH6tkBAKBls2bNQggJ/lNfX19fX49/lpeXnzdvHiSdAADQInjfCQAAUjEyMsrMzGx209OnTwcNGtTJ5QEAgB4H3ncCAIBU5syZQ9azCzMyMoKkEwAApAF5JwAASGXOnDkCgUBkJZVKnT9/fpeUBwAAehyoZwcAAGkNGTLk2bNnIl+b6enpRkZGXVUkAADoQeB9JwAASGvu3Lny8vLkIoVCGTZsGCSdAAAgJcg7AQBAWrNmzWpsbCQX5eXl586d24XlAQCAngXyTgAAkFa/fv1sbGzk5P7/N2djY+PMmTO7tkgAANCDQN4JAAAy+Pbbb/EP8vLy48aN09DQ6NryAABADwJ5JwAAyMDV1ZV830nmoAAAAKQBeScAAMiAx+NNmDCBQqHIyck5Ozt3dXEAAKAngbwTAABkM2fOHIIgJk+erKys3NVlAQCAngTyTgAAkI2TkxOTyZw9e3ZXFwQAAHoYBeGF3Nzcu3fvdlVRAACgp7Cxsamrqzt9+nRXFwQAALo1HR2dUaNG/d8yIeTUqVNdVzAAAAAAAPBZcXFxEU41FZruATNnAtAjuLq6IoTOnDnT1QUBHQ6eNQCgJ8LfXcKgfScAAAAAAOgMkHcCAAAAAIDOAHknAAAAAADoDJB3AgAAAACAzgB5JwAAAAAA6AyQdwIAAAAAgM4AeScAvcjFixe5XO4ff/zR1QX5H9euXduwYQNCyN/f39zcnMPh0Gg0IyOjH374obKyEu8jEAi2bt1qYGCgqKiopaW1du3a6upqaYJLiIkQOnny5IgRI5SUlPT09ObPn//hwwdpYoaEhJiZmTEYDBaLZWZmtmXLlvLycsmn+/3330NCQhoaGmS6MwAA8JmBvBOAXqQbjs67bdu2qKiojRs3IoSSkpKWL1+elZVVVFQUFBQUGRlJjv22atWq0NDQoKCg4uLiEydO7N+/f+HChdLElxDz1KlTHh4erq6uubm558+fv3Xr1qRJk+rr61uMefv2bS8vr+zs7IKCgoCAgJCQEBcXF8mnc3JyotPp9vb2pctqgv8AACAASURBVKWlrbhLAADwmWg6XxEBAOgJXFxcROaB6HJ8Pn/UqFHS779z504TE5Pq6mq86OjoWF9fT26dOXMmQig7OzszM1NOTm7RokXkps2bNyOEXrx40eIpxMUkCMLOzq5fv36NjY140549exBCd+7caTGms7MzWWaCIHBmmZ+fL/l0BEF4e3uPGjVKIBC0eAoR3fBZAwBAi5p+d8H7TgBAuzl48GBhYaGUO2dkZGzZsmX79u10Oh2vuXDhgry8PLlDnz59EEJ8Pj8lJaWxsXHkyJHkpokTJyKErly50uJZxMVECOXk5GhqalIoFLxJR0cHIfTu3bsWY549e5YsM0JIS0sLIYTr0yWcDiHk5+eXmpoaGRnZ4ikAAOCzBHknAL3FnTt3dHV1KRQKfrG3d+9eFovFZDLPnz8/adIkDoejra0dGxuLEIqKiqLT6erq6kuWLNHU1KTT6TY2Nvfv30cIeXt7Kyoqamho4Jjff/89i8WiUChFRUWrVq3y8fHJzMykUChGRkYIocuXL3M4nMDAwGbLExUVRRCEk5OTuALn5eUxGAx9fX05OTmEEIPBIDcZGxsjhF6+fCnrTSBjIoQMDAyEs2TcuNPAwEDWmOnp6crKynp6epJPhxDi8Xjjxo2LjIwkul+DBwAA6ATdIu88d+6ciorK7Nmze0RYAHqo0aNH3717l1xctmzZ6tWrq6urlZSUTp06lZmZaWBg4OXlJRAIvL29PT09+Xz+ypUrs7KyHj16VF9f7+DgkJOTExUVheuOsZiYmO3bt+OfIyMjp06damhoSBBERkYGQgh3o2lsbGy2PImJiaampkwms9mtfD4/KSnJy8tLUVHRzMwM/W+WqaqqihD6+PGjTHdAOCZCaOPGjR8+fIiOjq6oqEhLS4uMjPz666+tra2ljCYQCPLy8vbs2XPt2rXo6GgcU8LpMCsrq7y8vCdPnshUcgAA+Dy0Ne90cXGhUCgUCiUqKqrVQX799ddPnz7FxsYWFxe3sTydEBaAz4yNjQ2Hw1FTU3N3d6+qqsrOzsbrFRQUBgwYQKPRzM3N9+7dW1FRcfjwYZkiOzo6lpeXb9mypemmqqqqt2/fGhoaijs2KChIU1Nzx44dCKFBgwZNnDgxJiYmKSmppqbmw4cPZ8+epVAoAoFApvIIx0QIjRs3ztfX19vbm8PhWFhYVFRUHDhwQPpoOjo62trafn5+u3btcnNza/F0GH5T++zZM5lKDgAAn4c25Z0FBQXkgCy//PKL9Af+8MMPFAolKysLL86dO5fL5bq5ueF3GK3WQWEB6CXwa7lmk7nhw4czmcxXr16117kKCwsJghD3svPs2bOnT5++cuWKkpISXhMXF+fq6jp37lwVFRVbW9vffvuNIAiZfrWbxty0adO+ffuuX79eWVn55s0bGxubUaNG5eTkSBkwJyensLDw5MmTR44csbKyEmnY2vR0GL7kgoIC6UsOAACfjTblnYcOHZowYYKVlRVC6MWLF3fu3JHmqNzc3OjoaOE106dPLy0tjYuLa0thOigsAACj0Wiy1mtLUFNTg2M23RQXFxccHHzjxo3+/fuTK7lc7s8//5ybm8vn8zMzM3fv3o0Q6tevn5Snaxrz/fv3ISEhixYtGj9+PIvF0tfX379/f35+fmhoqJQxqVSqmprahAkT4uLi0tLSgoKCJF8Chlup4ssHAIDepvV5J0EQ+/fvX7x48XfffYfX7Nu3T2Sf+Ph4GxsbJpOJv9ZXr17t7+9vYWGBv3P19fXpdHpUVBSVSsWV9ZWVlWpqavhnJpN55MgRhNC1a9e4XK6cnFxMTMyDBw/s7e379etHpVJZLNbQoUPx2E8thkUINTY2BgcHm5mZ0Wg0Ho83ZcoUXNV14MABRUVFfMZbt265urqqqqqqqqrigVoAAAghgUBQWlqqra3dXgFx+tV0HPXo6Ojjx48nJSVJzilTUlIQQnZ2dtKcq9mY6enpDQ0Nwms4HI6KikpaWpr0V4EZGRnJy8uTB0q+hLq6OvS/faQAAKD3aH3eefXq1fr6+kmTJnl4eOAhRc6cOfPp0ydyh71797q6uj548ODAgQPFxcXr1q1LSUnZunUrOdrz27dva2pqvL29hZtG3bhxAw9rMn369Hnz5iGEvvrqqyVLlsyePfv7779/8+ZNWVnZ77//XlJS8vXXXz9+/NjDw+Pt27cthkUI+fr6btiwobGxMSsra+3atYmJiWPHjs3Pz1+4cCHuJ1Fd/f/Yu/O4mPb/ceDvqabZmlYiLUwSpeyRcJOuREiIcK81y7VMEbLlEkqiuiVbyHJLWsi9lrhJlkt0v/YsN5SKSPsyLVOd3x/vx+f85jbN6Uwl4vX8qzlz5nXe5z1Tveac9/v1ruRwOMeOHRszZkxhYeGOHTvu3bvX7P4B4FuSnJxMEASec6OkpCTvwEpp2traDAajpKSE3EIQhKen55MnT+Lj41VUVKhfHhYWJhAIrK2tqXejiIlz6NzcXHJLWVlZYWEhrqZEoaCgoMFsRZzC6uvr0zkFfMqdOnWiPgoAAHyTmp93Hjx40NXVVVFRUV1dffLkyQihqqqqEydO4GcrKyvxAiQTJ06cOXMmm82ePXs2k8lsMmzv3r3Hjh2LEDp9+jQeaFVTUxMeHu7u7o53WLx48aBBg/h8/qRJkxBCdXV19+/fbzJsRUVFaGgoQmj8+PE6OjoLFy5ECBUXF4eFhUnuZmJiwuPxyIT16dOnNHsDgG9PfX19UVFRbW3t48eP3d3dDQwM5s6dixAyMjIqLCyMj48Xi8WfPn2SLHipqan5/v37zMzMsrIysVh86dIlWXWUuFyuoaFhTk4OueXZs2e7du0KCwsj71Rgu3fvRggNHjz47du3tbW1+HtjYmLikSNH8IBUFxeXTp06Nfp3gCKmQCCwsbEJCwu7ceNGZWVldnb24sWLEUL4Bg5FTB6Pd+XKlaSkpNLSUrFY/ODBgzlz5vB4vFWrVlGfAoZP2dzcvHlvCgAAtGvNzDtzc3MvXbpE3mGXvtV+7949/LV+xIgReIuKisq1a9foBF+zZg1CqLa2FldXjo2N7dGjx6BBgxBCLi4uOGVE/5sDgWRMg2ggLS0Nr+aMLzNoa2vjJLjRK5rkmDN8RwyAb8PevXstLCwQQp6eno6Ojvv27QsMDEQI9enT582bN2FhYR4eHgghe3v79PR0hFBVVZW5uTmHwxkxYoSxsfG1a9fwr8bSpUttbGxmzJjRs2fPbdu24VvGeEbOL7/8oq2tbWpqOm7cuMLCQur2ODg4kL+YqKk1PNXV1fv168fhcAYMGPDixYubN2+SN9lramry8vLOnTsn/SqKmAwGIyYmxsXFZcGCBRoaGqampllZWXFxcfhPFkVMNps9bNgwV1dXXV1dPp/v7OzcrVu3lJQUMzMzOlU5U1NTdXV1+/Tp0+SeAADw7VFq3suOHDlSVVUlPdgLzy4aPnw4+S8HL9chl5EjR1pYWKSmpoaFhW3evHn//v3kxc4rV64EBgY+efKksLBQroH5eIgnkshW2Wy2WCwmtwPwzVu+fPny5csltyxdupT8GRfvlHyWz+dLXo8kaWpqJiUlSW7ZtWsX/kFfX58sKIEQGjt2bGlpqaz2rFixYt++fXFxcT/99BNCiDpvu3LliqynYmNjR44c2WjZduqYWlpagYGBOPmmHxMh1Gg+2uThEEIFBQVXr17dvn07uUgSAAB8V5pzvbO+vv7w4cNxcXGSC26SJfpwQSVyQH1ZWVkzDrF69Wr8WqFQmJWV5eTkhBBKS0tzcHBISEiwsrLKzMz8/fff6QfU0dHBP1RXV+Mf8FUWcjsAoAHpST+ty8jIyNvb29vbuyVf/+rq6uLj48vKylxcXFqrYZ8jJrZly5Z+/foJhcLWDQsAAO1Fc/LOhISEioqK8ePHS250dXXFa9nFxsYWFhbiaeMIoZSUlAYvp/NFf8qUKXi1uhMnTixbtkxJSQkh9ODBg9raWoTQzJkztbW18eFohhUIBPhuIC6b9/HjRxzK1NS0ycYAAD6T9evXOzs7u7i4SE4wkktycnJcXNylS5dklQL9SmIihAICAh4+fHjx4kU6I90BAOCb1Jy88+DBg7NmzWqwKJyBgYGdnR363+wiNTW1devWIYROnz598uRJyXtt5Aold+7cqaysJC9ASlJUVFy5ciVCiMvlkvf+8DofCKF79+5VVVU1uANIHZbNZuM7jOfPn8/NzcXTiTQ0NMhZ8AAA0oYNG8LDw0tKSgQCQWxs7Gc91o4dO4RCoa+vb/NebmtrGxERQa4X3yo+R8xz585VV1cnJydraGi0Ytj2KzExcf369Qghb29vU1NTVVVVFotlZGS0du1a8vq3WCzevHmzoaGhsrKyrq7u6tWrydHA1ChiIoQiIyMtLCz4fH7Xrl3nzZv34cMHOjH9/Px69erF4XB4PF6vXr28vLzI/2uyDvfHH3/4+fm17n2D6upqNze3zp07c7nchISEixcvqqmpkQu4tJCrqyufz2cwGA8fPqT5EvqdeevWrWHDhnG5XB0dHU9Pz0b/9cfFxRkaGkrOyWOz2QKBYP78+RkZGdL7/Pzzz5Ivt7Oz4/P5ioqKvXv33rhxY4NQysrK2traI0eO9Pf3l6y906SXL1+uWLGid+/efD5fSUlJTU3N2NjYwcHhzp075D6JiYlTp07V19dnsVgqKiq9e/deuXIlOeeSZpstLCx4PB6DwWAymX379pVcGfjo0aMGBgYMBqNTp07Hjh2TjPDo0SMXFxeBQMBisTp06NC3b98Ga6RhkZGRDAbDysqK3OLi4sKgdP78efq9JAfJe+W4FiZBydHRESHEZrMHDx4suX3IkCHkl3glJSVfX1+CII4fP25paamioqKoqNi5c+eZM2cSBFFdXT1//vwOHTpwOBxLS0tXV1d8ORMhJBAIyIAVFRVaWlpLliyRPMq2bdt0dXVZLNaAAQPIlTk1NDTS0tKaDFtbW+vt7W1oaKikpKSurj5hwoSnT5/iKqRky21tbSsrK7W1tfFDVVXVlJQU6g4B4EuZOnXq1KlTv3QrQFv4xt7rzZs3T5gwobS0lCAIa2vr0NDQgoKC0tLS06dPM5lMe3t7vNvSpUvZbPapU6dKS0uvXbumqqqK/4k0iSImXknEz8+vuLj4wYMHhoaG/fr1E4vFTcZ0cHDYvXt3Xl5eWVlZdHQ0k8kcPXp0k4cLCgqytrYuKiqSt4tk2bFjh7GxcVFR0cGDB2NiYs6fP6+qqvrHH3+0VvxTp04hhB48eEBnZ/qd+fTpUw6H4+XlVV5efvv27Q4dOsybN09W2O7du6upqREEUVdX9/HjxxMnTnC5XG1t7fz8fMl98HJl58+fl3ztpUuXHB0dpUPh6hzXrl2bO3cug8HQ0dFJTU2lc46HDx9mMpk//PBDQkJCUVFRVVXV69evo6KirKysDh48iPfx9PRECM2bN+/BgweVlZUlJSUJCQkDBw5UVVW9evWqXG1+9OgRQmjIkCHSLcnMzOzSpUtNTY3kxsePH3O5XDc3t4yMjMrKypcvX65du9bW1lb65Q4ODvjyXHp6Ot4yffr0K1euFBcXi8ViXFFu4sSJNTU1FRUVeXl5Cxcu/PPPP+l0ETXpv11y550AgK/EN5aLAApt816LRKKhQ4d+7iC+vr7GxsaVlZX4oYODQ21tLfksrqaclZX1+vVrBQWFRYsWkU/htTyePXvWZBtkxSQIwsbGpkuXLvX19fipvXv3IoRu3brVZEwnJyeyzQRBODs7I4Tev39PfTiCIIRC4dChQ+mktnRYWFjQTL6bhzrvrKmpOXr06OzZs/FD+p05ffp0gUBA7unv789gMJ4/f97oUchkkbR27VqEUFRUlOQ+ERERCgoKurq6xcXF5HZZeaekmJgYBQUFbW1tyRc26s6dO4qKiqNGjZJ++xISEkJCQgiCiI+PRwhJflCxsrIyY2NjLS0tMl2m2ebhw4cjhP7v//6vQcB169Zt2rSpwcbZs2d36dJFckt1dfX48eMb7Jafny8QCPCsGC8vL7zRxcWloqIC/4zzTslmHDhwIDY2dtSoUZKpczNI/+1q0TqZAAAAvhlHjhxpsMp8qwd59eqVl5fX1q1b8WojCKHz588rKiqSO+ASKCKRKDU1tb6+fsiQIeRT9vb2CKHLly832QZZMRFC2dnZOjo65HwAvEyAZA1aWc6cOUO2GSGkq6uL/lcpheJwCKEtW7Y8fPgQlwVsuZycnM86PljWTInq6ur9+/cPGDAgLS1t586deCPNzqytrb1w4YK1tTW559ixYwmCkFUXQpqRkRFCqMFNfCsrK3d393fv3uGJyPRNnTp17ty5eXl5Bw4coN5z+/btdXV1vr6+5O1T0pgxY/DgPVydV3qBQxUVlVWrVhUUFBw+fFiuNuOwuOI4qaam5sSJE7jGsKSCgoKSkhLJonXKysrS4y6io6MdHBwmTpzIZrNPnjxJEARC6NSpUxRD2BcvXjxlypTdu3fv379/+PDhFy5ckLWnvCDvBACAbw1BEAEBASYmJnhZ4EmTJr148QIhJBQKlZWVyaGry5Ytw+PJ8vPz3d3dPTw8Xr9+zWAwjIyMgoOD2Wy2trb2kiVLdHR02Gy2lZXV3bt35Qoi3bDg4GCCICZOnCir5e/eveNwOAKBAM8clVxQFA/xlxz0RhMZEyFkaGgomRbjVAZPY5VLenq6urp6o5W2JA+HENLQ0LC2tg4KCsL/7BMSEmQtpoAo+/avv/4yMjLKzc09fvw4g8FQUVG5desWHvOHLzQeO3ZMRUWFwWBoaGjEx8f/888/Xbt2VVRUxMtr1dXVbd682cDAgMPh9OnTB9/eRAgRBOHv79+zZ08Wi6WmpobrZ0uqqKgICAgYNGhQXl7e9evXd+/eTdaBodmZb968KS8vNzAwILfgG76PHz9uuqMRQgjhisJ9+/ZtsH379u3GxsaHDx9OTEykGQrDS2BcunSJYp+ampqrV69qaWkNHjxY1j4ikSglJcXAwKDRdc6GDh2KEPrrr7/kavOUKVO6dOkSFRVVXFxMboyNjR0yZIh08UoLC4uKiopRo0b9/fffFOcSGRk5efJkPp9vZ2eXmZl58+ZNip0l9e/fPyYm5ujRo3FxcUOGDImNja2vr6f5WpkkL37CfXYA2hG4z/79kPe93rx5s7Ky8smTJ4uLix8/fjxgwIAOHTp8+PCBIIhZs2Z16tSJ3NPf3x8h9OnTJ4IgpkyZ0r17d/KpxYsX83i8Z8+eVVVVpaWl4ekj+PYx/SANGBoampqaynq2oqKCz+cLhUKCIHBSQt4TJAgCFyFxcnKi3w8NYhIEkZyczGQyg4ODS0tLnz59amJiMmbMGPrRampqcnJyQkJCWCwWvm5EfTgMz6DCN6/Pnz/P5/O9vb1lHYKibwmC6NSp05w5c8hn8ap++IYvQRDPnj3jcrnkDuvXrz98+DD+efXq1SwWKzY2tqioaMOGDQoKCniA48aNGxkMxp49e4qKikQiEb7MhptaXFy8ffv2Pn367N69u7y8XLqpNDvz+vXrCCF/f3/JjRwOp9FhiMR/b44XFRUdO3aMy+U6ODg02CcjI4MgiNu3bysoKHTr1g23kM59doIg8JwwvLatLP/++y9CyNLSkmIf/C1o0KBBjT6L6+eQE1dotpkgiC1btiCEAgICyC3Dhw9PTEyUPoRIJMKr6iCETE1N/fz8CgoKGuzz9u3bjh074qEgJ0+eRAgtWLCgwT7S99mlZWVlCYXCgQMHnjhxgv64Eem/Xc2sGw8A+BqkpKTgcWbg25aSkmJpaUlz58rKyoCAgMmTJ+OC/Obm5gcOHBg8ePChQ4fIQss0KSkpmZiYIIRMTU337dtnYWERHh6+efNmeduPVVRUZGRkNKjBJ8nHx0dHRwfPxjU3N7e3tw8NDR05cqSVlVVxcfHNmzcZDAadBepkxUQIWVtbe3p6CoVCXEVVT09P8jZok/T19T9+/KilpbVr1y5yRWWKw2H4Su2TJ0/69evn4OBAsZhCC5mYmAQGBi5evHj06NEKCgrV1dV4NcGqqqp9+/Y5OTlNmTIFIbRp06Y9e/aEh4f37t07MDDwxx9/XLVqFY6gqamJfxCLxX379u3ateutW7f4fH6jh6PZmXjquuRQBIQQk8mkqE5QUlJC3pRnMBjbtm3DQzylDR06dOXKlXv27Fm3bl1ISAhV70jA0/ap64vjt0lFRYViHzzQQlVVtdFn1dXVUWNVzJts8+LFi3fs2HHgwAF3d3cGg/HkyZP8/HxbW1vpPTkczu3bt/fv379///5nz555enru2bMnOjra2tqa3CcyMnL8+PG4/ydOnMhisWJiYkJCQiRvJtChr6//22+/PX/+/Mcff/zzzz+jo6PlejkJ7rMDAMA3JS0trby8nLwKghCysLBQVlbGd8mbbdCgQVwuF9+vb568vDyCIGQNKTtz5kx0dPTly5fJLCcqKsrZ2Xn27NmamprDhg07e/YsQRB4RjBN0jE3btx46NChq1evlpeXv3nzxsrKCi/xSjNgdnZ2Xl5eZGTk8ePH+/fv32Akq/ThMHzK+OrX57Zo0aKpU6cuWbIkOjqaXEjs5cuXIpHIzMwMP+RwOJ07d37x4sWrV69EIlGjCQ2TyXz06NHo0aNHjBgRGBhYUVEhvQ/NzsTjYvHlalJNTQ1F3kNepFyzZg1BEGpqahSjWrdv396zZ8/Q0NBbt27J2qcBPJ9GVr6I4YyTHKfbKPxGS94Ql4SHXTZ6FOo2d+7cecqUKf/++y++F79///5ffvlFVhuYTKZQKHz+/HlKSsqkSZPy8vKcnZ0lC0Xhm+z4Z1VVVTs7u9LSUvqDa0k5OTnu7u4///yzr69vZGSkvC///yQvfn4b99m3bt1qYmLC5/OVlZW7d+++Zs2asrIy6d0WLFiAP1XUBSMGDRqkoKDQt2/fVm/n3LlzcWl9yTmSX7m6urqAgICWz3j93C5cuNBatUVofk7o8/f379ixI0Jo//79LQwF99m/H3K913g82YEDByQ3amtr//DDD4Sc99kb3KPU0ND48ccf5Qoi6dmzZwghcja0pFOnTllYWLx7947ivN6/f48QWr9+PcU+1DHfv3+vqKgoOSm4pKREQUFhxYoVNGOS8E1YNzc3isOR8P/4bdu20Ynckvvs2MuXLxFCVlZW5Cz7Rgf/WVpaXrx4ESF05MgRybNo8OeuvLx89+7dZmZmW7duLSwsJLfT70zcV5J74iz2p59+arQHJG+Ol5aWdu7cmRzgIbkPvmeN4TvXPXr0OHPmDJ377Pfv30cI2dnZNdoArKqqis1md+jQgWKfyspKJpOpq6vb6LMPHjxACJFjD2i2GcP56KRJk3APNDn1noQzVHJFySdPnjSa++GpXSTq++wvX76cP3/+4MGDo6Oj6+rqaLYE+y7msyclJS1fvjwzMzM/P9/HxycoKKjRG5GHDx/G1eOppaam2tjYfIZmovDwcHln4X1Z6enpP/zww6pVq6i//30NCMo1suVC83NC3+rVq2/fvt2KAQFooNG7e8XFxdKTEuQiFotbGARf35Kuox4SEvL7778nJSWRCyw3KjU1FSFE8w9yozHT09Pr6uokt6iqqmpqaqalpdE/C8zIyEhRUZF8IfUp1NTUoP/Okfp8xGKxm5tbQEDAnTt3yNv9+LtuYGCg5L//O3fu4CuRjZZwJ/F4PA8Pj9TU1A4dOvzwww9r1qzBOQr9zhQIBHw+X3Ke+6tXrxBCffr0afJ0+Hz+zp07y8rKli5dSrHb0KFDV61alZ6evm3btiZjIoQSEhIQQmPHjqXYh8VijRkzJj8/v9GsvbCw0NXVlc1mjxgx4t27d2RZe0k4dxwzZkwz2jxs2LD+/fv/+eefvr6+jo6OampqjQaZMmVKgwvJuC49+W86IiJixowZku97YWEhh8O5cuUKnRUTHjx4MH369Pnz5zs5Od29e9fZ2bnBUpHN8A3mnSoqKosXL9bU1OTz+dOmTXNyckpISKB/G6VRdNb2lFRZWSm5KsA34NGjR+vWrfvll1/69ev3pdvSiAYd7uDgUFJSMmHChC/YJAC+FDMzMxUVlX/++Yfccvfu3ZqamoEDByKElJSU5B0iiSUnJxMEgYeZNi+ItrY2g8GQXBOVIAhPT88nT57Ex8dTD6RDCIWFhQkEAsmBa42iiImTZpw2YWVlZYWFhY1ORpZUUFCAZ4WTcNaFJ6Y0eQr4lDt16kR9FKzZbxC2YsWKhQsXrly5ctWqVdu2bcNr6ujr67PZbOlViMzMzBQUFPC8H2psNnvp0qX37983MTHBixHS70wlJaVx48bduHGDnAp96dIlBoNBUdZA0uzZs4cMGXL+/HnqAYXbtm3r1asXvsRI7cOHD4GBgXp6evPnz6fec8uWLSwWa9WqVdJDUZ8+fYqLK+He8Pb2brBDaWlpYGCgtrY2xVGo27xs2bK6urqdO3dS5NzV1dX4NgIJX+3GOT1BEFFRUcuWLZPcQUNDw9nZua6ursl75dXV1R4eHosWLbp16xbFsGx5tU7e+fbtW5rLl7UB6lJqkuhnk/LWS5OrDJ68Se0X0bdv37i4uFmzZuGxAc32mT4qrVJ3UJZ28QYBQGKz2R4eHmfOnPn9999LS0ufPHnyyy+/6Ojo4OJ/RkZGhYWF8fHxYrH406dPklehNDU1379/n5mZWVZWhlMfvMpLbW3t48eP3d3dDQwMcAEauYKQuFyuoaGh5BLHz54927VrF140TnKBPlwTcfDgwW/fvq2trc3MzFy9enViYuKRI0fwEs0uLi6dOnXCd0sboIgpEAhsbGzCwsJu3LhRWVmZnZ2N+wRPvqGIyePxrly5kpSUVFpaKhaLHzx4MGfOHB6Pt2rVKupTwPApm5ubI4QuXbpEUUeJum+bFBoaqquriwfz+fj4mJqazpo1q7S0amFdjQAAIABJREFUlM1mz5s379SpU/v27SstLa2rq8vJycnNze3YsePUqVNjY2OPHDlSWlr6+PHjQ4cOUcRnMpnz588/fvw4QkiuzvTy8vr48eOvv/5aUVFx584df3//uXPn9uzZk7rbMQaDERwczGAwhEIhxfqWbDY7PDy8wewlhBBBEOXl5bhk/adPn06fPj1s2DBFRcX4+Hjq8Z0IoX79+kVERDx9+nTEiBEXL14sKSkRi8UZGRlhYWELFizAicHo0aN9fX2PHz8+d+7cR48eVVVVlZaWXrlyxcbGpqioKDY2VtalSoo2YzNnzsQjmyUvDEt3l5OTU3R0dHFxcUlJyblz59atW+fo6Ihfcvv2bVVV1WHDhjWIjO/Fnzhxgvr0WSxWUlJSo8N/W0Ty6ivN8Z319fW7du3q0aMHk8lUU1MzMTFhMBh0Rr+dOHFi4MCBLBaLy+V27doVF5Kor6/fs2dPr169lJWV1dXVHR0d8RoGoaGhXC6Xw+HEx8fb29vz+XxdXd3IyEiCIHr16oUQYjAYAwYMwKOD16xZg9fGDQ8Pb3BQR0dHDodTXV1NttzY2FhZWVlVVRV/LWuy5ba2thoaGj179uRyuWw2e/jw4Tdv3sRP3bhxw8TEBB/azMwsISGBIAg3Nzdy8XpynFOj575x40YFBYW4uDh7e3tVVdXOnTvjcTYU507RY35+fhwOR0VF5ePHj6tWrerSpcuSJUu4XC7uKG1tbSUlJS6X279//+HDh+vp6ZHV2pp84yQNGTKE/mhXWR+VFStWMJlMcgzT0qVL8bh7PIap0V6l6JMGHX7z5k38zuIxT7jwWwNXrlwhCKK2ttbLywtfCTA3NycXw2jG50S681+8eCErPm4SHt9J3RXUYHzn90Pe97q+vt7f3x//6mloaDg5Ob18+RI/VVBQYGNjg5e9XrFiBa7XaGRklJWVdf/+/a5du3I4nOHDh3/48GHx4sV47JqSkpKqquqkSZNev34tb5AGDRMKhUwmUyQS4YeyBp/hmjujR49WV1dXUlLS0NBwcHCQXNjQyckJIbR582bpc6eOiYuMGhkZ4XW0yelK1DEJgpg4caJAIFBRUWGxWN27d3dxcXny5EmTh8McHBx0dXVx6nPx4kU+n799+3ZZ752svr1582b//v0RQkpKSgMGDIiNjQ0JCcGVPrlc7sSJEydMmMBgMDQ1NW/fvk0QxMqVK/EtUTU1tX/++ae6utrT09PAwEBJSaljx45TpkxJS0sjCKKsrGzhwoVaWloqKirDhw/HxQr09PQePXokq4UkuTrz+vXrgwcPZrFYOjo6a9asqaqqkt7z77//NjY2xh2I/4WRL8dfeNTV1QcPHozLf3bo0GH58uUNmrRmzRo8SPGPP/7o06cPl8tVVlbG/cBgMPDLvb29pYsNUcjKylq9erW5uTle9FtdXb1///4LFiz4+++/yX3u3Lkzc+ZMAwMDZWVlHo9nZmbm4eGRk5ODnz1z5gydNktbs2YN+a+/0Y69cuXK9OnTu3fvzmKxlJWVe/bsuWXLFty3CxYs4PF4SkpKffv2vX//Phlh27ZtZAVWXV3dnTt3/vDDD7iOgYKCgpGR0Y4dO+h3TpNaZ51MHx8fBoOxa9euwsJCkUiEK9Y2mb0FBgYihHx9fQsKCgoLCw8ePDhr1iyCss7cxo0bEUJXr14tKSnJy8sbMWIEj8erqampra3t1q2bgYGB5NJkK1eubDB4hZAqpUZRqIyCra2toaFhRkaGWCx++vTpkCFD2Gz2v//+SxBETEzMli1bCgsLCwoKLC0ttbS08EsajKyXde7kCRYXFxcWFo4bN47FYuFMWta50+kxNze3kJCQyZMnP3/+/Ndff0UI3b17t6KiIj8/Hy/4ceHChU+fPlVUVODiFw8fPmzqPf//5Mo7KT4qFGPnZfUqRZ806HDJsfbp6enr1q3DvZqbm6uhoWFlZYVHRjejoB0F6c6XFV8y76TuCmqQd34/vsh7jQcstW7M9PR0JSWlRitfyqWurm7EiBGSE2Ja7nPEJAgiPz+fzWbv3r27dcN+5eh35mfq9m9Vu+uuVsg7Kyoq1NXV8ZRGjHo5V6ympkZdXd3GxobcUltbGxQUJBKJVFRUXFxcyO337t1DCJGXA5HEdG/87//Vq1fE/zK56OhoslUGBgYlJSUNjrtx40ZjY+PS0lKCIEQiEZfLHT16tFwtJwjC1tZWMtPC1YxXr17dYDcfHx/0v0IhkmmQrHOXPkF80fvp06cU5y5XjxEEgfNOckY/vj+Cv6aTr5Vc9LZJ9PNO6o8KzWRLslcpPg8UeackJycnNpv94sULgiAqKyu5XC7ZkyKRiMViLV26tNmfkwbNkxWfgLyzKX/99de6desIytoUNTU1Xl5eAoGAyWR26dLFw8ODvIRGjbreRURExKBBg1RUVPAN5dzcXDoxd+7c2bNnTzabzeVye/bsuWnTJvJvkazDnTt3bufOnZLfnKl9qbyz0bnALeTj49OjR49Gy4zQVFtbGxcX169fP3J16Zb7HDGx5cuXW1pa4m/I3wn6nfn5uv2b1B67qxXms6enpxcXF//4449yverx48fFxcWSs7oUFRXd3NzkqjOH76XiAUOurq5qamrkire///77pEmTGozVaFBKjaJQmVzMzc3V1NSkF/jCQz2kp2rKOnfpyDhCoyPKyXNvYWU+HIec/kZxxJZr3kelAVm9iv77eaAjOjr67NmzW7duxYOKmlHQTi6y4rcw7Dfv119/DQ4O3rBhA6KsTeHu7u7v7+/j41NQUBAREREWFubq6konPkXM06dPz5o1y9nZOScn59y5czdu3Bg7dmyDuaKNunnz5sKFC7Oysj5+/Lht2zY/P7+pU6dSHw4vlGxrayur8t83bP369c7Ozi4uLpITjOSSnJwcFxd36dIlitWlv4aYCKGAgICHDx9evHjxsy6q/rWh35mfqdtpevHiBUM2FxeXtm8StS/bXa1F7rwTT17DRRnow3X/cXUPSfhvboM5gOrq6tSrCOCXLFq06Pbt2/iK3f79+/EtY1JUVNTOnTuTk5O7deuGt+CR3fK2vFFMJhOnOxcuXBg5cmTHjh1ZLJas1RRknXvzNLvH2l7zPiqIXq/Kq6CgYMWKFRYWFh4eHngLLiC3adMm8q/M27dvRSJRa31OZMVvYdg20yo1GeQNsnPnzqioqOjoaPxdUVZtijdv3hw4cGD27NkuLi58Pn/kyJFCoTAyMpLOyt0U9S4OHjzYpUuXNWvWqKmp9evXb9WqVQ8fPqTzjU5ZWXnZsmUdO3ZUUVFxdnaeNGnSX3/9hT//FIdzc3Pr27fvuHHj6KS2bW/Dhg3h4eElJSUCgSA2NrZ1g+/YsUMoFPr6+jbv5ba2thEREeQi5q3ic8Q8d+5cdXV1cnKyhoZGK4b9+tHvzM/R7fT16tWL4kJdVFTUF2kVhS/bXa1F7rwTTw+X9zs6LvGVn5/fYHtL6szh8emBgYE3btzQ19fHg3axRkup0SlURkdtbW1hYaGBgUFWVpaTk1Pnzp3v3r1bUlLi5+fX6P6yzr15PlNlvs+heR8Vmr0qLzc3t+LiYsmZgy0paEeHrPgtDNtmWqVEgFxBXr165eXltXXrVvwWINm1KVJTU+vr64cMGUI+hQcuX758ucmjUNS7yM7O1tHRIcsX4PlkdGYTnzlzhmwzQkhXVxf9bwE96vIaW7ZsefjwIXnf5qvi4+ODp2NmZGSQl29bkZ2d3c6dO1s97FfF0dFx/fr1smYrA/B9kjvvxDPXUlJS5HpVt27dNDU1r1y50mA7dZ05anp6etOmTYuNjfXy8nJ3d8cbCdml1OgXKqN27dq1+vr6AQMGPHnyRCwWL1261NDQkM1my6q2I+vcm6clPdbGqD8qsmrU0exVuVy4cCEiIsLLy6t37954y5o1a1pe0I6arPjSWliur0kEQQQEBJiYmLBYLA0NjUmTJuHb/UKhUFlZmfzqvGzZMh6Px2Aw8BxVDw+P169fMxgMIyOj4OBgNputra29ZMkSHR0dNpttZWWFLwTSD4IQSkhIoKggExwcTBAERUm/d+/ecTgcgUCAZ6dKVuHG61/Tud4pKyZCyNDQUDJLxkWVDQ0N5Y2Znp6urq7etWtX6sMhhDQ0NKytrfFob3mPAgAA7ZHceae6uvqcOXPOnDlz6NChsrIykUhE53oAi8XasGHDjRs3hELhu3fv6uvry8rKnj17Rl1nrkkeHh61tbVFRUWjRo3CWyhKqclbqExSTU1NSUlJbW3t/fv3hUJh165d586da2BggBBKTEysqqpKT0+XvB8nWcFOQUGh0XOneegGWthjbYn6oyKrRh1Fr1KgKBlYWlq6ZMmSfv364eq+VVVV//zzz8OHD1uroJ0ssuJL79mScn10bNmyZf369Rs3bszLy7tx40Z2dvaIESM+fvwYHBw8bdo0crfQ0NCtW7fin4OCgiZMmICnar169UooFM6dO1ckErm5uWVmZt6/f7+2tnb06NHZ2dn0g6D/jdMla0c3cOHCBVytrNFnRSJRUlLSwoULlZWVcSU1ySwTr9n96dMnuXpGMiZCaMOGDR8+fAgJCSkrK0tLSwsKChozZgwuk06HWCx+9+7d3r17ExMTQ0JCyNpesg6H9e/f/927d48ePZKr5QAA0F5J3gSkWUepvLx80aJFHTp0UFJS0tTUxP8D6NTv3Lt3r7m5OZvNZrPZ/fv3Dw0NJWTXmcP1GhFCPXr0eP369aFDh/C0oa5du+IaRpiNjc3hw4fJh9Sl1JpXqCw8PNzGxgbXv9TS0poxY8bbt2/xU56enpqamurq6s7OzrhIUPfu3RutYCd97rjiI3mCv//+Ox4DpKenRxZxbPTcZfUYGVBfXx+XKQkKCsJxunXrdvPmzZ07d+ICtp06dYqIiIiKisLrZ2hoaJw6dYr6vbtz586wYcPIol+dO3e2srK6fv069asoPioU9f8a7dV169ZR9Ilkh2/atEmypp1k9WbSuHHjCIJoxYJ20p0vK/6ePXtwt/N4vMmTJ1N3BXX30pnjTF0AodlLdeMVC7du3SpXEArl5eUMBmPChAmydpCsTUEQhL29vaam5tWrVysrK3Nzc6OjoxkMxvjx4+kcS1ZMgiA2bdpEfkj09PSys7PpR8Nvq5aW1m+//dbo5GXpwxEEcfToUYTQiRMnqIN/q7ULAADfttap39kAHnJOJ+8E3zn4qLQuOrkIThAb1A5UVlZ2cHAgWpB3EgTB5XLxsr+tkne+efMGITR9+vRGn42Li+vRo0dGRga5pbi4ePHixbq6uhwOx9DQcMaMGQihOXPm0DmWrJgbNmzQ1ta+evVqeXn5mzdvpk2bpqen12T2T6qpqcnLy7t8+fKAAQN69+798eNH6sNheO6CZI3xRkHeCQBoj1qhjpK0zzo0DXxL4KPS9j5fAQQWiyXvfW0KVVVVOKb0U9K1KRBCampqBw4cyMnJEYlEr1+/3rNnD/rfHD46pGPm5ub6+fktWrRo1KhRPB5PIBCEhYW9f/8ep9F0MJnMjh072tnZRUVFpaWl4dKzFKeA4cvk+PQBAOCb1zrrs6N2WAeL1H5b3oqa1wnfVde105P9TAUQxGJx61ZRwOmXdKHWRmtTSMOXdW1sbOgcq9GY6enpdXV1kltUVVU1NTXT0tLonwVmZGSkqKhIvpD6FGpqatB/50gBAMA3TKmFrz906BCusOjp6ZmTk4MLiLQvuILXl27FF9a8TpDrVeRHxdHR8fbt2+3uo9JOPyfUBRCaPZU+OTmZIAg856ZV5uNra2szGAzJQuIEQaxbt66oqCg+Pl5JqYm/VGFhYQKBwNramno3ipg4h5ac+FVWVlZYWIirKVHApWEjIyPJLTiF1dfXp3MK+JTx2FAAAPjmtfR656JFi4qLiwmCePv2bbvLJEBbgo/KF0FdAIFiKr10iYD6+vqioqLa2trHjx+7u7vjlSTlCnLp0iVZdZS4XK6hoSEu2o9R1KZACA0ePPjt27e1tbWZmZmrV69OTEw8cuQInifu4uLSqVOn+/fvSx+FIqZAILCxsQkLC7tx40ZlZWV2djbuogULFlDH5PF4V65cSUpKKi0tFYvFDx48mDNnDo/HW7VqFfUpYPiUzc3N5XpbAQCgnWq1++wAgK/Tr7/+6uPj4+3t3aFDB2tr627duiUnJ/N4PITQ0qVLbWxsZsyY0bNnz23btuG7vUOHDs3Ozv7ll1+0tbVNTU3HjRtXWFiIEKqqqjI3N+dwOCNGjDA2Nr527RoejilXEAoODg5paWmVlZX4IfXVZXV19X79+nE4nAEDBrx48eLmzZvkTXY8v+fcuXPSr6KIyWAwYmJiXFxcFixYoKGhYWpqmpWVFRcXN2LECOqYbDZ72LBhrq6uurq6fD7f2dm5W7duKSkpZmZmdC6Qp6am6urq9unTp8k9AQDgG8CQ/MsYHR2N55N+wQYBAGjCK33HxMS0wbGWLFkSExNTUFDw+Q7x6tUrExOT8PDwn376qSVx6uvrR44cOXfu3Pnz57dW2z5HTIRQQUGBnp7e9u3byeVbZWnL9xoAAFqL9N8uuN4JAKBFetJP6zIyMvL29vb29sYrTDZPXV1dfHx8WVlZK870+hwxsS1btvTr108oFLZuWAAA+GpB3gkA+FqsX7/e2dnZxcVFcoKRXJKTk+Pi4i5duiRr3aOvJCZCKCAg4OHDhxcvXmQyma0YFgAAvmaQdwIAmrBhw4bw8PCSkhKBQICL/38+O3bsEAqFvr6+zXu5ra1tREQEuV58q/gcMc+dO1ddXZ2cnIxXKQMAgO9ES+soAQC+eT4+PpJV0D83Ozs7Ozu7NjvcF+Ho6Ojo6PilWwEAAG0NrncCAAAAAIC2AHknAAAAAABoC5B3AgAAAACAtgB5JwAAAAAAaAuQdwIAAAAAgLbQyHx2BoPR9u0AADQP/MJ+P+C9BgC0O1OnTpV8+J91MnNycm7fvt3mTQIAgHZm+vTp7u7uQ4cO/dINAQCAr5q+vr7kn0oGrMYOAADyYjAYp0+fnjZt2pduCAAAtCcwvhMAAAAAALQFyDsBAAAAAEBbgLwTAAAAAAC0Bcg7AQAAAABAW4C8EwAAAAAAtAXIOwEAAAAAQFuAvBMAAAAAALQFyDsBAAAAAEBbgLwTAAAAAAC0Bcg7AQAAAABAW4C8EwAAAAAAtAXIOwEAAAAAQFuAvBMAAAAAALQFyDsBAAAAAEBbgLwTAAAAAAC0Bcg7AQAAAABAW4C8EwAAAAAAtAXIOwEAAAAAQFuAvBMAAAAAALQFyDsBAAAAAEBbgLwTAAAAAAC0Bcg7AQAAAABAW4C8EwAAAAAAtAXIOwEAAAAAQFuAvBMAAAAAALQFyDsBAAAAAEBbgLwTAAAAAAC0Bcg7AQAAAABAW4C8EwAAAAAAtAXIOwEAAAAAQFuAvBMAAAAAALQFBkEQX7oNAADwtVu8ePHLly/Jh9evXzc1Ne3YsSN+qKioePz4cT09vS/UOgAAaB+UvnQDAACgHdDW1j506JDklmfPnpE/CwQCSDoBAKBJcJ8dAACaNmvWLFlPKSsrz507tw3bAgAA7RXcZwcAAFp69+79/PnzRv9mvnz50tjYuO2bBAAA7Qtc7wQAAFpmz56tqKjYYCODwejTpw8knQAAQAfknQAAQMvMmTPr6uoabFRSUpozZ84XaQ8AALQ7cJ8dAADosrS0TE1Nra+vJ7cwGIzs7GxdXd0v2CoAAGgv4HonAADQNXv2bAaDQT5UUFAYNmwYJJ0AAEAT5J0AAEDXtGnTJB8yGIzZs2d/qcYAAEC7A3knAADQ1aFDB1tbW8nZRZMnT/6C7QEAgPYF8k4AAJDDTz/9hIfFKyoq2tvba2lpfekWAQBAuwF5JwAAyGHSpElMJhMhRBDETz/99KWbAwAA7QnknQAAIAc+nz9hwgSEkLKyMv4BAAAATZB3AgCAfPCamZMmTeLxeF+6LQAA0J5A3gkAAPIZO3asurr6zJkzv3RDAACgnYG68S1y586dgICAL90KAEBbe/z4sZmZmYICfHUH4PsydOjQVatWfelWtGPwR7NFsrOzY2Njv3QrvhEpKSkpKSlfuhWgLXwD73Xv3r0h6QTge5OSknLnzp0v3Yr2TelLN+BbEBMT86Wb8C1wdnZG0JnfB3ivAQDtEf7bBVoCvq8DAAAAAIC2AHknAAAAAABoC5B3AgAAAACAtgB5JwAAAAAAaAuQdwIAAAAAgLYAeSdoxy5evKimpvbnn39+6Yb8R2Ji4vr16xFC3t7epqamqqqqLBbLyMho7dq15eXleB+xWLx582ZDQ0NlZWVdXd3Vq1dXVlbSCU4REyEUGRlpYWHB5/O7du06b968Dx8+0Inp5+fXq1cvDofD4/F69erl5eVVWlpKfbg//vjDz8+vrq5Orp4BAADwnYO8E7RjX+GqB7/++mtwcPCGDRsQQklJScuXL8/MzMzPz/fx8QkKCiJrcLi7u/v7+/v4+BQUFERERISFhbm6utKJTxHz9OnTs2bNcnZ2zsnJOXfu3I0bN8aOHVtbW9tkzJs3by5cuDArK+vjx4/btm3z8/ObOnUq9eEmTpzIZrNtbW2Li4ub0UsAAAC+UwRogdOnT0MftpapU6dOnTr1S7fiP0Qi0dChQ+nv7+vra2xsXFlZiR86ODjU1taSz06bNg0hlJWV9fr1awUFhUWLFpFPbdq0CSH07NmzJg8hKyZBEDY2Nl26dKmvr8dP7d27FyF069atJmM6OTmRbSYIAmeW79+/pz4cQRBCoXDo0KFisbjJQzTwFb7XAADQJPjb1XJwvRMAmY4cOZKXl0dz51evXnl5eW3dupXNZuMt58+fV1RUJHfo0KEDQkgkEqWmptbX1w8ZMoR8yt7eHiF0+fLlJo8iKyZCKDs7W0dHh8Fg4Kf09fURQm/fvm0y5pkzZ8g2I4R0dXURQvh+OsXhEEJbtmx5+PBhUFBQk4cAAAAAENxnB+3XrVu3DAwMGAwGvrC3b98+Ho/H5XLPnTs3duxYVVVVPT29U6dOIYSCg4PZbLa2tvaSJUt0dHTYbLaVldXdu3cRQkKhUFlZuXPnzjjmsmXLeDweg8HIz893d3f38PB4/fo1g8EwMjJCCCUkJKiqqu7YsaPR9gQHBxMEMXHiRFkNfvfuHYfDEQgEeH1FDodDPtWjRw+E0PPnz+XtBDImQsjQ0FAyS8aDOw0NDeWNmZ6erq6u3rVrV+rDIYQ0NDSsra2DgoKIr2/AAwAAgK8Q5J2gvRo+fPjt27fJh0uXLl25cmVlZSWfzz99+vTr168NDQ0XLlwoFouFQuHcuXNFIpGbm1tmZub9+/dra2tHjx6dnZ0dHByM7x1joaGhW7duxT8HBQVNmDChe/fuBEG8evUKIYSn0dTX1zfangsXLvTs2ZPL5Tb6rEgkSkpKWrhwobKycq9evdB/s0wtLS2E0KdPn+TqAcmYCKENGzZ8+PAhJCSkrKwsLS0tKChozJgxlpaWNKOJxeJ3797t3bs3MTExJCQEx6Q4HNa/f/937949evRIrpYDAAD4PkHe2S7Fx8dramrOnDmzXYRtY1ZWVqqqqh07dnRxcamoqMjKysLblZSUTExMWCyWqanpvn37ysrKwsPD5Yrs4OBQWlrq5eUl/VRFRUVGRkb37t1lvdbHx0dHR2f79u0IIXNzc3t7+9DQ0KSkpKqqqg8fPpw5c4bBYIjFYrnaIxkTIWRtbe3p6SkUClVVVc3MzMrKyg4fPkw/mr6+vp6e3pYtW3bt2jV9+vQmD4fhK7VPnjyRq+UAAAC+T5B3trWpU6cyGAwGgxEcHNzsIMeOHSsqKjp16lRBQUErtu0zhf1S8GW5RpO5QYMGcbncFy9etNax8vLyCIKQdbHzzJkz0dHRly9f5vP5eEtUVJSzs/Ps2bM1NTWHDRt29uxZgiDwVU+apGNu3Ljx0KFDV69eLS8vf/PmjZWV1dChQ7Ozs2kGzM7OzsvLi4yMPH78eP/+/RsMbJU+HIZP+ePHj/RbDgAA4LsFeWeb+vjxI1ls8uDBg/RfuHbtWgaDkZmZiR/Onj1bTU1t+vTpcmUqbRa2XWCxWPLe16ZQVVWFY0o/FRUVtXPnzuTk5G7dupEb1dTUDhw4kJOTIxKJXr9+vWfPHoRQly5daB5OOmZubq6fn9+iRYtGjRrF4/EEAkFYWNj79+/9/f1pxmQymR07drSzs4uKikpLS/Px8aE+BQyPUsWnDwAAAFBT+tIN+L4cPXrUzs7u3bt3Dx48ePbs2a1bt4YPH97kq3JyckJCQiS3TJ48efLkyS1szGcK2y6IxeLi4mI9Pb3WCojTL+k66iEhIZcvX05KSlJRUaF4eWpqKkLIxsaGzrEajZmenl5XVyeZuaqqqmpqaqalpdE/C8zIyEhRUZF8IfUp1NTUoP/OkQIAAABkgeudbYcgiLCwsMWLFy9YsABvOXToUIN9YmNjraysuFwuvmS1cuVKb29vMzMzfD1JIBCw2ezg4GAmk4lv1peXl3fs2BH/zOVyjx8/jhBKTExUU1NTUFAIDQ29d++era1tly5dmEwmj8cbMGAArjnaZFiEUH19/c6dO3v16sVisTQ0NMaPH4+H8R0+fFhZWRkf8caNG87OzlpaWlpaWrgIZbuQnJxMEASec6OkpCTvwEpp2traDAajpKSE3EIQhKen55MnT+Lj46mTToRQWFiYQCCwtram3o0iJs6hc3NzyS1lZWWFhYW4mhKFgoKCBiN6cQqrr69P5xTwKXfq1In6KAAAAABCUPO8ZeSqG5+QkKCvr19bW1tUVITLJbLZ7MLCQnKH0NBQhJCiomJERERlZWVoaOiwYcMIgvDw8MBvVkZGBt5z1qxZeEtZWdnTp09xycZZs2aRodauXYsfnjp1auDAgampqaWlpU5OTjj+mzdvmgxLEMTq1avdFMIIAAAgAElEQVQRQj169Hj//j2eTaKurv7u3TvJPe/du1deXj5jxgz88O7du83uzGbU48WDF0NCQvDDjRs3IoTIEuhhYWEIoefPnxMEsXjxYj6fX1hYKBaLHz16ZGpqamBgUFVVRRDEtm3bEEJnz56tqanJy8tbvnw5QujTp08EQSxcuJDD4WRkZJSWltbU1Fy8eJHP52/fvr3RxnTv3r1fv37kw6dPnzb6G+fv708QhIWFRWZmplgszsjI8PDwYLPZSUlJ+IXTp0/X1tb+v//7P+lDUMSsr6+3sbHp3Lnz9evXRSJRVlbWjBkzFBQUbty4QR2zsrJSS0vr6tWrJSUlNTU19+/ft7S05PF4T548oT4FbMuWLQihhw8fyvXGQe1lAEB7BH+7Wg6ud7adgwcPurq6Kioqqqur49vZVVVVJ06cwM9WVlbixRUnTpw4c+ZMNps9e/ZsJpPZZNjevXuPHTsWIXT69Gmch9XU1ISHh7u7u+MdFi9ePGjQID6fP2nSJIRQXV3d/fv3mwxbUVGB8+Dx48fr6OgsXLgQIVRcXIyTOZKJiQmPxyOnP8vKVD6HvXv3WlhYIIQ8PT0dHR337dsXGBiIEOrTp8+bN2/CwsJwYm1vb5+eno4QqqqqMjc353A4I0aMMDY2vnbtGh6OuXTpUhsbmxkzZvTs2XPbtm34ljGekfPLL79oa2ubmpqOGzeusLCQuj0ODg5paWnkMusEZUlLdXX1fv36cTicAQMGvHjx4ubNm+RNdpz+njt3TvpVFDEZDEZMTIyLi8uCBQs0NDRMTU2zsrLi4uJGjBhBHZPNZg8bNszV1VVXV5fP5zs7O3fr1i0lJcXMzIz6FLDU1FRdXd0+ffo0uScAAAAA4zvbSG5u7qVLl8jxlAsWLIiMjEQIHTp0yM3NDSF07949fMsSJwoIIRUVlWvXrtEJvmbNmosXL9bW1gYFBe3Zsyc2NrZHjx6DBg1CCLm4uJC7kWUX6dxWJlMofAtVW1ubyWSKxeJ79+5J70zOp8Gj/drG8uXL8bVJ0tKlS8mfcfFOyWf5fH5OTo50HE1NzaSkJMktu3btwj/o6+uTk64QQmPHji0tLZXVnhUrVuzbty8uLu6nn35CCFHnbVeuXJH1VGxs7MiRIxst204dU0tLKzAwECff9GMihBrNR5s8HEKooKDg6tWr27dvJxdJAgAAACjA9c42cuTIkaqqKj09PTyA0tbWFm/Hs4sQQuTlNLwUoVxGjhyJr/yFhYWVlJTs37+fvNh55cqVsWPH6unpcblcuQpz4iGeSCJbxWMDyO3tjvSkn9ZlZGTk7e3t7e3dki6qq6uLj48vKyuT/MLQQp8jJrZly5Z+/foJhcLWDQsAAOBbBXlnW6ivrz98+HBcXJzkEAey/DguqETORC4rK2vGIfBYzLKyMqFQmJWVhYdypqWlOTg4JCQkWFlZZWZm/v777/QD6ujo4B+qq6vxD/jyJ7kdSFu/fr2zs7OLi4vkBCO5JCcnx8XFXbp0SVYp0K8kJkIoICDg4cOHFy9epDMaBAAAAECQd7aNhISEioqK8ePHS250dXXF63THxsYWFhbiaeMIoZSUlAYvp3MTc8qUKXgl7hMnTixbtkxJSQkh9ODBg9raWoTQzJkztbW18eFohhUIBHikIy4J/vHjRxzK1NS0ycZ8bTZs2BAeHl5SUiIQCGJjYz/rsXbs2CEUCn19fZv3cltb24iICHK9+FbxOWKeO3euuro6OTlZQ0OjFcO2X4mJievXr0cIeXt7m5qaqqqqslgsIyOjtWvXkte/xWLx5s2bDQ0NlZWVdXV1V69eTY4GpkYREyEUGRlpYWHB5/O7du06b968Dx8+0Inp5+fXq1cvDofD4/F69erl5eVFjiGRdbg//vjDz8+vde8bVFdXu7m5de7cmcvlJiQkXLx4UU1NjSxy3EKurq58Pp/BYDx8+JDmS+h35q1bt4YNG8blcnV0dDw9Pcnv55Li4uIMDQ0ZEthstkAgmD9/fkZGhvQ+P//8s+TL7ezs+Hy+oqJi7969N27c2CCUsrKytrb2yJEj/f39i4qKaPcKevny5YoVK3r37s3n85WUlNTU1IyNjR0cHO7cuUPuk5iYOHXqVH19fRaLpaKi0rt375UrV759+1auNltYWPB4PAaDwWQy+/btK7ky8NGjRw0MDBgMRqdOnY4dOyYZ4dGjRy4uLgKBgMVidejQoW/fvg3WSMMiIyMZDIaVlRW5xcXFhUHp/Pnz9HsJfEZtP5XpW0JzPvvEiRPd3Nykt9vb2+N3ITAwkCCIX3/9FSGkrKx84sSJkpIScrf9+/fj3SIjI0UiUVVVVYOJ5xgePMrlcsk58mQKu379+srKSrKE+KlTp+iEXbNmDULIyMjo/fv3eNK3hoZGg/nseM9Lly7hh/v37292Z8I8we/HN/Zeb968ecKECaWlpQRBWFtbh4aGFhQUlJaWnj59mslk2tvb492WLl3KZrNPnTpVWlp67do1VVXVmTNn0olPETMqKgoh5OfnV1xc/ODBA0NDw379+onF4iZjOjg47N69Oy8vr6ysLDo6mslkjh49usnDBQUFWVtbFxUVydtFsuzYscPY2LioqOjgwYMxMTHnz59XVVX9448/Wiv+qVOnEEIPHjygszP9znz69CmHw/Hy8iovL799+3aHDh3mzZsnK2z37t3V1NQIgqirq/v48eOJEye4XK62tnZ+fr7kPni1jvPnz0u+9tKlS46OjtKh6uvri4qKrl27NnfuXAaDoaOjk5qaSuccDx8+zGQyf/jhh4SEhKKioqqqqtevX0dFRVlZWR08eBDv4+npiRCaN2/egwcPKisrS0pKEhISBg4cqKqqevXqVbna/OjRI4TQkCFDpFuSmZnZpUuXmpoayY2PHz/mcrlubm4ZGRmVlZUvX75cu3atra2t9MsdHBzwusTp6el4y/Tp069cuVJcXCwWi3FFuYkTJ9bU1FRUVOTl5S1cuPDPP/+k00XUvrG/XV8E5J0tQifvdHR0RAix2ezBgwdLbh8yZAh5g1JJScnX15cgiOPHj1taWqqoqCgqKnbu3Bn/W6qurp4/f36HDh04HI6lpaWrqyu+nIkQEggEZMCKigotLa0lS5ZIHmXbtm26urosFmvAgAHkypwaGhppaWlNhq2trfX29jY0NFRSUlJXV58wYcLTp08JgggLCyNbbmtrW1lZqa2tjR+qqqqmpKQ0rzPh9/n70TbvtUgkGjp06OcO4uvra2xsTFbvcnBwqK2tJZ+dNm0aQigrK+v169cKCgqLFi0in8L1bp89e9ZkG2TFJAjCxsamS5cu9fX1+Km9e/cihG7dutVkTCcnJ7LNBEE4OzsjhN6/f099OIIghELh0KFD6aS2dFhYWNBMvpuHOu+sqak5evTo7Nmz8UP6nTl9+nSBQEDu6e/vz2AwcMk2aWSySFq7di1CKCoqSnKfiIgIBQUFXV3d4uJicrusvFNSTEyMgoKCtra25AsbdefOHUVFxVGjRkm/fQkJCbggXXx8PEJI8oOKlZWVGRsba2lpkekyzTbjtVGki7itW7du06ZNDTbOnj27S5cukluqq6vHjx/fYLf8/HyBQIBHjnl5eeGNLi4uFRUV+Gecd0o248CBA7GxsaNGjZJMnZsB/k+1HOSdLSJX/U5ADX6fvx9t816HhIR07979swZJT09XUlLCNxAahWssvHjxAl9LO3LkCPkUnlCI73XIhYxJEISRkdHAgQPJp3BpgoiICHlj4pmI//77L/XhCIIoLCzkcDiSNVxbQkdHZ86cOa0SqlG426Xzzqqqqn379pmZmXl4eOBsm6DdmWKxWEVFZe7cueQWXD9u586djbZBOlnEK4YEBQVJ7pORkbFq1SqEkKurK7mdTt5JEMT8+fMpGkBycHBATVVZxmki+TVD0oEDBySPQrPN+C2YP3++ZKjq6uouXbpkZ2dLt5DH4xUUFFCfyL59+5YvX15aWspms7t160Z+ASBJ553Y/fv3p06dOmzYsAbXaOmD/1MtB+M7AQBfO4IgAgICTExM8NJZkyZNevHiBUJIKBQqKyuTQ1eXLVuGx5Pl5+e7u7t7eHi8fv2awWAYGRkFBwez2Wxtbe0lS5bo6Oiw2WwrK6u7d+/KFUS6YcHBwQRBTJw4UVbL3717x+FwBAIBHl0tuaBojx49EEKSg95oImMihAwNDfPy8sin8HhEPNRbLunp6erq6o1W2pI8HEJIQ0PD2toa50wIoYSEBFVV1R07djQalqJv//rrLyMjo9zc3OPHjzMYDBUVlVu3buExf/hC47Fjx1RUVBgMhoaGRnx8/D///NO1a1dFRUVcl6Ourm7z5s0GBgYcDqdPnz74EgBCiCAIf3//nj17slgsNTU1PFhIUkVFRUBAwKBBg/Ly8q5fv757925yriTNznzz5k15ebmBgQG5Bd/wffz4cdMdjRBCCFcU7tu3b4Pt27dvNzY2Pnz4cGJiIs1Q2Ny5cxFC5HinRtXU1Fy9elVLS2vw4MGy9hGJRCkpKQYGBo2uczZ06FCE0F9//SVXm6dMmdKlS5eoqKji4mJyY2xs7JAhQ6RXKrawsKioqBg1atTff/9NcS6RkZGTJ0/m8/l2dnaZmZk3b96k2FlS//79Y2Jijh49GhcXN2TIkNjY2Pr6epqvBa3my6a97R1c72xF8D3y+yHve71582ZlZeWTJ08WFxc/fvx4wIABHTp0+PDhA0EQs2bN6tSpE7knHsSMl5uaMmWK5KXKxYsX83i8Z8+eVVVVpaWl4ekj+LoO/SANGBoampqaynq2oqKCz+cLhUKCIHBSQt4TJAgCT9RzcnKi3w8NYhIEkZyczGQyg4ODS0tLnz59amJiMmbMGPrRampqcnJyQkJCWCzWyZMnmzwchmdQ4YuI58+f5/P53t7esg5B0bcEQXTq1EnyemeDFciePXvG5XLJHdavX3/48GH88+rVq1ksVmxsbFFR0YYNGxQUFPAAx40bNzIYjD179hQVFYlEIrz4BW5qcXHx9u3b+/Tps3v37vLycumm0uzM69evo/+u2kUQBIfDaXQYIvHfi5RFRUXHjh3jcrkODg4N9sHrxt2+fVtBQaFbt264hTSvd+I5YXhtW1n+/fdfhJClpSXFPvhb0KBBgxp9Fs8xJQd30Wwz8b9VzQICAsgtw4cPT0xMlD6ESCTClacRQqampn5+ftLXPt++fduxY0c8FOTkyZMIoQULFjTYR9b1TklZWVlCoXDgwIEnTpygP24E/k+1HFzvBAB81SorKwMCAiZPnvzTTz+pqamZm5sfOHAgPz8f36yUi5KSEr5oampqum/fvrKysvDw8GY3rKKiIiMjA1/rapSPj4+Ojg6ejWtubm5vbx8aGpqUlFRVVfXhw4czZ84wGAw6izjIiokQsra29vT0FAqFqqqqZmZmZWVlhw8fph9NX19fT09vy5Ytu3btIlcdozgchq/UPnnyBCHk4OBQWlpKVoVrXSYmJoGBgcePH4+IiDh16lR1dfWCBQsQQvguuZOT05QpU9TV1Tdt2sRkMsPDwysrKwMDA3/88cdVq1apq6tzOBxNTU0cSiwW9+3b98qVK7du3fLw8ODxeNKHo9mZeOq6oqKi5EYmk0lRnaCkpARPqdbQ0Jg3b96GDRvOnj3b6J5Dhw5duXJlZmbmunXraPcTwtP2qWvw4dxURUWFYh9cuEBVVbXRZ9XV1VFjlf6abPPixYuZTOaBAwcIgkAIPXnyJD8/nyxiLYnD4dy+ffu3337r1avXs2fPPD09TUxMcKJPioyMHD9+PO7/iRMnslismJgYmqUhJOnr6//2228nT55ct26dXMWtQQtB3gm+IrGxsdSFMMC3Qa5qVmlpaeXl5eRVEISQhYWFsrIyvkvebIMGDeJyufh+ffPk5eURBCGrKuqZM2eio6MvX77M5/PxlqioKGdn59mzZ2tqag4bNuzs2bMEQeAZwTRJx9y4ceOhQ4euXr1aXl7+5s0bKysrvMQrzYDZ2dl5eXmRkZHHjx/v37+/5F3mRg+H4VPGV78+t0WLFk2dOnXJkiXR0dHkQmIvX74UiURmZmb4IYfD6dy584sXL169eiUSiRpNaJhM5qNHj0aPHj1ixIjAwMCKigrpfWh2Jl5BA1+uJtXU1EgOomiAvEi5Zs0agiDU1NQoqt5u3769Z8+eoaGheAQwHXg+jax8EcMZp0gkotgHv9GSN8Ql4cVNGj0KdZs7d+48ZcqUf//9F9+L379//y+//CKrDUwmUygUPn/+PCUlZdKkSXl5ec7OzpKFovBNdvyzqqqqnZ1daWmprEXXKOTk5Li7u//888++vr54+UDQNmCdzG/WxYsXZ8yY8fvvv0+YMOHrDCjN0tJy5cqVnyk4+Ho0upinLPi/YIPrNOrq6s1bYUESi8X69OlTs19eVVWFJBaJlRQVFRUQEJCcnEyuB4EQUlNTwzMzsNzc3FOnTknuQE06Zm5urp+f3/r160eNGoUQEggEYWFhGhoa/v7+ZPEKakwms2PHjnZ2dgKBwNjY2MfHJygoiOIUMJxg4dNvAzt27IiNjZXMiXHWuGnTJlwTANPR0cEL4Xbs2LHROGpqaps2bVq5cuWBAwcsLS2dnZ1XrFhBFqCl35l4uKrkkrm4Dh2dNTW8vLxOnjy5YcMGR0fHRsdQIoTYbHZ4ePjw4cPnz5/v5+fXZEyEEL6H3qtXL4p9unXrxmaz8Z6ydO3alclkyvpGgQe84qvd8rZ5+fLlUVFR+/bts7S0PHv2LJ3ve0OGDDl79uzSpUv3799/7do1nGs+ffr0yZMn0v+DTpw4QX89tn///dfPz+/p06erV68OCAhoUNkafG6Qd36zCMqVtb+GgNL09PRw0RbwbYuJiaG/c6N394qLi6UnJchFLBa3MAhOv6TrqIeEhFy+fDkpKYn6nmZqaipCyMbGhs6xGo2Znp5eV1cnmReqqqpqamqmpaXRPwvMyMhIUVGRfCH1KdTU1KD/zpH6fMRisZubW0BAgIeHx/bt23GRY5xZBgYGkgsCY9euXUMSS6w1isfjeXh4LFu27OjRoz/88IO9vf2qVat0dHTod6ZAIODz+WQRdYTQq1evEEJ9+vRp8nT4fP7OnTvnzp27dOn/Y+8+A6K42r6BnwGWbbQFAZEmRQSCikaNYkFjNEYiioJiiZrbXoK9IBZEQVBUAmoSazQWROXGxB4lRDFqNIoiRoMoAjaQIshSFpjnw3mz796UZYFlEfj/PrFTrjkzQ7mYc+Y6c+SUx+/du/eiRYtCQ0PXr18v+wJTTc6fP08I+eKLL+Rsw+VyP//881OnTl27dq1Pnz6V1ubk5CxbtmzPnj39+vWLjY199uyZ9E0yKfos8/PPP69Hm/v06dO1a9dffvll48aNI0aM0NXVrTbI6NGjjx07Jq3oRwj56quvvvvuO+lj2sOHD48bN0728WRubq6pqenFixdfv35d6+wYd+/eDQ4OfvHixYoVK/bu3St/Y2gkSPNbjqKiItnJG9zc3N69e9eQZ5NKDwhQD05OTlpaWrdv35YuuXnzZmlp6ccff0wI0dDQqOsQSSouLo5l2V69etU7iJGREcMwsnOisiy7fPnyxMTEmJgY+UknIWT37t1WVlaurq7yN5MTkybN9BUKqqCgICcnp6YHaVLZ2dmVBrTRrIu+mFLrKdBTNjY2ln8Uqt43iPrmm2+mT5++cOHCRYsWrV+/ns6pY25uzuPxqs5C5OTkpKamVmk4YLV4PN6cOXPu3Lnj4OBARyUqfjE1NDSGDRt25coV6avQ586dYxhGTlkDWZMmTfrkk09Onz4dFRUlZ7P169fb29vfvXu31oCvX7/etm2bmZkZraYkh7+/P5fLXbRoUdXRkA8ePKDZHr0aAQEBlTbIz8/ftm2bkZGRnKPIb/PcuXPLy8uDg4NpZa5qlZSUPHz4UHbJ48ePyb85PcuykZGRc+fOld1AJBJ5eXmVl5fX2ldeUlKyePHiGTNmxMfHV5o+EFRK9a8ytST1fp89NTVVLBYrtzFKqVbYqAHlw3uCrUdd7/XatWs5HM5PP/307t27+/fvd+3a1cTEhL48S2fS+u9//1taWpqZmTlv3jzy7+vS06dP5/P5z549y8/PLy0tnTlzpra2dk5OjkQiuXfvnqOjo4WFRXFxcZ2CVGqYjY2Ns7Oz9COt41gVffe5R48eqampEonk2bNnixcv5vF4sbGxdMexY8caGRlVra0tP2ZFRcXAgQPbtm37+++/i8XitLS0cePGqampXblyRX7MoqIiAwODy5cvv3v3rrS09M6dO7169RIKhYmJifJPgaKvJyckJLAse/bsWW1t7Q0bNtR07+RcW7a299m3b98ufVO+pKSkU6dOVlZWdC632bNna2pq7tix4927d2VlZenp6bQM55gxY9TV1ffs2fPu3bt79+7Rx8mKzFdUp4v54MEDHo+3atUqOl+RgYGBdL6iqpe96kvoN2/eZBjG2NhYOrec9N1wWbTMe6X32XV0dAoKCsrLyysqKjIzMyMjI62trdu2bXv79u1az5Fl2RMnTggEgo8//vjMmTN5eXmlpaVPnz7dtWuXra3tvHnz6DYbN25kGGby5MkJCQl0vqILFy5069ZNJBLRq1GnNkuJxWJ9ff2+ffvKLqx0udzc3KytrY8dO5abm5uXlxcTE2NsbCyNFh8f37lz56qR6X8jXbp0kS5R5H32+sHfqYZD3tkgCuadFRUVmzZt6tChA4fD0dXVdXBwYBim1l+FV65ccXBwoLMkOzk5nT9/Xrrq4MGDH3/8MZfLFQgElpaWAQEB8+fP19TUpH8hbGxsrl69Sv9Np7/B6bgfhmG6detGR6AvXbqURt6/f3+1B5IfkJ7Uli1b7O3tNTU19fT0RowYQafr2LFjh0Ag4PP5MTExQ4cO1dbWNjU1PXLkSK1XCT/PrUdd73VFRcXmzZvpT5BIJPLw8Hj8+DFdlZ2dPXDgQDrt9TfffCOd3DUtLe3OnTuWlpZ8Pr9v376vX7+mL9WamppqaGjo6OiMHDkyJSWlrkEqNczHx4fD4Uj/h6SveNeUtA0ePFhPT09DQ0MkErm5uclObOjh4UEIWbNmTdVzlx+TFhm1tbWl82hLX1eSH5NlWXd3dysrKy0tLS6Xa2Nj4+3tnZiYWOvhKDc3N1NTU1qsu9a8s6Zre/Xq1a5duxJCNDQ0unXrduLEiYiICNpPKhAI3N3dhw8fzjCMvr7+H3/8wbLswoUL6Tg8XV3d27dvl5SULF++3MLCQkNDw9DQcPTo0UlJSSzLFhQUTJ8+3cDAQEtLq2/fvmvWrCGEmJmZ3bt3r6YWStXpYv7+++89e/bkcrkmJiZLly6l/8BU2vLatWt2dnb0ArZr1052MjlacVNPT69nz560JEKbNm2kmZ/U0qVLafL0888/d+7cWSAQaGpq0uvAMAzdPSAgoNZC67LS0tKWLFnSqVMnOjGenp5e165dp06deu3aNek2169fHz9+vIWFhaamplAopAX2MzIy6Nro6GhF2lzV0qVLK/0tqHRhL168OHbsWBsbGy6Xq6mp2bFjR39/f3ptp06dKhQKNTQ0unTpcufOHWmE9evXS0fWmpqaBgcH9+/fn9YxUFNTs7W1DQwMVPzi1Ap/pxoOeWeDKJh3BgUFMQyzadOmnJwcsVhMqyLXmnceP37c398/JycnOzu7V69eBgYGdDl9J2Pjxo3Z2dk5OTk//PDDhAkT2CqFBmWfHJSVlbVv397CwkJ2+ruFCxfSuVJqOpCcgKzckop+fn6EEPo0JTMzs1+/fkKhsOqzokrw89x6NMm9njlzpr6+vnJj0vmKqq18WSfl5eX9+vWTnc2o4RojJsuyb9++5fF4oaGhyg37gVP8YjbSZW+pmt3lwt+phsP4zkYnFos3bdo0aNCgpUuXikQiPp+vYOUUT0/PtWvXikQifX19d3f37OzsrKwsiUSybt26gQMHrlixQl9fXyQSTZ06tUePHvJDqaurz58/Py0tLTo6WtqqkydP0pE61R5IfkBFSiq6uLjo6OgYGhrSaXPT0tIUOWuAxlP1HaAGsrW1DQgICAgIoIUP66e8vDwmJqagoEDxF3KbJCbl7+/v7Ozs4+Oj3LAfMsUvZuNd9hYJl6t1Qt7Z6JKTk/Py8j777LOGBKHF3srLy+/fv5+Xlyf7RiHNKWuNMG3aNF1dXWmRlEOHDo0cObJqJTbpgeRHq1NJRdpf35B3C5q1S5cu0fldAgICHB0d6XgGW1vbZcuWSZMViUSyZs0aa2trTU1NU1PTJUuWKFgGWU5MQsiRI0forDyWlpZff/01LYNSq5CQEHt7ez6fLxQK7e3tV69eLS0ZU9Phfv7555CQEKVndc2Cr6+vl5eXt7e37AtGdRIXF3fy5Mlz587VVAr0A4lJCNm6dWtCQsLZs2fllJ9seRS/mI102RX06NEjOUVzP8DcrmkvFzSZpn7g2rwp0s9O58yV7Uc4evQoUaCf/fTp066urm3atNHU1GQYhhDy6tWr2NhYQgid+KES+d3iLMvSkVU3b95kWdbZ2fnJkydyDiQ/IJ2it1IzjIyM+vfvz/7bz15UVESX7969mxBCR3/K0SL7L9asWTN8+PD8/HyWZV1dXXfs2JGdnZ2fn3/s2DEOhzN06FC62Zw5c3g83tGjR/Pz83/77TcdHZ3x48crEl9OzMjISEJISEhIXl7e3bt3ra2tnZ2dFZkOzs3NLTQ0NDMzs6CgICoqisPhDB48uNbDhYWFubq65ubmKtJs1d9rX19f+v9P+/btjx8/rvT4Fy5cWL58udLDflBiYmKCgoJkx+oAtDYt8u+UiuF5Z6Nr06YNqXkGiJqkpaV5eHi0bdv25s2b7969k1bipeXl3r59W4+W0Hcgtm3bduXKFXNzczowvKYDyddIJRUbT6WaULFeICoAACAASURBVKoJEhwcHBkZGRUVRWcB0dLSokMMtbW1x4wZ4+Hhcf78+fT09KdPn37//feTJk3y9vbW1tYeMGCAj4/PkSNH6FzJ8tUUkxDyww8/tGvXbunSpbq6us7OzosWLUpISFBkjh9NTc25c+caGhpqaWl5eXmNHDny119/pe+Hyjnc/Pnzu3TpMmzYsErzuHwggoKCSkpKWJZ99uyZp6en0uMPGTIkODhY6WE/KCNGjPD19a00PyQAQJ0g72x09O3IGzdu1GmvxMREiUQyZ84ca2trHo9HH0MSQtq3b6+vr3/x4sV6tIRWZT9x4sTq1aul9ZZrOpB88ksqfoD27t1baQ7Axg7y5MmT1atXr1u3js6qRwg5ffq07N9s+g+JWCy+detWRUXFJ598Il01dOhQQsiFCxdqPUpNMQkh6enpJiYm0htKyxHIFruuSXR0tLTNhBBTU1Py78TNcg5HCPH3909ISJCO5QAAAKgEeWej09PTmzx5cnR09K5duwoKCsRisSJ/++l8D5cuXSouLk5OTpY+puJyuStXrrxy5YqPj8+LFy8qKioKCgpooV19ff2XL1+mpqYWFBTUNJhy8eLFZWVlubm5dC44OQeSH5DH4y1evDg6OvrQoUP5+fmJiYmzZ882MTGZOXNmfa5RXbAsu3XrVgcHBy6XKxKJRo4cSadc8/Hx0dTUlM5XMXfuXKFQyDAMrY2yePHilJQUhmFsbW3Dw8N5PJ6RkdGsWbNMTEx4PJ6Liws9ccWDEELOnz+vo6MTGBhYbTvDw8NZlpVTSvrFixd8Pt/KyopWRZGd/YXORKfI886aYhJCrK2tZbNkOrjT2tq6rjGTk5P19PQsLS3lH44QIhKJXF1dw8LC2Maf2goAAJqlpu3mb+4UrKP0/v37GTNmtGnTRkNDQ19fn1bTrHV85/Lly/X19fX09Ly8vGjpJRsbm7S0NJZlt2/f3qlTJx6Px+PxunbtumPHDpZlZQsNrlq1SrYSnmzYgQMH7tmzR5EDyQ9YU0lFWr+TENKhQ4eUlJRdu3bRt5csLS3/+ecfOeer4LgZOfWbJkyYYGxsLN1y8+bN5N8K1ZXGqs6cOVMoFD58+LC4uDgpKYm+fEOvreJBTp8+ra2tLa1rXYm1tbWjo2NNZ1FYWKitre3j48Oy7P379wkhq1evlq6lXdUeHh61Xo2aYrIsGxcXx+FwwsPD8/PzHzx44ODg8PnnnyserbS0NCMjIyIigsvlVlsnqNLhKPoGVa3f2xgjBQDNEX53NRzyzgap33xFJ06cUORvc2ujyM+zWCzW0tLy9vaWLvnzzz8JITT5q1PeKTuDCJ0pe926dXUKIsf79+8Zhhk+fHhNG/j5+dnZ2dH3jViWHTp0qL6+/uXLl4uKil69ehUVFcUwzJdffqnIsWqKybLsqlWrpP9hmpmZpaenKx6NzoJoYGDw7bffVlt7terhWJbdt28fIeTgwYPyg+N3NwA0R/jd1XDoZ28CrbaiUMPVqX6T4rp37y4QCGh/vVJkZmayLFtTcZDo6OioqKgLFy7Q940IIZGRkV5eXpMmTdLX15fOkqJgndeaYvr5+e3atevy5cvv379/+vSpi4tL79696TtAikhPT8/MzDxy5MiBAwe6du1aaWBr1cNR9JTfvHmjeMsBAKD1QN7ZZJpdrbUPAS0LoKWlJbtQT0+v0pv19cDlcmutlq+44uJiGrPqqsjIyODg4Li4uPbt20sX6urqfv/99xkZGWKxOCUlZcuWLeTf2gWKqBrz1atXISEhM2bM+PTTT4VCoZWV1e7du1++fEkf3yqCw+EYGhoOGTIkMjIyKSkpKChI/ilQdJQqPX0AAIBKNJq6Aa3Orl27li1bRghZvnx5RkYGfVkYFNRI9ZskEolyi0DR9KtqHfWIiIgLFy7ExsZWSp0rof3+AwcOVORY1cZMTk4uLy+XzVx1dHT09fWTkpIUPwvK1tZWXV1duqP8UygtLSX/+44UAACAFJ53qtqMGTPy8vJYln3+/DmSzrqSX79JQ0OjfmMY4uLiWJbt1atXQ4LIMjIyYhhGdgIblmWXL1+emJgYExMjP+kkhOzevdvKysrV1VX+ZnJi0hyaFt2kCgoKcnJyaDUlObKzs8ePHy+7hKaw5ubmipwCPWU6NhQAAKAS5J3QnMiv32Rra5uTkxMTEyORSLKysmTrVVWtCVVRUZGbm1tWVnb//v0FCxZYWFhMmTKlTkHOnTtXUx0lgUBgbW2dkZEhXfLw4cNNmzbt3r2bw+HIDqgIDQ0lhPTs2fP58+dlZWWpqalLliy5dOnS3r176fw63t7exsbGd+7cqXoUOTGtrKwGDhy4e/fuK1euFBUVpaen00s0depU+TGFQuHFixdjY2Pz8/MlEsndu3cnT54sFAoXLVok/xQoesqdOnWq020FAIBWAnknNDNr164NCgoKCAho06aNq6tr+/bt4+LihEIhIWTOnDkDBw4cN25cx44d169fT3t76cs0s2fPNjIycnR0HDZsWE5ODiGkuLi4U6dOfD6/X79+dnZ2v/32Gx2OWacgcri5uSUlJUmnWWfllrTU09Nzdnbm8/ndunV79OjR1atXpZ3spaWlmZmZp06dqrqXnJgMwxw/ftzb23vq1KkikcjR0TEtLe3kyZP9+vWTH5PH4/Xp02fatGmmpqba2tpeXl7t27e/ceOGk5OT/FOgbt26ZWpq2rlz51q3BACAVohR5G8J1CQqKmrs2LG4hkrh5eVFCDl+/LgKjjVr1qzjx49nZ2c33iGePHni4OCwf//+iRMnNiRORUXFgAEDpkyZ8p///EdZbWuMmISQ7OxsMzOzDRs2LF68WP6WqrzXAADKgt9dDYfnndBKVX3pR7lsbW0DAgICAgLoDJP1U15eHhMTU1BQoMT6Bo0Rk/L393d2dvbx8VFuWAAAaDGQdwI0Fl9fXy8vL29vb9kXjOokLi7u5MmT586dq6kU6AcSkxCydevWhISEs2fPcjgcJYYFAICWBHkntDorV67cv3//u3fvrKys6NxRjScwMNDHx2fjxo31233QoEGHDx+WzhevFI0R89SpUyUlJXFxcSKRSIlhAQCghUH9Tmh1goKCZKugN7YhQ4YMGTJEZYdrEiNGjBgxYkRTtwIAAD50eN4JAAAAAKqAvBMAAAAAVAF5JwAAAACoAvJOAAAAAFAFvFekBFFRUU3dhJaATrGIi9katIB7XVhYyOVyNTTwKxSgFcnIyDAzM2vqVjRvmK+oQeh8RU3dCgAAAFAFT09PzFfUEMg7AQDqjGGYY8eOjRkzpqkbAgDQnGB8JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqoC8EwAAAABUAXknAAAAAKgC8k4AAAAAUAXknQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqgLwTAAAAAFQBeScAAAAAqALyTgAAAABQBeSdAAAAAKAKyDsBAAAAQBWQdwIAAACAKiDvBAAAAABVQN4JAAAAAKqAvBMAAAAAVAF5JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqqDR1A0AAGgG8vLyWJaVXVJYWJibmyv9qKWlxeFwVN4uAIDmhKn0mxQAAKr69NNPf/vtt5rWqqurv3jxwtjYWJVNAgBodtDPDgBQO29vb4Zhql2lpqbWv39/JJ0AALVC3gkAUDsvLy8NjeoHJjEMM2nSJBW3BwCgOULeCQBQO5FINHjwYHV19aqr1NTURo4cqfomAQA0O8g7AQAUMnHixIqKikoLNTQ0hg0bpqen1yRNAgBoXpB3AgAoZMSIEVwut9LCioqKiRMnNkl7AACaHeSdAAAKEQgEHh4elYolcblcNze3pmoSAEDzgrwTAEBR48ePl0gk0o8cDsfLy4vP5zdhkwAAmhHknQAAivr88891dHSkHyUSyfjx45uwPQAAzQvyTgAARXE4nHHjxmlqatKPenp6gwYNatomAQA0I8g7AQDqYNy4caWlpYQQDoczceLEmop6AgBAVZgnEwCgDioqKtq1a/fmzRtCyNWrV/v27dvULQIAaDbwvBMAoA7U1NRo4SQTE5M+ffo0dXMAAJoT5J0AAHUzbtw4QsikSZNqmrEdAACqhX52AIA6++ijj44ePdq5c+embggAQHOCvLPl8PLyOnHiRFO3AgAAQMmQq7QYeBOzRenVq9fChQubuhWgHGPHjl2wYEHv3r2buiHQ6HCvAWpy/fr1sLCwpm4FKA3yzhbFzMxszJgxTd0KUI6xY8f27t0bN7Q1wL0GkAN5Z0uC94oAAAAAQBWQdwIAAACAKiDvBAAAAABVQN4JAAAAAKqAvBMAAAAAVAF5J0DLcfbsWV1d3V9++aWpG/I/Ll265OvrSwgJCAhwdHTU0dHhcrm2trbLli17//493UYikaxZs8ba2lpTU9PU1HTJkiVFRUWKBJcTkxBy5MiRHj16aGtrW1pafv31169fv1YkZkhIiL29PZ/PFwqF9vb2q1evzs/Pl3+4n3/+OSQkpLy8vE5XBgCgtUHeCdByfIClldeuXRseHr5y5UpCSGxs7Lx581JTU9++fRsUFBQWFubl5UU3W7BgwebNm4OCgrKzsw8fPrx79+5p06YpEl9OzGPHjk2YMMHLyysjI+PUqVNXrlz54osvysrKao159erV6dOnp6WlvXnzZv369SEhIZ6envIP5+7uzuPxBg0alJeXV4+rBADQWrDQUnh6enp6ejZ1K0BpCCHHjh1r6lb8D7FY3Lt3b8W337hxo52dXVFREf3o5uZWVlYmXUvLVaalpaWkpKipqc2YMUO6atWqVYSQhw8f1nqImmKyLDtw4MB27dpVVFTQVdu3byeExMfH1xrTw8ND2maWZWlm+fLlS/mHY1nWx8end+/eEomk1kNU8gHea4APxLFjx5CrtCR43gkAitq7d29mZqaCGz958mT16tXr1q3j8Xh0yenTp9XV1aUbtGnThhAiFotv3bpVUVHxySefSFcNHTqUEHLhwoVaj1JTTEJIenq6iYkJwzB0lbm5OSHk+fPntcaMjo6WtpkQYmpqSgih/elyDkcI8ff3T0hIQI1rAICaIO8EaCHi4+MtLCwYhqEP9nbu3CkUCgUCwalTp7744gsdHR0zM7OjR48SQsLDw3k8npGR0axZs0xMTHg8nouLy82bNwkhPj4+mpqabdu2pTHnzp0rFAoZhnn79u2CBQsWL16ckpLCMIytrS0h5Pz58zo6OoGBgdW2Jzw8nGVZd3f3mhr84sULPp9vZWWlpqZGCOHz+dJVHTp0IIT8/fffdb0I0piEEGtra9ksmQ7utLa2rmvM5ORkPT09S0tL+YcjhIhEIldX17CwMPbDG/AAAPAhQN4JSrBx40YNDQ2GYaTPlmJiYvT19cePH9+0DWtV+vbt+8cff0g/zpkzZ+HChUVFRdra2seOHUtJSbG2tp4+fbpEIvHx8ZkyZYpYLJ4/f35qauqdO3fKysoGDx6cnp4eHh4uO1vjjh071q1bR78OCwsbPny4jY0Ny7JPnjwhhNDXaCoqKqptz5kzZzp27CgQCKpdKxaLY2Njp0+frqmpaW9vT/43yzQwMCCEZGVl1ekKyMYkhKxcufL169cREREFBQVJSUlhYWGff/55r169FIwmkUhevHixffv2S5cuRURE0JhyDkd17dr1xYsX9+7dq1PLAQBaCeSdrcuKFSv09fUZGXw+39LScvTo0efOnat3WF9f3y+//FJ2yY8//pibm3v06NHs7OyGNHjp0qV2dnba2toCgcDOzu6bb77JyMigJ2JgYCB7IhwOp02bNn379t2wYcPbt28bctAWxsXFRUdHx9DQ0Nvbu7CwMC0tjS7X0NBwcHDgcrmOjo47d+4sKCjYv39/nSK7ubnl5+evXr266qrCwsJnz57Z2NjUtG9QUJCJicmGDRsIIZ06dRo6dOiOHTtiY2OLi4tfv34dHR3NMIxEIqlTe2RjEkJcXV2XL1/u4+Ojo6Pj5ORUUFCwZ88exaOZm5ubmZn5+/tv2rRp7NixtR6Ook9qExMT69RyAIBWAnln6xIcHPzPP//Qr21sbMrLy5OTkwcOHBgdHT1s2LDQ0FBlHWjSpEm6urpjx46lD67q7erVqyNHjnzx4sXDhw+1tLS2b9/eq1evvLy84ODglJQUuk3Hjh0lEsmjR48iIiLS09NXr17t4OBw/fp1ZZxHi0Ify1WbzHXv3l0gEDx69EhZx8rMzGRZtqaHndHR0VFRURcuXNDW1qZLIiMjvby8Jk2apK+v36dPn//+978sy9bpm6dqTD8/v127dl2+fPn9+/dPnz51cXHp3bt3enq6ggHT09MzMzOPHDly4MCBrl27VhrYWvVwFD3lN2/eKN5yAIDWA3lnq6ampmZmZhYeHk4/btmyRVmRR40alZeXFxkZWb/db9y4sXjxYvr1jBkzdHR02rdvv2LFCkLIixcvzpw5U2l7DQ0NGxubcePG/fbbbwKB4O3btyNGjCgoKGjIKbQ2XC63rv3achQXF9OYVVdFRkYGBwfHxcW1b99eulBXV/f777/PyMgQi8UpKSn0W7Fdu3YKHq5qzFevXoWEhMyYMePTTz8VCoVWVla7d+9++fLl5s2bFYzJ4XAMDQ2HDBkSGRmZlJQUFBQk/xQoOkqVnj4AAFSCvBOIjo6OlpYWIeT169elpaUVFRXBwcH29vZcLlckEn355ZfSTkM5q2SFh4dzOBza/f3+/fs9e/ZoamoyDCMQCK5cueLl5WVgYGBgYEBr5RBC3rx54+Pj06FDBx6PJxKJHBwcevfu3b17d0LIjRs36CsshBDpgyU53a/W1ta01GJWVtbBgweVdo1aOolEkpeXZ2ZmpqyANP2qWkc9IiLi0KFDsbGx8nPKW7duEUIGDhyoyLGqjZmcnFxeXi67REdHR19fPykpSfGzoGxtbdXV1aU7yj+F0tJS8r/vSAEAgBTyTiBZWVm0RoyZmZmmpuby5ct9fX0rKipSU1OXLFly5syZ/v37v3z5khAiZ5UsHx8f2fFw06ZNo6+qFBUV8fn8H3/88fPPP8/JyQkMDPzzzz/Ly8vd3NwiIiLs7OwyMzPnzZv36NEjhmG6detWKezjx4/pFzQlrUmfPn3oF3FxcQ25LK1KXFwcy7L0nRsNDY26DqysysjIiGGYd+/eSZewLLt8+fLExMSYmBj6f44cu3fvtrKycnV1lb+ZnJg0h3716pV0SUFBQU5ODq2mJEd2dnal9+FoCmtubq7IKdBTNjY2ln8UAIDWCXlnq0YzyNmzZ9OP8+fPLyws3LFjByHkyy+/NDExmT59OiEkLy9v9+7dclYpfkQHBwehUCjNSh88eHDnzp2//vqLEDJy5EgdHZ1x48YRQliWPX/+vOyOLMseOnSIEDJ27FgnJyc5h5DWAFJwUsRWq6KiIjc3t6ys7P79+wsWLLCwsJgyZQohxNbWNicnJyYmRiKRZGVlyRa81NfXf/nyZWpqakFBgUQiOXfuXE11lAQCgbW1NX0JjHr48OGmTZt2794tfRZO0VHFPXv2fP78eVlZGf2X5tKlS3v37qUDUr29vY2Nje/cuVP1KHJiWllZDRw4cPfu3VeuXCkqKkpPT585cyYhZOrUqfJjCoXCixcvxsbG5ufnSySSu3fvTp48WSgULlq0SP4pUPSUO3XqVL+bAgDQsiHvbL1SUlLU1dWtra0vX77cv3//o0ePLlmyJCkpic6LTR/YGBkZcTgcQsiff/4pZ1VdDy0d9ldaWiotvUTL8dRUlCc0NPSvv/7q16/f3r175QeXBpR+0Ups3769R48ehJDly5ePGDFi586d27ZtI4R07tz56dOnu3fvpkNmhw4dmpycTAgpLi7u1KkTn8/v16+fnZ3db7/9Ru/LnDlzBg4cOG7cuI4dO65fv552GdM3cmbPnm1kZOTo6Dhs2LCcnBz57XFzc5N+z5Da5vDU09Nzdnbm8/ndunV79OjR1atXpZ3spaWlmZmZp06dqrqXnJgMwxw/ftzb23vq1KkikcjR0TEtLe3kyZP9+vWTH5PH4/Xp02fatGmmpqba2tpeXl7t27e/ceOGk5OTIlU5b926ZWpq2rlz51q3BABohTSaugHQZGxsbGgVRlm0w538++4zIYTH40kkkvfv38tZ1ZBmODs7W1tbP3369NSpU+PGjaMPNUUi0ahRo6TbREZGrlix4quvvtq9e3e1r6rIkk6QrfhbKS3DvHnz5s2bJ7tkzpw50q9p8U7Ztdra2rLPI6X09fVjY2Nll2zatIl+YW5unpqaKl3+xRdf5Ofn19Seb775ZufOnSdPnpw4cSIhRH7edvHixZpWnThxYsCAAdWWbZcf08DAYNu2bTT5VjwmIaTafLTWwxFCsrOzL1++vGHDhtb2Pw8AgILwvBP+h4mJCf2ipKSEfkGfV5mYmMhZ1ZAjamho/Prrr+bm5vHx8fr6+gcPHhw5cmRsbKx0HN7hw4enTJmydevWgwcP1pp0EkKkxYD69u3bkIa1eFVf+lEuW1vbgICAgICAhvxnUl5eHhMTU1BQ4O3trayGNUZMyt/f39nZ2cfHR7lhAQBaDDzvhP9hZWXF5/OLiopoAcI3b96UlZURQhwdHeWsauBBjxw5kpGR8ffff3fs2LHSqh9//HHZsmVnz5799NNPFQlVXl5+8uRJQohIJJowYUIDGwYN5Ovr+/79e29v78OHD+vq6tYjQlxc3MmTJ8+dO1dTKdAPJCYhZOvWrQkJCWfPnqXjTwAAoCo874T/wePxaF/t6dOnX716Rd8ZEolE06ZNk7OqIUfMzs729/dnWdbe3p6+paGlpdWzZ8+zZ88+evRo6tSpWVlZgwYNkn2NY+TIkbIRKioqJBJJeXl5SkrKxIkTHz9+LBQKjx49KhKJGtKwFmzlypX79+9/9+6dlZXViRMnGvVYgYGBPj4+GzdurN/ugwYNOnz4sPRdMaVojJinTp0qKSmJi4vDdx0h5NKlS76+vtKPFRUV27Ztc3FxqWn74uJie3t7aWE1RSg3ZkhIiL29PZ/PFwqF9vb2q1evlg4gCQgIcHR01NHR4XK5tra2y5Yto8/vf/7555CQkHp0GpSUlMyfP79t27YCgeD8+fNnz57V1dX95Zdf6hqnWtOmTdPW1mYYJiEhQfG9arqYEokkKCjI1tZWU1NTT0/PyclJdphN/bYEICy0FJ6enp6envK3CQ8Pl50DxtDQ8LPPPqu0TVlZWUBAgLW1tYaGhp6e3vDhwx88eCB/1apVq9TV1WlMJycnOl07/UjrdUufAA0aNKioqMjIyIh+1NHRuXHjxk8//STdXYrH49X0u3jEiBF0ws9KyzU1Ne3s7ObMmfPkyZPGuMIqRgg5duxYU7cCVKEl3es1a9YMHz48Pz+ffvznn39oabMuXbrUtMuiRYsIIX5+fgoeQukx3dzcQkNDMzMzCwoKoqKiOBzO4MGD6SpXV9cdO3ZkZ2fn5+cfO3aMw+EMHTqUrgoLC3N1dc3NzVWw2VRgYKCdnV1ubu4PP/xw/Pjx06dP6+jo/Pzzz3UKIsfRo0cJIXfv3lVwezkX08PDo2PHjjdu3JBIJC9fvnR3d09MTKw2iOJb1sOxY8eQq7QkuJcthyJ55weooKCgX79+/fv3Lysro0vevHlDX/i4dOlSrbtLJJLi4uKioqLi4uJGbqmqtaRcBORTwb0Wi8W9e/du7CAbN260s7MrKiqiHxMSEkaNGnXo0CFnZ+eacsRr164NGTJE8RyxMWJ6eHhI28yyrJeXFyHk5cuXLMu6ublJfzWxLEtLEaelpdGPPj4+vXv3lkgkihyF6tGjx/jx4xXfvq7k552lpaX79u2bNGkS/SjnYh49epRhmPv37ytyxGq3LC4u/vTTTy9fvlyv8/j/kHe2MOhnhyb2448/Xr16dcKECdJHnkZGRnRqIulMRXJoaGhwuVwej6fIK0cArdbevXsrTTGv9CBPnjxZvXr1unXreDweXdKlS5eTJ09OmDChph/PoqKipUuXhoWFKd6GxogZHR0tbTMhxNTUlPxb3OP06dOyvTFt2rQhhIjFYvrR398/ISGhTsfKyMho1BHANdVSKCkp+e6777p165aUlBQcHEwXyrmYdGNFKtHWtCWXyw0NDf3uu+/69u1bdXJjaLWQd0ITc3R0ZBgmMjIyOTm5pKQkNTV1wYIFDx48+Prrr2sqcwPQmrEsu3XrVgcHBzpd7ciRI2kNBx8fH01NTem41blz5wqFQoZh3r59u2DBgsWLF6ekpDAMY2trGx4ezuPxjIyMZs2aZWJiwuPxXFxcbt68WacgVRsWHh7Osqy7u7vi5+Ln5zd37lxDQ8OGXhSlxkxOTtbT06v298+LFy/4fL6VlRX9KBKJXF1dw8LCWJYlhJw/f76mmRQIIb/++qutre2rV68OHDhAB7LHx8dbWFgwDLN9+3ZCyI8//qilpcUwjEgkiomJuX37tqWlpbq6Op1Aq7y8fM2aNRYWFnw+v3PnzvQpICGEZdnNmzd37NiRy+Xq6uouXbq00nELCwu3bt3avXv3zMzM33//PTQ0tNYiJKWlpTdu3HB2dq71WsnfsmvXrsePH9+3b9/Jkyc/+eSTEydO1FShGVqRpn3cCkrUTPvZWZY9fvy4i4uLjo6Ourq6SCTq37//vn37KioqmrpdTYygn73VqNO9XrNmjaam5k8//ZSXl3f//v1u3bq1adPm9evXLMtOmDDB2NhYuuXmzZsJIVlZWSzLjh492sbGRrpq5syZQqHw4cOHxcXFSUlJPXr00NbWpt3HigepxNra2tHRsdpVn3zySdU+8fj4eHd3d5Zls7KySF3GdzZSffQJAwAAIABJREFUzNLS0oyMjIiICC6X+9NPP1XdoLCwUFtb28fHR3YhfYOK9mufPn1aW1s7ICBAzlGMjY0nT54s/Zienk4IiYiIoB8fPnwoEAikG/j6+u7Zs4d+vWTJEi6Xe+LEidzc3JUrV6qpqd26dYtlWT8/P4ZhtmzZkpubKxaL6axytD15eXkbNmzo3LlzaGjo+/fv5bSq0sV89uwZIcTZ2XnAgAFt27blcrn29vbbt2+v+mtZ8S3T0tJ8fHw+/vjjgwcP1mlkAvrZWxjUUYKmRzPmpm7Fh+j69etN3QT4sBQVFW3dunXUqFG0Gn+nTp2+//77nj177tq1a/Xq1XUKpaGh4eDgQAhxdHTcuXNnjx499u/fv2bNmvo1rLCw8NmzZ19++aWC2xcVFS1YsCAmJqZ+h2uMmObm5m/evDEwMNi0aZN0Ll9ZQUFBJiYmGzZskF3YoUMHQkhiYqKzs7Obm5ucmRQU4eDgsG3btpkzZw4ePFhNTa2kpITO7FpcXLxz504PD4/Ro0cTQlatWrVly5b9+/d/9NFH27Zt++yzz+h7VIQQ6QuXEomkS5culpaW8fHxdOSS4ugYA0NDQ39/f3t7e3V19eDg4Hnz5unp6VWqT6f4lubm5t9+++3ff//92Wef/fLLL1FRUfW8RtDMIe8E+HCFhYXVaegYtHhJSUnv37/v3r27dEmPHj00NTVpL3m9de/eXSAQSOdcqIfMzEyWZRUvibpy5coZM2bQkZTK0sCY6enpeXl5d+/e9fX13bVrV2xsrLTyBiEkOjo6Kirq4sWLlXI4esq0qrFSzJgx49dff501a9Znn30mLXP2+PFjsVjs5OREP/L5/LZt2z569OjJkydisXjQoEFV43A4nHv37kVERPTr12/y5MkzZswQCoUKtoEO9/zoo4+kxZXWrVv33Xff7dq1q1I2qfiWGRkZoaGh8fHxGzdupCMHoHXC+E5orkJDQ42MjBiG+f777+kSpVTCq6lcXyV1rZNXa7nBaqGfvZVQ/FuCTgOrpaUlu1BPT6+goKBO31pVcblc2jddP8XFxeTfLKRW8fHxiYmJDSz9q/SYHA7H0NBwyJAhkZGRSUlJQUFB0lWRkZHBwcFxcXHt27evtBefzyf/nr6yBAYGvn//XvYVrsLCQkLIqlWrpGWMnz9/LhaL6VS3NQ1m1dXVXbVq1bVr1yoqKnr16hUQEJCbm6tIA+gA0Ldv30qXaGpqWlpapqSk1GPLf/75Z+rUqaNHj+7Tp8+ff/45adIkaaE9aIWQd0JztWTJkj/++EN2SZ3+ftckNjZ23rx5qampb9++DQoKCgsLo0VVKtmzZw+tnK+I5OTk/v37L1q0SPoaLED96OnpEUIqZZl5eXlmZmYNCSuRSBoYhKZfCtZR37t37+XLl9XU1GgKRdOmwMBAhmFu375dvwYoMaatra26unpSUhL9GBERcejQodjY2Hbt2lXduLS0lPx7+kohkUjmz5+/devW69evS/v06els27ZN9t+V69ev09fwpXMXV0soFC5evPjWrVtt2rTp37//0qVLX716Jb8NWlpaHTp0ePjwoezCsrKyqrOOyd/y7t27Y8eO/c9//uPh4XHz5k0vLy81NWQdrR2+A6DlcHNze/fu3fDhwxsSREtLa+bMmfr6+tra2mPGjPHw8Dh//jwd+18/9+7dW7FixezZsxV5ORRAPicnJy0tLdlE6ubNm6WlpR9//DEhRENDQyKR1CNsXFwcy7K9evWqdxDa+fDu3TtFNt6/f79s/iT7DpDsEII6qXfM7OzsSt2+ycnJ5eXl5ubmLMsuX748MTExJiam0jNmKXrKxsbG9Wt2Vd9888306dMXLly4aNGi9evX00He5ubmPB6vau+Kk5OTmpra77//XmtYHo83Z86cO3fuODg4rFixotbtx44de/fu3adPn9KPYrH4+fPn1ZZVqmnLkpKSxYsXz5gxIz4+XvGBv9DiIe8EICzLHj9+fNeuXaS2cn2yaqqTV0mt5QYBFMfj8RYvXhwdHX3o0KH8/PzExMTZs2ebmJjMnDmTEGJra5uTkxMTEyORSLKysp4/fy7dUV9f/+XLl6mpqQUFBTStrKioyM3NLSsru3///oIFCywsLKZMmVLXIFICgcDa2pp2+zaQt7e3sbHxnTt3Gh5KkZhCofDixYuxsbH5+fkSieTu3buTJ08WCoWLFi16+PDhpk2b6IxrslP1hoaGSnenp0wTsnPnzsmpo6SIHTt2mJqajho1ihASFBTk6Og4YcKE/Px8Ho/39ddfHz16dOfOnfn5+eXl5RkZGa9evTI0NPT09Dxx4sTevXvz8/Pv379Pf4/VhMPh/Oc//zlw4ECtLVm0aJGlpeWUKVPS0tKys7OXL19eVFREE9ZKF7OmLblcbmxsbLVjT6FVa8wxS6BSitRR2rZtm0AgYBimW7duRkZGGhoaAoGga9euffv2NTMzk5Z/k25/5coVBwcHOtjRycnp/PnzLMvu37+fjk/X09P773//e+vWLQsLCzU1tXHjxsk59Lfffsvlcg0NDWfOnEnLbfTu3fvGjRt0bUVFxZYtW+zt7en0viNGjPj7779rXZWcnEwI+e6771iWvXr1qrm5Ofm3IsmOHTsEAgGfz4+JiRk6dKi2trapqemRI0fojmVlZXS2Oh6PZ2BgYGlp6ezsXO18dyNGjODz+SUlJbQlmzZtsrOz09TU1NHRoYdTfD66asu+yEEwvrPVqNO9rqio2Lx5c4cOHTgcjkgk8vDwePz4MV2VnZ09cOBAHo9nZWX1zTff0FKOtra2aWlpd+7csbS05PP5ffv2ff369cyZMzkcjqmpqYaGho6OzsiRI1NSUuoapFLDfHx8OByOWCyWLrl+/XqfPn2k1SLbtm3r4uLy+++/V9qxUs0jDw8PQsiaNWuqPf3GiOnu7m5lZaWlpcXlcm1sbLy9vek0j4mJidX+3dy8ebN0Xzc3N1NTU1o26OzZs9ra2hs2bKj2KKmpqV27diWEaGhodOvW7cSJExEREbRUqkAgcHd3Hz58OMMw+vr6f/zxB8uyCxcupL3Surq6t2/fLikpWb58uYWFhYaGhqGh4ejRo5OSkliWLSgomD59uoGBgZaWVt++fWlFAjMzs3v37lXbDMUvZnp6+rhx40QiEZfL7dmz57lz52q6mDVtqRSoo9TC4F62HArW71y7di0h5ObNm4WFhW/fvh06dCgh5MyZM1lZWYWFhT4+PoSQhIQEuvHx48f9/f1zcnKys7N79eplYGBAl8spMieHnJKBckoSylklm3eyVSrh+fn5EUIuX7787t27zMzMfv36CYXC0tJSlmUDAwPV1dVPnTolFov/+usvY2PjAQMGVG1wpXJ9curkKQJ5J9RE9feaDiZRbszk5GQNDY1qK1/WSXl5eb9+/fbu3auUVjVeTJZl3759y+PxQkNDlRv2A9dIF7MmyDtbGPSzt1KOjo4CgcDAwGDcuHGEEAsLizZt2ggEAloUUFpOxdPTc+3atSKRSF9f393dPTs7mz5FoEXmDhw4cPjw4aNHj0qLzNWKlgzkcrm0ZGBBQcH+/ftlSxLq6urSkoRv377dtWuXnFUKnimtSG9oaOjt7V1YWJiWlkYIiYmJ+fjjj93d3fl8frdu3UaMGHHlyhX6foAs2XJ9RUVF0jp5enp6fD5fWicPoDlS8B0gxdna2gYEBAQEBFRbAkJB5eXlMTExBQUF3t7eympYY8Sk/P39nZ2d6b/rrUTjXUxoJZB3tnaampqEkLKyMvqRThxc7VsFdJX0b9WMGTM8PT1nzZoVFRW1adOmehxaWjJQTklCJVYrpGdKT624uJiVefm9vLycw+HIDusk/5bru3DhAi3XJ6dOHiju0qVLdH4XqtbyUsXFxfb29qtWrVL8EMqNGRISYm9vz+fzhUKhvb396tWrpYXBayq59fPPP4eEhCg9q2sWfH19vby8vL29FXzBqKq4uLiTJ0+eO3dO8VKgTRKTELJ169aEhISzZ8826nzrH5pGupjQeiDvBHnOnDkzYMAAQ0NDLpe7bNmySmurFpmrK1oyUE5JwkaqVjhs2LC//vrr1KlTRUVFt2/fjomJ+fLLL2Xzzqrl+uTXyQNFrF27Njw8fOXKlfSjIuWl/Pz8Hj9+rPghlB7z6tWr06dPT0tLe/Pmzfr160NCQqRza9VUcsvd3Z3H4w0aNIh+936AVq5cuX///nfv3llZWUkrkytLYGCgj4/Pxo0b67f7oEGDDh8+LJ0gXikaI+apU6dKSkri4uJEIpESw374GuNiQquCvBNqlJaW5uHh0bZt25s3b7579y4kJER2bbVF5upEWjJQTknCRqpW6O/v/+mnn06ZMkVHR2fUqFFjxoyRLcZZbbk+RerkNRdFRUV1rWDf8CDBwcGRkZFRUVH0+bEi5aX++OOPBw8eKH6Ixoipqak5d+5cQ0NDLS0tLy+vkSNH/vrrr7T8oZySW/Pnz+/SpcuwYcOkPQkflKCgIPqq3LNnzxpjitohQ4YEBwcrPewHZcSIEb6+vpU6SQCgVsg7oUaJiYkSiWTOnDnW1tY8Hq9S2aBqi8zVibRkoJyShPKrFdZbUlJSSkpKVlaWRCJJS0vbuXMnfWjB1lyuT/E6eR++vXv3NuQpdT2CPHnyZPXq1evWraPpO1GgvFRRUdHSpUvrNE1oY8SMjo6WtpkQQudgpP3p8ktu+fv7JyQkYJpTAABZyDuhRhYWFoSQS5cuFRcXJycnyw6prKnIXK0xqy0ZKKckofxqhfU2b948CwuLqm8/yCnXV9c6earBsuzWrVvpq1oikWjkyJH0nTAfHx9NTU1pX9jcuXOFQiHDMG/fvl2wYMHixYtTUlIYhrG1tQ0PD+fxeEZGRrNmzTIxMeHxeC4uLvReKx6EEHL+/Hk5lQvDw8NZlnV3d1f81Pz8/OiDxoZcH6XHTE5O1tPTs7S0rLrqxYsXfD7fysqKfhSJRK6urmFhYawyptECAGghmvBdelAuReoohYWF0cHg7du3v3r1anBwMJ3NzNjY+PDhw5GRkXTWDZFIdPToUZZlly9frq+vr6en5+XltX37dkKIjY2Ns7OznCJzco4up2SgnJKENa3asmULba1QKBw1alSlSni0fichpEOHDikpKbt27dLR0SGEWFpa/vPPP7GxsQYGBtKfAg6H4+DgcPLkSfnl+upXJ0/BcoNVEQVq68gpMjVhwgRjY2Pplps3byaEZGVlsSw7evRoGxsb2ftSU30rxYOcPn1aW1s7ICCg2nZaW1s7OjpWu6ra8lLx8fHu7u5slSqMClJ6zNLS0oyMjIiICC6XW22doEoltyj6BpUilbYUudcArRPqKLUwuJcth4L1O5tQY5QMrJ8dO3YsWLBA+rGkpGThwoVcLle25HWTqzUXEYvFWlpa3t7e0iV//vknIYQmf3XKO3V1daUfb926RQhZt25dnYLI8f79e4Zhhg8fXu3aqjmiWCzu3r17RkYGq7y8s4Ex6X84BgYG3377LS0BW4mfn5+dnV1+fr7swn379hFCDh48WGt85J0ANUHe2cKgnx1U6kMoLvP69WsfHx/ZgqOampoWFhYSiaR+c1s3FSUWmZIlrW/V4Ab+P5mZmSzLKl51ZeXKlTNmzKAjKZWlgTHT09MzMzOPHDly4MCBrl27VhrYWqnklhQ95Tdv3tS72QAALQzyTlCaR48eMTX7cIoM8/l8Doezd+/eN2/eSCSSly9f7tmzZ82aNd7e3rQvvk6a8KwbqcgU+be+VQODSBUXF9OYimwcHx+fmJg4bdo0ZR1dKTE5HI6hoeGQIUMiIyOTkpKCgoKkq6qW3JLi8/nk39MHAACCvBOUyN7eXs6jdWtr68YrGVgnurq6Fy9efPDggZ2dHZ/Pd3R03L9/f3Bw8IEDB+oRTf5ZR0ZGKr39Uo1UZEpa36pBjZNB0y8FH3Xv3bv38uXLampqNHGn7wAFBgYyDCNb1qBOlBjT1tZWXV09KSmJfqy25JYUnQGLnj4AABDknaAyjV0ysE769ev366+/vnv3rqysLC8v79q1a3PmzNHQ0GjaVtWV/CJTGhoa9Rs2IK1v1ZAgsoyMjBiGUXACm/3798sm7rJjMWVHFNRJvWNmZ2ePHz9edklycnJ5ebm5uTlbc8ktKXrKdGwoAAAQ5J0AzZf8IlO2trY5OTkxMTESiSQrK+v58+fSHfX19V++fJmamlpQUEDTymrrW9UpyLlz52qqoyQQCKytremETw3k7e1tbGx8586dhodSJKZQKLx48WJsbGx+fr5EIrl79+7kyZOFQuGiRYvklNyS7k5PuVOnTkpsLQBAs4a8E6AZW7t2bVBQUEBAQJs2bVxdXdu3bx8XFycUCgkhc+bMGThw4Lhx4zp27Lh+/Xra29u7d+/09PTZs2cbGRk5OjoOGzYsJyeHEFJcXNypUyc+n9+vXz87O7vffvuNDsesUxA53NzckpKSioqKpEtu3LjRt2/fdu3a3bx58969eyYmJn369Lly5Yr8OKWlpZmZmadOnap2rdJj8ni8Pn36TJs2zdTUVFtb28vLq3379jdu3HBycmIVqMp569YtU1PTzp0717olAEArwSjy2xOaBTo39PHjx5u6IaAcDMMcO3ZszJgxjX2gWbNmHT9+PDs7u/EO8eTJEwcHh/3790+cOLEhcSoqKgYMGDBlypT//Oc/ympbY8QkhGRnZ5uZmW3YsGHx4sW1bqyyew3Q7ERFRY0dOxa5SouB550A0Oj1rWxtbQMCAgICAqrOEaW48vLymJiYgoICJVYJaIyYlL+/v7Ozs4+Pj3LDAgA0a8g7AUAVfH19vby8vL29FXzBqKq4uLiTJ0+eO3dO8VKgTRKTELJ169aEhISzZ89yOBwlhgUAaO6QdwK0aitXrlRZfavAwEAfH5+NGzfWb/dBgwYdPnxYOl+8UjRGzFOnTpWUlMTFxYlEIiWGBQBoAZpZ4RgAUK6goCDZKuiNbciQIUOGDFHZ4ZrEiBEjRowY0dStAAD4EOF5JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFfBeUYty48YNWj0eWoZt27ZhIoAPU2FhIZfL1dBQ2q9Q3GuAaillil34cGC+opZj69at169fb+pWALQKJ06c6NWrl5mZWVM3BKBVwH9lLQbyTgCAOsPMlgAA9YDxnQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqgLwTAAAAAFQBeScAAAAAqALyTgAAAABQBeSdAAAAAKAKyDsBAAAAQBWQdwIAAACAKiDvBAAAAABVQN4JAAAAAKqAvBMAAAAAVAF5JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqoC8EwAAAABUAXknAAAAAKgC8k4AAAAAUAXknQAAAACgCsg7AQAAAEAVkHcCAAAAgCog7wQAAAAAVUDeCQAAAACqgLwTAAAAAFQBeScAAAAAqIJGUzcAAKAZiIyMzM/Pl11y6dKlvLw86cdRo0a1adNG5e0CAGhOGJZlm7oNAAAfuq+//vrHH3/kcDj0Y3l5uZqaGsMw9GstLa2srCxNTc0mbSMAwIcO/ewAALUbN24cIUTyr4qKirKyMvq1urr62LFjkXQCANQKzzsBAGpXXl5uZGSUk5NT7drffvttwIABqm0RAEDzg+edAAC1U1dXnzBhQrUPNQ0NDfv166f6JgEANDvIOwEAFDJu3LjS0tJKCzkczldffaWurt4kTQIAaF7Qzw4AoChLS8u0tLRKC2/dutW9e/cmaQ8AQPOC550AAIqaOHGi9JV2ysLCAkknAICCkHcCAChq4sSJEolE+pHD4Xz99ddN2B4AgOYF/ewAAHXg4ODw6NEj6cekpCRHR8cmbA8AQDOC550AAHUwadIk2tXOMEynTp2QdAIAKA55JwBAHYwfP76srIwQoqGhMWnSpKZuDgBAc4J+dgCAuunZs+etW7cYhnn+/Lm5uXlTNwcAoNnA804AgLqhjzl79eqFpBMAoE6QdwIA1I2Xl5e6uvpXX33V1A0BAGhmNJq6Aa1RRkbGH3/80dStAID669Kli6amZlRUVFM3BADqydzcvHfv3k3dilYH4zubQFRU1NixY5u6FQAAAK2Xp6fn8ePHm7oVrQ6edzYZZPygRF5eXoQQ/A5tDXCvARqO/hyB6mF8JwAAAACoAvJOAAAAAFAF5J0AAAAAoArIOwEAAABAFZB3AgAAAIAqIO8EAAAAAFVA3gkAAAAAqoC8EwAAAABUAXknAAAAAKgC8k4AAKje2bNndXV1f/nlF/mbff311zwej2GY4uLieh/r0qVLvr6+hJCQkBB7e3s+ny8UCu3t7VevXp2fn69IhMbYMSAgwNHRUUdHh8vl2traLlu27P379wqekUQiCQoKsrW11dTU1NPTc3JySk1NrbRNcXGxvb39qlWrCCE///xzSEhIeXm5gvFllZSUzJ8/v23btgKB4Pz58wreOAVNmzZNW1ubYZiEhATF96qoqNi2bZuLi0ul5fHx8X369BEIBCYmJsuXLy8pKal293rfTfjAIe8EAIDqKTid7/79+5csWdKQA61duzY8PHzlypWEkKtXr06fPj0tLe3Nmzfr168PCQnx9PRUJEhj7BgbGztv3rzU1NS3b98GBQWFhYUpPr/i2LFjDx48ePjwYbFY/Pfff9vY2FTNWf38/B4/fky/dnd35/F4gwYNysvLU/AQUlu2bDl//vyjR4/CwsLev3+v3HmY9+zZs3v37jrtkpyc3L9//0WLFonFYtnlSUlJQ4YMGTRoUFZWVnR09L59+2bPnl1thHrfTfjQsaByx44dw5UH5fL09PT09GzqVoAqfJj32s/PjxBSVFRUdZVYLO7du7ecfTdu3GhnZyfd18PDQzYOzfNevnxZaxsaY0c3N7eysjLpqjFjxhBC0tLSao159OhRhmHu378vZ5tr164NGTKEEOLn5ydd6OPj07t3b4lEUushZPXo0WP8+PF12qVOjh49Sgi5e/dutWtLS0v37ds3adIk+jEhIWHUqFGHDh1ydnbu0qWL7JZjx461srKqqKigHzdv3swwzN9//101Zk03pbi4+NNPP718+XIDz+jD/DlqDfC8E6CVUm5PnLJIO1upmrrqpGS7KRWk3Jj16KJtSHfqB4Vl2ePHj+/atUu6hGGYqpvt3bs3MzOzpiBPnjxZvXr1unXreDweXRIdHS39mhBiampKCFGkd7sxdjx9+rS6urp0VZs2bQghlZ7hVeu7777r1q1bp06datqgqKho6dKlYWFhlZb7+/snJCRUXS5fRkYGh8Op0y51Uu2dJYSUlJTQM01KSgoODqYLu3TpcvLkyQkTJnC5XNmNy8rKzpw54+rqKo32xRdfsCx76tSpqpFruilcLjc0NPS7777r27fvmTNnlHJ2oErIOwFaKVapPXFKIdvZSmruqpMl202pCKXHrEcXbUO6U+uke/fuDMMwDNO5c+f09PRKa/39/fX19Xk83oYNG8rLy9esWWNhYcHn8zt37kz7ZOLj4y0sLBiG2b59O92lvLw8KCioY8eOfD6/TZs2VlZWQUFB9BEgIURNTe3MmTNffPGFrq6uiYnJvn37CCELFixYvHhxSkoKwzC2trZVGxkeHs6yrLu7e01nkZycrKenZ2lpWdfTb4wdX7x4wefzrays5EcoLS29ceOGs7OznG38/Pzmzp1raGhYablIJHJ1dQ0LC6M/oefPn9fR0QkMDKwpzq+//mpra/vq1asDBw4wDKOlpVXpxv34449aWloMw4hEopiYmNu3b1taWqqrq48fP54QUu2tJ4SwLLt58+aOHTtyuVxdXd2lS5dWOm5hYeHWrVu7d++emZn5+++/h4aGmpiYyL8sT58+ff/+vYWFhXSJjY0NIeT+/fvydyT/e1O6du16/Pjxffv2nTx58pNPPjlx4kRFRUWtEeBD0ZQPW1sr9LOD0n2AfUa19q5WUqmzVU5XnVS13ZRyNEbMenfR1q87la3jve7Tp4+5ubm0W/OXX36xs7OTrg0PDw8MDGRZdsmSJVwu98SJE7m5uStXrlRTU7t16xbLsjRbjYiIoNsHBgaqq6ufOnVKLBb/9ddfxsbGAwYMoKtoP/vly5fz8vJycnKGDRvG5XILCwtZlh09erSNjU1NLbS2tnZ0dKy6vLS0NCMjIyIigsvl/vTTTwqeb6PuWFhYqK2t7ePjU2uoZ8+eEUKcnZ0HDBjQtm1bLpdrb2+/fft26Y2Ij493d3dnWTYrK6vqNxt95E87tU+fPq2trR0QECD/iMbGxpMnT5Z+rHTjHj58KBAIpBv4+vru2bOHfl3Trffz82MYZsuWLbm5uWKxeMeOHdIm5eXlbdiwoXPnzqGhoXQsaU0++eQT2R+033//nRCyefNm2W34fP6gQYNqilDrTUlLS/Px8fn4448PHjxYp5+mD/B3ZiuB7KcJIO8EpfsAf4dGRETIyTYqSU5O1tDQOHr0aNVVlf50SYnFYhcXl4cPHyqeIzZqTGrBggWEkH/++afqqjlz5hBCHj16RD/m5OTw+fxKf4MVUad7TV8HiY2Nle5LCPnjjz/oxz59+jx//ryoqEggEHh7e9OFYrGYy+XOmTOHrZK+9OjRo2fPntLgM2bMUFNTKykpYauM7zx48CAh5MGDB6zcvPP9+/cMwwwfPrzqKmNjY0KIgYHBt99+W1paquD5NuqOfn5+dnZ2+fn5tYZKTEwkhAwePPjatWvZ2dl5eXkrVqwghBw6dIhlWbFY3L1794yMDLaGvJM+Kj548GCdGi8n72RZ9ocffqANOHLkyKJFi+jCmm69WCwWCASDBw+W7i4d31laWmppadm/f39FrkOlH7SLFy8SQrZu3Sq7jY6OjotobHzlAAAgAElEQVSLi5zzUuRuPnz4sF27dl5eXrU2SeoD/J3ZSqCfHaA1qtQTt3PnTqFQKBAITp069cUXX+jo6JiZmdG/NOHh4Twez8jIaNasWSYmJjwez8XF5ebNm4QQHx8fTU3Ntm3b0phz584VCoUMw7x9+7Zq76r87sJaO1urqqmbsiEaHlPxLtpK3amNZOzYsQKBgGaBubm5KSkpXC6XfkxNTdXU1LSwsHj8+LFYLHZycqK78Pn8tm3bPnr0qGq04uJi2daWl5dzOBzZ4Y9SdKyhRCKR37zMzEyWZQUCQdVV6enpmZmZR44cOXDgQNeuXeWMEFXNjtHR0VFRURcuXNDW1q41FB3X+NFHH7m4uOjr6+vq6q5bt05XV5eOhV25cuWMGTPogMVq0Qvy5s0bBVuuiBkzZnh6es6aNSsqKmrTpk10YU23/smTJ2KxeNCgQVXjcDice/fuDR48uF+/ftu2bSssLFS8DXS8ZllZmezC0tJSPv//2Lv3eCjT/3H81zBjxhjGOJWcco5SOm2Saltbu6WUIkoHtZWOjpVKR0VKi7ei3STbkYo+2k3Z3iVbig5Lkg4rpUgRcpzB4P7+cf32/s17MAbjVK/nHz3MPdd9zXVfd3i5r+t6XbJtndLu3SwsLPTw8Fi8ePH+/fvPnTsnfmNAb4G4E4CvkZWV1b1798iXa9eu9fT05PF48vLy58+fz8vL09PTW7lyJZ/Pd3Nzc3Fx4XK57u7u+fn5GRkZjY2NU6dOLSgoCAsLI+f2IYTCw8P37NmDvw4NDZ01axZ+yvXq1SuEEF5G09Y0rMTERGNj41bjj1bdvXs3Ly8PT1CTlK7Uyefz379/f+TIkRs3bhw+fFhGRkaoAJfLTU5OXrlypeBbI0eOfP/+fVZWVpfaLZK8vPzcuXPj4+O5XG5MTMxPP/00a9as8+fP19fXx8TELFq0CCGEQ4ft27dT/vX27dtW57/OmDHj77//vnz5Mo/He/ToUUJCwsyZM1uNO8WE830KrT7BaDSaqqrqtGnTYmNjc3JyAgICxKyzO06MjY0NDAxMSUkZPHiwOFXhmY6lpaXkERkZGR0dnby8vNTU1Ozs7BUrVog4HcdhXUmG2ip/f/+amhrB0K2tW19YWIgQausPMDabvX379rt37zY3N1tYWPj5+X3+/FmcBuC/UQXTcHK53Lq6OhETQ0XclH/++eenn36aN2/ehAkTHjx4sGTJEiqVKk4zQO+CuBMA8P+ztLRUUFBQVVV1cnKqra199+4dPk6lUk1MTOh0uqmpaURERHV1dXR0dIdqtrGxqaqq2rFjR8u3amtr37x5g1cYiIPH43l4eERERHSoAd1ap5aWlqam5u7duw8ePOjo6NiyQEBAgLq6+r59+wQPGhoaIoTwmGz3WbZsWXV19f/93//FxMQ4OTktW7bs8+fPV65cSUhIwMPuOLwICQkRHAtLS0trWdXu3bu/++47FxcXBQWFuXPnzp8/v6NpHYXgAEv00n4DAwNpaemcnJyOVi6pEw8fPnzmzJnk5ORBgwaJWQOLxTI0NMQTNkiNjY1sNjsqKurmzZtSUlI4zsOd7+/vT6FQHj16hEs2NDSgfztHUvh8vru7e3BwcFpaGvn/sK1bjx9MtpXRHZOTk/P29n748KGKisqkSZM2bdr04cMH0W3Q1dWVl5d/+/YteQT/UTp8+PB22y94UzIzMx0dHZcvX25nZ3f//n0HBwcpKQhm+g24VQCAVuDHcq2Ok44ZM4bJZLY6Dts5IgZbW9XuMGUndLHOzg3RdsdwaktTpkzR0dHZt2+fmpqasrLyDz/8oK6uvmvXLl1dXQUFBYSQlpYWg8EQZyuanJycvLy8T58+8fn8d+/eRUREcDicrrRNTU2NQqFUVlaSR8rKyoQeOefm5jY1NWlpaYmuqjtOJAjCx8cnOzs7ISGBxWKJdUn/cnR0zMzMfP36NX7J5XLfvn1rZmYWHR0tGOQJzu8cM2YMLow7BE9tlJQNGzasXLnS09PTy8tr7969+O+Ktm79sGHDpKSk8DIg0RgMxtq1azMyMkxMTPAcVhGoVOqMGTNu375Njntcu3aNQqG0nGAj4qbU19d7e3uvWrUqNTV15syZ7bYQ9DUQdwIAOoxOp+PflxIhYrC1JXGGKTuq63V2boi2m4ZThVAolKVLl7548WLp0qUIIWlp6cWLF+fk5CxevBgXYDAYy5Yti4mJiYiIqKqqampqKiwsbPXZ1fr167W1tcXfKBJTUlIqKirKz8+vrq4W+kuGyWTq6enhUV1MTk7u+vXrycnJVVVVfD4/MzNz6dKlcnJyXl5eCCEnJ6cBAwZkZGS0/JTuOPHZs2cHDx6MjIyk0WgUAYcOHRJdJ0LIy8tLR0fHxcXl3bt3ZWVlPj4+PB6v3cgMwx2Cc39eu3ZNdB4lcYSHh2toaMydOxchFBAQYGpq6uzsXFVV1datV1VVtbe3j4uLi4qKqqqqevLkiWCW1pZoNNry5ctPnjzZbkt27NhRXFy8a9eu2tratLS0oKAgFxcXY2Nj9L/9KeKm0On05OTkVueegn4B4k4AQMfw+fyKigpNTU1JVSjOYCtJnGHKjpJgnR0aou2O4dRWubi4qKmpTZ8+Hb9ctmyZmpraDz/8QBYIDQ319PQ8cOCAsrKyurq6h4fH58+fjxw5MnbsWISQj4/P7NmzEUIBAQFPnz7lcDi4o2RkZExNTS9dunTw4MHg4GCE0PDhw1+/fn327Fm8eH/WrFk5OTlr1qxRU1MzNTWdMWNGeXm5UNtsbGxycnJ4PB5+yWAwJkyYsGLFCg0NDXl5eQcHh8GDB6enp+O1Lw0NDSUlJa2mGe+OE0Uv+RJRJ0KIw+HcuXNHU1PT3NxcQ0PjwYMHiYmJojN6kh4+fKihoSHO6DNC6O3bt6NGjSouLj579uzo0aPj4+OFbpytre2GDRtCQ0PxM84tW7bk5OS8efNGW1v777//bvXWI4SioqKWL1/u4+OjoaGxbt26iRMnIoRmzZolTq7N9PR0KyurQYMG3b9/PysrS11dfcKECbdv30YIDR069M8//7x+/bqysvK8efOWL19+9OjRlv0p+m6C/q37lsqDtkAeJSBxncgJIpRpRSgPDp63h/evc3V1ZbPZ5Ik4Gcovv/xCEMTSpUuVlJTIt4KCghBCnz59ItrL2iiotraWQqHMnDmz1XfbynmEtZqGpl2SqrO0tHTBggWCR3DC+WXLljU3N2/evBmvzWrr9OPHjyOEOpRjkujV/C/h4eEeHh7ky/r6ek9PTzqdzuVyO10nTqElZic0NTVNnDgxKiqqo5/S6RN7uE6CIEpLSxkMxqFDhyRbbd/XTf3ZFsij1FvgeScAoH3Nzc2fP39ubGx88uSJh4eHtra2i4sLQsjAwKC8vDwhIYHP53/69ElwxYDQ6KqI4cKWg62dJnroU+J1dnqIFhMcTu37Pn786Obm9tNPP5FHcBomPp/fbr4kEQwMDPz8/Pz8/Nodvm9qakpISKiurnZycurQR3T6xB6uE9u9e7e5ubmbm5tkq+3juq8/QV8DcSfox8LCwshf6h2dc/aVExqJi4iICAkJQf+Ok0ZGRnp7eyOEfvzxx9zcXIRQXV2dmZmZrKzsxIkTjYyMbt26hadjrl27dsqUKQsWLDA2Nt67dy8eMh4/fnxBQYHo0VUhQoOtSORQnQiihz4lXmenh2ixDg2n9jpZWVkajRYVFVVcXMzn84uKio4fP75z504nJye8PqnTtm7d6uDg4OTkJLjAqKWUlJT4+Phr166JvwStiyf2cJ0IoeDg4MePH1+9erVbN1vvg7qpP0Ff1NsPXL9GHRpnf/funa+v77hx4zgcDpVKVVJSMjIysrGx2bt3r+AWfJK1ceNGQ0NDFoslKytraGi4fv36goICgiB8fHyUlJQE//9QqVRlZeUJEybs3bsXj67i04VWuUpJScnLyw8bNmzDhg14lw5JcXZ2xh9RXV0twWr7nW4dM3J1dRUcTO8OHRpsFeFrGE7txfHB27dvf//99woKCtLS0mw229LSMjw8vBNbfbbqzz//9PHxkUhV/VRCQkJAQED3/WAHgmCcvbdA3NkLxI874+PjcfIOS0vLGzduVFVVVVZW3r9/Hy+87b5Ia9y4cZs2baqsrHzz5s3IkSMRQhoaGp8/fyYIgswPbGxszOfzX716de7cOW1tbYSQiooKuf8eudjZ2NiYIIiamhpy8riuri65SbEImzZtQgi9efNGdDGIO7HujjsF53d2k4CAAENDw67cx8bGxvj4eHNzc7wtuER0R53Y+vXrLSwsOrSRIwa/LwHoOvg+6i0wzt53PXv2bOHChTU1NUOHDr1586a1tbW8vLyCgsI333wTGRmpoqLSlTlV7Vq1apWCgsLgwYNx4o/3798nJiYKlaFSqfr6+gsWLLh16xaTySwtLZ09e3Z1dXXL2uTk5FavXq2mpoYQevPmTX5+vuhPLywsPHz4cIcaTKFQOlQe9DViDraKAMOpAADQx0Hc2XcFBgbi7SK8vb3x7hGC3N3d8Z5gzc3NgYGBQ4YModPpHA5n5syZePuT48ePy8jIUCgUJpN5+/ZtBwcHZWVlZWXl7du3I4RUVVXxtEgmk4mTrt24cYPNZktJSYWHh6enp+M9tRFCZKZrEWGunp4e3vjk06dPeOvnVuFteeXk5HBOmQcPHlhbWw8aNIhGo8nJyY0aNQo/Cfbz8xs2bBhOaqirq0tee1xcnKWlJZPJlJOT09XV9fT0FKw8LS1t3rx5SkpK5DWK7gERXXfixAl5eXncPxkZGbm5uTNmzJCVlT1y5Ihghfb29hwOR0lJaffu3Xl5eRs2bNDW1maxWLNnz+7QnsV93LZt26KjoysrK3V1dePi4rr1s/z9/d3c3Pbv39+5062trc+ePUvuFy8R3VHn5cuX6+vrU1JSuph0HQAA+p/efuD6NRJznB0/HUQI5ebmiii2ceNGhJChoWFRURHe/UxRUfH9+/eEwBj0gwcPampqFixYgF/ev3//6dOn+AGhs7MzWdXmzZsFX2J4uQlCKDs7m/jfcXbBYr/++is+jkcuWo6z//zzzwghGRmZM2fO4FNiYmJGjx798OHDqqoqOzs7hJC0tPTr168JgsCLWpDAOHt4eDgucPbsWR6PFx4ePmHCBNHX2O67Irru9OnTuGRgYCAZHPB4PLLC27dvV1dX42YjhA4dOlRdXU0+ow0ODm73/koWjBl9PeBeA9B18H3UW+B5Zx9VV1dHbrWnrq7eVrHa2lockM2cOVNdXX3lypUIoYqKCqFNk01MTOTk5Mhto58+fTp06FCcRPr8+fM4j2NDQ0N0dLSHh4fgiQRBnDlzBiHk6OgoOmEv+UDo48ePgsdfvnxJoVBYLBZ+auvm5vbdd9+R77q6uo4ZM0ZeXn7OnDkIoaamplaz1fB4vG3btiGEbG1tFy5cyGAwlixZIjRA2fIaRb8rZtf93//93/HjxysqKiwtLQWPjxw5ksVi4WYjhDQ1NVksFrmx2/Pnz0X0FQAAAPB1grizjxLcu0XEzEUy9QzeyVdNTQ1HYw8ePGhZmNyHEO+SghfuNDY2hoaGIoTi4uIMDQ3JDYKxQ4cO/f3333gxr+gGk40Uai1+3snn858/f/7dd98dOnTI0NAQD9c6OTnhaA/9uxs4amM0/8GDB3jOH94zAyHEYrFu3brV7jWKeFfMrtu4cePcuXPZbPbdu3dbznYgm00QhODLVj8dAAAA+MpB3NlHycnJKSsr46+LioraKkYmrSQjHhwbiZPM8ttvv8UZHCMjIysrK48ePSr0sDM2NnbLli2LFy/+73//KycnJ7q2iooK/EWr+wFSqdQhQ4b89ttvCKHa2toVK1Y0Nzdfv359+vTpmpqaTCaTfFLYKjL7o4qKSrvXJaaudB0AAAAAOgHizr7LxsYGf3Hz5s2W765Zs+bWrVvkEDxegYQQws/wRAzNC8ITHKurq93c3N69e0fOVkQInT171sXFJTg4+NSpU+RjQhFevHiBv7CysmqrjKqqKo5fKysrb9y4YWNjk5SUZGlpmZ+fj0fz20LGsq0ulu+cLnYdAAAAADoK4s6+y9fXF6duOXjwYMt46/HjxxQKRVdXF+8QU1xcjP/Fa8ZNTU3F+Yh58+bp6ekhhE6dOrVu3Tq8QB4h9Ntvv3l6el69etXd3V2cepqamuLj4xFCHA6HXHnTUnFxMV7ojZfv4KYuXLhQTU1NSup//isKDdbjJecIofT0dHHaI44udh0Afd/YsWOlpaXNzc1bfffq1atsNvuPP/6Q4CfeuHFj69at+Gs+nx8QEGBgYCAjI6OoqDhs2LCWCdTq6uqGDBlCppgQ9Pvvvx84cEBwxhEQob6+3t3dfeDAgUwmMykpSbI3d8WKFTjFx+PHj8U/q7m5OSQkRGhmPEIoNTV1woQJTCZTXV3dx8eH/MtfyIEDB4YMGSIrKysnJzdkyJAdO3ZUVVV1/hpAnwFxZ99lZGR06dIlJSWl169fT5o06fr16zU1NXhioo+Pz6NHj2g0GoPBWL9+PULoypUrHz58wGtiOBwOTizfLmlpaZyNiMlkklMtX7x48dNPP3369Mna2lpwX2lyDQ3W3NzM5/Obmpry8vIWLVr08uVLOTm5mJgYodQwBEHgjEgfP34kx/H37t1LhncPHjyoq6sT2ptbX18ff5GWlsbj8RgMBk4jev78+dOnT0vkp08Xuw6Avu/hw4dTpkxp611CjJ08O2TXrl1hYWF4CSBCyNHR8dSpU2fPnuVyuc+fP9fX1285icXX1/fly5et1mZra8tgMKytrck5PECEn3/+OSkp6cWLF6GhoTU1NZK9ucePHxdacNmu3NzcSZMmeXl5cblcweM5OTnTpk2ztrb+9OnTpUuXTpw4sWbNmlZruHPnzsqVK9+9e1dcXLx3794DBw7gbH2g3+vNxfRfqw7tk1lSUuLn5zd+/HgOhyMtLS0nJ2dkZGRnZxccHFxZWUkQRGNjo5+fn56eHpVKVVRUnDVr1tOnTwmCiIyMJFd8W1tb83g8MjGTgoJCeno6rr+2tlZZWXn16tXkJz58+LDV/yqzZ8/esmWL0D6ZCCEZGRkjI6O1a9e+evUK19Byn0xMXl5+2rRpiYmJuNjevXs1NDTodPqoUaPCwsJwGQ6Hk5OTU19fv3z5chUVFVlZWQsLC1zzyZMnLSwsWCyWtLT0wIEDFy5cKPoaV6xYIboH2uq6qKgovE0UQkhOTm79+vW4wUIf9+HDB7I3cLOnTZuGX9JotF9++aXr/1XEBzlBvh4dutfW1tbm5ubd2h5s//79RkZGPB4Pv4yJiaFQKE+ePBFxyt27d/G3jK+vb1tl3Nzcxo8fL6mtOL9gY8eOXbhwYffVHxMTgxDKzMxs9d2GhoYTJ04sWbIEv3z8+PHcuXPPnDljbm4+YsQIwZKOjo6CW9YFBQVRKJTnz5+3rNPOzo7870QQhIODA0KoqKiorq7uu+++u3nzZhevCH5m9haIO3tBh+LOvonP59fV1fF4vLq6OhHFGhsb6+vra2pqKisruVxujzXvKwQ/Q78eHY07x44d263tIQgiNzeXSqXGxMSQRyZNmjR69GgRp3C5XEtLy2fPnomOO8vLy2VlZYOCgiTZ3C+Rurr60qVLu6/+2NjYVuPOurq6iIiIYcOGeXt7FxUVCb07btw4wbiTz+ezWCwXFxfyCE54FxgY2G4D8HDZP//8QxBERkaGvb39hAkTrly50ukrgp+ZvQXG2UFnUKlUOp3OYDBELzmSlpaWkZGRk5NTUFDAkykBAD3s1atXQ4YMkZOTk5WVnThxYmpqKkIoNTVVW1ubQqEcOXIEF7tz546pqSmbzWYwGGZmZn/++Sc+/tdff33zzTdMJlNBQcHMzKzVWS5hYWEEQdja2uKXDQ0N6enpbc0rxXx9fdetW6eqqiq68RwOZ/LkyaGhoQRBIISSkpIUFBT8/f072Adfsv/+978GBgYfPnw4efIkTpYsdHN/++03FotFoVA4HE5CQsKjR490dHSkpaVxFpGmpqadO3dqa2vLysoOHz4cPxZBCBEEERQUZGxsTKfT2Ww2zrsnqLa2Njg4eMyYMSUlJX/99dehQ4faXZT5+vXrmpoabW1t8gieUvXkyZN2LzM3N1dRUVFHRwchNHLkyIsXL544cSI+Pn7cuHFxcXHNzc0d6DLQqyDuBACALxmHw0lKSqqsrHz06BGfz586dWpubq6VldW9e/cEixUXFzs6Oubn5xcVFbFYLLxAsLa21tbW1t7evry8PDc318jIqNXctImJicbGxuQW9kVFRQ0NDX///feUKVPU1dUZDIaJiUl4eDjx76TDu3fv5uXlic6eRho5cuT79++zsrLQv4mNIcgQNHXq1FevXg0YMAA/76ypqRG6uS4uLg8fPmQymbNnz54zZ86YMWOcnZ2PHTt27tw5hNCWLVsOHjwYEhLy4cOHWbNmLVy48NGjRwihHTt2+Pj4uLq6FhcXf/z4Ec+wxyorK/39/S0tLQmCSE9P37VrV8v5V63Cu4qQey8jhBgMhqysLF7c2So+n//+/fsjR47cuHHj8OHDZNo7hJCRkdGJEyfi4uLu3LnzzTffnD59Gq8NBX0ctbcbAACQjPT0dDwFCnzZ0tPTLSwsxC8vLy8/ePBghNDQoUMjIyOHDx9+7NixoKAgoWJ42BF/bWtru23btk+fPpWUlFRVVQ0dOpTBYDAYDJy2Qkhtbe2bN29mzpxJHsHrh1RVVXfv3j1kyBBpaenAwMD169crKio6OzvzeDwPD4+EhAQx229oaIgQys7ONjc3t7GxgUXNnWBiYhISEuLq6jp16lQpKan6+vqffvoJIYRHye3s7ObNm4cQ2r59+88//xwdHT106NCQkJDvv//ey8sL10BGlnw+f8SIETo6OqmpqYIRpDjw0nVpaWnBgzQaDeewa5WWllZxcbGysvLBgwfJDeeECvznP/95/vz5999//8cff1y4cKFDTQI9D553AgDA18LMzIzNZrc7rInXzzU1Nenp6ampqS1atGj37t0tsyBhJSUlBEGQDzvRvxuDDR061NLSUklJic1m79mzh81mHzt2DCG0bdu2VatWaWhoiNlmXLOIR2JAHKtWrbK3t1+9evWFCxcOHjyID758+ZLL5ZJ7IMvKyg4cOPDFixevXr3icrnW1tYt66HRaFlZWVOnTp04cWJISAhOjScmvDeH0FPJhoYGEbOwCgoKSkpKzp07d/LkyZEjR5LbR5MKCws9PDwWL168f/9+/AQX9HHwvBN0kp+fX2xsbGFhYX19vZaW1ty5c3fu3EkuAyetWLHi/PnzNTU1mZmZIuZ7jR07NiMjw8zMrEP54cSxbNmymJiY+vp6nI9JspVLnJi92ioLC4uLFy92dwtBr+viU20ajdbqbrSJiYlBQUE5OTlVVVVkAVlZ2eTk5C1btvj7+/v5+c2fPz86OlooSsCJ0gSneuN5fqWlpeQRGRkZHR2dvLy81NTU7Ozs4OBg8RuMPw5/CugKf3//uLg4wdANR43bt28XTKGqrq6OE9u1NfuWzWZv377d09Pzl19+sbCwcHBw2LBhQ6s5TIQMHDgQIST4xJrL5dbV1YmYGEqj0VRVVadNm6arq2tkZBQQEIA3dkYI/fPPPwcOHHj69OnGjRuDg4OFkkCDPgvuE+ik5OTk9evX5+fnl5aW4p8Frf46FDPxm+hEg10RHR2Nt2XqF8TsVQA6p7Gxsby8XHBhB4a3Kxs4cOD9+/crKysPHDhAvjV06NA//vijqKjIx8fn/Pnzhw4dEjoXx4WCCd5ZLJahoSFeqy740Ww2Oyoq6ubNm1JSUjgrMI5s/P39KRQKnlbYEp5RCgsTu4jP57u7uwcHB6elpe3btw8fxP0fEhIiuNw4LS0N/4neVkZ3TE5Oztvb++HDhyoqKpMmTdq0adOHDx9Et0FXV1deXv7t27fkkVevXiGEhg8f3m77DQwMpKWlc3JyEEKZmZmOjo7Lly+3s7O7f/++g4MDBJ39CNwq0EksFsvV1VVJSUleXn7+/Pl2dnZJSUkFBQVdqVNom6J28Xi8lpth9Gvd0asAkG7dutXc3Dxq1Cih49nZ2Xw+f+3atXp6egwGg/xOLCoqwuGjqqrq/v37R40aJRRNIoTU1NQoFEplZaXgQUdHx8zMzNevX+OXXC737du3ZmZm0dHRgiHOp0+f0L95lMaMGdNqm3HNAwYM6OrFf902bNiwcuVKT09PLy+vvXv3pqWlIYS0tLQYDEbLUaZhw4ZJSUn99ddf7VbLYDDWrl2bkZFhYmIiuPaoVVQqdcaMGbdv3yZXhl27do1CoZCZEEhlZWVCy85yc3Obmpq0tLTq6+u9vb1XrVqVmpoqOKsY9BcQd/Ynb9++FTH/uodduXJFcHq4iooKQkhoawpM/GiSzMoupqioqJbTfdrS0aC2V4jfqwCIqaGhobKysrGxMSMjw83NTUdHx8XFRagMfgJ648aNurq63Nzc+/fv4+NFRUWrV69+8eJFQ0NDZmbm27dvWy5pYjKZenp6QluOeXl54Q969+5dWVmZj48Pj8drNy5xcnIaMGBARkaG4EFcs5mZGULo2rVrkEepE8LDwzU0NObOnYsQCggIMDU1dXZ2rqqqYjAYeCZSREREVVVVU1NTYWHhhw8fVFVV7e3t4+LioqKiqqqqnjx5gufmtoVGoy1fvvzkyZPttmTHjh3FxcW7du2qra1NS0sLCgpycXExNjZG/3v35eTkrl+/npycjGd9ZGZmLl26VE5OzsvLi06nJycntzr3FPQPPZEkFPwvMfPGNzc3Hzx40NDQkEajsdlsExMTCoXS1nYRgk6dOjV69Gg6nc5kMnV0dPz8/HBtP//885AhQ/BeybNnz8ZbRISHhzOZTFlZ2YSEhB9//FFeXr4Ju8oAACAASURBVF5DQ+PcuXMEQQwZMgQhRKFQRo0aVVtbSxDEpk2bFBQU6HS60EMLgiBmz54tKytbX19PttzIyEhGRkZBQUFLSwu1vdEFydramsPh4GwsDAbDysrqzp07+K3bt2+bmJjgjx42bFhSUhJBEO7u7mRODX19fRHX7uvrKyUlFR8f/+OPPyooKAwcODAqKkr0tYvosQMHDsjKyrJYrOLiYi8vr0GDBq1evZrJZOKOUlNTo1KpTCZz5MiRVlZWmpqaZPa7dm9cS4K9KhrkQP56dOheR0dHT5kyBf+3VFZWXrBgwdu3bwmCOHz4MJ5sx2QybW1tCYLw8fFRUlJSVFR0cHDAeR/19fXv3LljaWmJN0sbNGiQr69vY2Njy09xc3Oj0WhCe0MUFBQsWLCAw+HQ6fRvvvnm2rVrLU8UfN5JEISdnR1CaOfOnYJlbGxsNDQ08A43V69elZeX37dvn5iX/zXIz88fOXIkQohKpY4aNSouLk7o5s6aNYtCoSgpKd27d48gCE9PTzwqzWazHz16VF9f7+Pjo62tTaVSVVVV582bl5OTQxBEdXX1ypUrlZWVWSyWlZXVzp07EUKamppZWVntNiktLW3ChAnkrM2BAwdaWlr+9ddf+F2cEZZOp6urq2/atIncfETo7tva2urq6rJYLDqdrq+v7+TklJ2dLcF+g5+ZvQXizl4gZtwZEBBAoVAOHjxYXl7O5XLxb4J2o7eQkBCE0P79+8vKysrLy3/99VdnZ2eCIHbu3CkjI3P69OmKioonT56MGjVKRUXl48ePBEH4+voihG7evFlZWVlSUjJx4kQ5ObmGhobGxsbBgwdra2sL/qbx9PQUmgxEEERtba28vLybmxt+6evrS6FQfv7558+fP3O53PDwcDHjTj09vTdv3vD5/KdPn44bN47BYODdKS5evLh79+7y8vKysjILCwtlZWV8yrx588iIU8S1kxdYUVFRXl4+Y8YMOp2OI+m2rl2cHnN3dz98+PDcuXOfP3++a9cuhND9+/dra2tLS0t//PFHhFBiYuKnT59qa2vd3NwQQo8fP27vnovqVdHgZ+jXow/ea7xf0enTp7tYT1NT08SJE/GfhVhpaSmDwTh06FAXawZ9X8u736364PfRVwLizl4gTtxZW1urqKj4/fffk0dEb4+LNTQ0KCoqTpkyhTzS2NgYGhrK5XJZLJaTkxN5/MGDBwgh8nEgQojcCReHiXhLdBzJXbhwgWyVtrY23hdekK+vr5GRUVVVFUEQXC6XyWROnTq1Qy0nCMLa2lpwRzWc6mXjxo1CxQICAtC/qVsE4862rr3lBZ46dQohhLdib+vaO9RjBEHguLO6uhq/xONN5F/n+NzY2FjRPSBEsFfbBT9Dvx59814HBAQYGhqS3wKd0NjYGB8fb25ujv8mxNavX29hYYH/FARfsFbvfrfqm99HXwOY39lH5ebmVlRUfP/99x0668mTJxUVFT/88AN5RFpa2t3dPScnp6amRnDa/tixY2VkZMhZXILw4DVOpLJixQo2m03mrThz5sycOXMUFBQEy1+6dOnChQt//vknziEsIvFbh7SVaJDMLCh0vK1rb1kzrqHVVDLktXeox9qqh0xTJ+IT2yLUqwD0cVu3bnVwcHBychJaYCS+lJSU+Pj4a9eukalAg4ODHz9+fPXq1Y7O/Ab9Tsu7D75UEHf2UTghRbubFwvBedEUFRWFjldUVCCEhNJAKioqVldXi66QxWKtWrXq3r17+Ind0aNH8ZAxKTY2NjAwMCUlBW+Igv5dBNDRlreKTDSYmJj47bffqqqq0un0zZs3t1q4rWvvnE73mES07FUA+j5/f383N7f9+/d37nRra+uzZ8/iiYkIocuXL9fX16ekpIiTGBL0d0J3H3zBIO7so/BCZhz9iG/QoEHof9M1YzgaE4qZKioqNDU1260TrxgICQm5ffu2lpaWvr4++dbhw4fPnDmTnJyMPxcTJ/GbOMhEgyIyCwpq69o7pys91kWt9ioA/cK0adMCAwMlUtXs2bO3bt0qtKciAKC/g7izjzIwMKDT6enp6R06a/DgwUpKStevXxc6PmzYMBaLJZiW+f79+w0NDaNHj263Tk1Nzfnz58fFxe3YscPDwwMfJAjCx8cnOzs7ISFB6KGg+InfRCMTDbaVWVBIW9feOV3psU4T0asAAADAFwDizj5KUVFx6dKlly5dOnbsWHV1Nc663O5ZdDp927Ztt2/fdnNze//+fXNzc3V19bNnzxgMhre396VLl86cOVNVVZWdnb1mzRp1dXVXV1dxGuPt7d3Y2Pj58+fvvvsOH3n27NnBgwcjIyNpNBpFwKFDhzqa+E1Qq4kG28osiBBSUlIqKirKz8+vrq6WkpJq9drF/GghXeyxzhHRq933oQAAAEDP6e2FTV8jMfMo1dTUrFq1SkVFhUqlKikp4Wya4uTvPHLkiJmZGYPBYDAYI0eODA8PJwiiubk5KCgIZwPlcDh2dnYvX74k/s1hiRAyNDTMy8s7duwYXjako6ODcxhhU6ZMOX78OPkyOzu71f9OQUFBRGcTv7WVaJBoI7Pgu3fvMjIydHR0ZGVlrayscIajlteO022SF3jmzBk8XUxTU3Pt2rUirr2tHiMr1NLSwoljQkNDcT2DBw++c+dOYGAgm81GCA0YMODs2bOxsbF4qxUOhxMTEyOiB0T3qmiwNvPrAfcagK6D76PeAnFnLxAz7hQSFxcnZtwJvkJf6s/Q//73v1u2bCFfNjU1BQcHjx8/XrDMnj17TExM5OXlZWRk9PX1N23a1KFsPhKvs6Ghwd/fX19fH+/4MHTo0Ddv3giV4fF4xsbGOF/65cuXAwMDW83H3qov9V4D0JPg+6i3wDh7v9GhLDwAfAF27doVFha2bds2/DI3N3fSpEleXl5CG4cmJyevX78+Pz+/tLQ0ICAgNDTUwcFBzI/ojjodHR1PnTp19uxZLpf7/PlzfX39mpoaoTK+vr4vX77EX9va2jIYDGtr646uIwQAgH4H4s5+5sWLF5S2OTk59XYD29R/Wy5B/bQTeDyepaVlD1cSGBgYGxt74cIFnME0Kytry5Yta9asMTc3FyrJYrFcXV2VlJTk5eXnz59vZ2eXlJRUUFDQ7kd0R52xsbEJCQkXL14cN24clUpVV1e/fPnysGHDBMvcu3fv6dOngkfc3d1HjBgxY8YMMucrAAB8kai93QAglmPHjuG8lT4+PoWFhRoaGr3dog4bMmQIQRC93Ype1k87ISoqqqSkpCcrefXq1Y4dO06fPo3TciGERowYER8fjxA6fPhwXV2dYOErV64IvsQ5yISeX7aqO+o8evToqFGjzMzM2irA4/E2bdp0/PhxU1NTweO7d+/W0NAIDQ3duHFju58CAAD9FDzv7B9WrVpVUVFBEMTbt2/7Y9AJ+giCIIKDg01MTOh0OofDmTNnzosXLxBCbm5uMjIyZNLmdevWycnJUSiU0tJSDw8Pb2/vvLw8CoViYGAQFhbGYDDU1NRWr16trq7OYDAsLS1xkgHxK0EIJSUlKSgo+Pv7t9rOsLAwgiBsbW07cY3v37+XlZXV1dXtxLldrLOhoSE9Pb3l01NBvr6+69ata7mxAofDmTx5Mt7ZtavNBQCAvgriTgC+Irt37966dauvr29JScnt27cLCgomTpxYXFwcFhY2f/58slh4ePiePXvw16GhobNmzdLX1ycI4tWrV25ubi4uLlwu193dPT8/PyMjo7GxcerUqQUFBeJXgv7d6bS5ubnVdiYmJhobG3dixzwul5ucnLxy5Uq8ValEiF9nUVFRQ0PD33//PWXKFByUm5iY4IQSuMDdu3fz8vIWLlzY6ukjR458//59VlaWpFreL9y4cWPr1q3ky+bm5pCQEKEpGX5+fqampgoKCnQ63cDAYPPmzS2nzIog8Tr5fH5AQICBgYGMjIyiouKwYcPy8/OFytTV1Q0ZMmT79u0Iod9///3AgQMtd/eVoPr6end394EDBzKZzKSkpKtXr7LZ7D/++EMila9YsUJeXp5CoTx+/Fj8s1rtdiRe73W0JOhHIO4E4GvB4/GCg4Pnzp27aNEiNpttZmb2yy+/lJaWip9glUSlUvFDU1NT04iIiOrq6ujo6A7VYGNjU1VVtWPHjpZv1dbWvnnzRnBnLPEFBASoq6vv27evE+d2vU4cuKiqqvr7++fk5BQXF8+ZM2f9+vXnzp1DCPF4PA8Pj4iIiLZONzQ0RAi1lU7riwRLxyTl559/TkpKevHiRWhoaE1NjWSfmh8/fjwyMrJDp7TV7Ui83utoSdCPwPxOAL4WOTk5NTU1Y8aMIY+MHTtWRkZGMBV/J4wZM4bJZOLxeokoKSkhCKITDzsvXbp04cKF69ev46VIEtGhOul0OkJo6NCh5DOePXv2HD169NixY87Oztu2bVu1apWIeTL4kouLiyXU9s7j8XjW1tb37t3r1krw0rGsrCw8izcrK8vPz2/NmjW1tbVCYRNe5oX3zJw/f358fPyFCxcKCgq0tLREt6E76sRLx7KysvAsXrx0TKhMq0vHXr9+PWPGjNu3b1Opkv/Nm5CQMGbMGEVFxVWrVuEjlZWVEv+UtvD5/DNnzqSkpJw8eRKJ7HZxek90yfr6+hkzZvj6+pL7mID+BZ53AvC1wM9ahHbgVFRUFNqGvhPodPqnT5+6WAkJL/HBMZz4YmNjAwMDU1JSBg8eLKmWdLROdXV1hFBpaSl5REZGRkdHJy8vLzU1NTs7e8WKFSJOx/sRCK1w6hU9sJIMLx3bs2eP0NIxZ2fnlrf+ypUrghu1d3TpmGTrFHPpWGhoqNDx3bt3P378uOVxiSgsLKTRaN1RM9bWBsX19fW4Q3JycgIDA/FBEd3ebu+1W5JOpx86dOjo0aNWVlaJiYkdvxTQyyDuBOBroaioiBASijIrKio0NTW7Ui2fz+96JYJw+NWhyXCHDx8+c+ZMcnLyoEGDJNWMTtTJYrEMDQ2FdmdtbGxks9lRUVE3b96UkpLCObPwuiJ/f38KhfLo0SNcsqGhAf17+ZLSd1aSCYGlY6KX1onvv//9r4GBwYcPH06ePEmhUFgsVmpqqra2NoVCwbu7/fbbbywWi0KhcDichISER48e6ejoSEtL43nGTU1NO3fu1NbWlpWVHT58ON7WBCFEEERQUJCxsTGdTmez2Zs2bRL63Nra2uDg4DFjxpSUlPz111+HDh3Cf3eJIE7viVNy5MiRFy9ePHHiRHx8/Lhx4+Li4tqaKQ76IIg7AfhaDBs2jMVikVEOQuj+/fsNDQ2jR49GCFGp1M7tTZCSkkIQhIWFRVcqEaSmpkahUMQcJSQIwsfHJzs7OyEhQehRbqd1pU5HR8fMzMzXr1/jl1wu9+3bt2ZmZtHR0YI7duDHw3i/InLmA75kvKuqpPSdlWRCYOmY6KV14ps6deqrV68GDBiwdOlSgiBqamqsrKwEpze4uLg8fPiQyWTOnj17zpw5Y8aMcXZ2PnbsGJ52vGXLloMHD4aEhHz48GHWrFkLFy7EPyJ27Njh4+Pj6upaXFz88ePHLVu2kBVWVlb6+/tbWloSBJGenr5r1y4lJSVxmtpu73WopJGR0YkTJ+Li4u7cufPNN9+cPn0a0t/2CxB3AvC1YDAY3t7ely5dOnPmTFVVVXZ29po1a9TV1V1dXRFCBgYG5eXlCQkJfD7/06dPb9++JU9UUlIqKirKz8+vrq7GYWVzc/Pnz58bGxufPHni4eGhra3t4uLSoUquXbvW1sMeJpOpp6dXWFgozkU9e/bs4MGDkZGRNBpNMAn/oUOHEEJOTk4DBgzIyMjoUEd1pU4vLy8dHR0XF5d3796VlZX5+PjweDzB39ki4EsWZwhSTH1qJZkgWDqGRC6tkzgTE5OQkJCTJ0+ePXs2Jiamvr7+p59+QgjV1dVFRETY2dnNmzdPUVFx+/btNBotOjqax+OFhIR8//33Xl5eioqKsrKyZGTJ5/NHjBhx/fr11NRUb29vOTk58Zshuvc6V1JLS+s///nP6dOnt2zZ0la4D/oUiDsB+Irs2rUrICDAz89PRUVl8uTJgwcPTklJwb851q5dO2XKlAULFhgbG+/duxeP9o4fP76goGDNmjVqamqmpqYzZswoLy9HCNXV1ZmZmcnKyk6cONHIyOjWrVt4IleHKhHBxsYmJyeHx+ORR9LT062srAYNGnT//v2srCx1dfUJEybcvn1b9LrdhoaGkpKSthYudEedHA7nzp07mpqa5ubmGhoaDx48SExMFGdgESH08OFDDQ2N4cOHi1NYHH12JVkXl479+eefEl86JmadgkvHlJSU2Gz2nj172Gw2DuX78tKxVatW2dvbr169+sKFCwcPHsQHX758yeVyyf20ZGVlBw4c+OLFi1evXnG5XGtr65b10Gi0rKysqVOnTpw4MSQkpLa2Vvw2iO69zpUsLCz08PBYvHjx/v37W0aloA+C9ewAfEUoFMrGjRtb3RFHSUkpOTlZ8Aj5y0lLS0sobZ68vHyrzyPFr2T69OlVVVVttXPDhg0RERHx8fGLFi3CRywsLFJTU1stLCJMjIuL+/bbb3V0dFp9tzvqRAhpamq2+/tPRUVF6CPKyspu3ry5b9++thZwdEKfXUnW6aVjwcHBKSkpEpzF29E62106FhwcLOL03l065u/vHxcXJ7jYC0eN27dvx3lGMXV1dfzd3XKKKsZms7dv3+7p6fnLL79YWFg4ODhs2LCBw+G02wARvdeJkv/888+BAweePn26cePG4OBgKSl4jtY/wH0CAHRYt2bARggZGBj4+fn5+fl1JV1fU1NTQkJCdXW1BDe+7446sd27d5ubm7u5uUmwzj67kgyWjknqEsTH5/Pd3d2Dg4PT0tLIGQW4kSEhIYKTj9PS0nCSgfr6ehEVysnJeXt7P3z4UEVFZdKkSZs2bfrw4YPoNojovQ6VzMzMdHR0XL58uZ2d3f379x0cHCDo7EfgVgEA+qKtW7c6ODg4OTl1Og1hSkpKfHz8tWvXOjGe25N1IoSCg4MfP3589epVyabC6bMryWDpmESuokM2bNiwcuVKT09PLy+vvXv3pqWlIYS0tLQYDEbLXYiGDRsmJSX1119/tVstg8FYu3ZtRkaGiYmJOPOY2+o98UvW19d7e3uvWrUqNTV15syZ7X4i6Gsg7gQAdMC2bduio6MrKyt1dXXj4uK69bP8/f3d3Nz279/fudOtra3Pnj1LZvmRiO6o8/Lly/X19SkpKeKMVHZIn1pJJtgwWDqGEBKxtE7iwsPDNTQ05s6dixAKCAgwNTV1dnauqqpiMBjLli2LiYmJiIioqqpqamoqLCz88OGDqqqqvb19XFxcVFRUVVXVkydPRK9Fo9Foy5cvx0njRRPRe0Ld3lZJOp2enJzc6txT0D8QoMfhBGm93QrwRbG3t7e3t+/tVoCe0KF73dzcHBQUZGhoSKPROByOnZ3dy5cv8VtlZWVTpkxhMBi6urobNmzACRoNDAzevXuXkZGho6MjKytrZWX18eNHV1dXGo2moaFBpVIVFBTmzJmTl5fX0UqEGubm5kaj0bhcLnkkLS1twoQJZA7IgQMHWlpa/vXXX21tHBoUFEQQhJ2dHUJo586drV5+d9RJEERBQcGCBQs4HA6dTv/mm2+uXbvWsozg806SjY2NhoZGc3MzQRBXr16Vl5fft29fe/ewHfn5+SNHjkQIUanUUaNGxcXFHT58GP9pxGQybW1tZ82aRaFQlJSU7t27RxCEp6cnHpVms9mPHj2qr6/38fHR1tamUqmqqqrz5s3LyckhCKK6unrlypXKysosFsvKymrnzp0IIU1NzaysrHab1Fa3i+69lt0uTj93GvzM7C0UQqK7uAJxXLhwwdHREXoeSBDeWvrixYu93RDQ7Xr+Xq9evfrixYtlZWUSrPPVq1cmJibR0dHk0rHOaW5u/vbbb11cXJYvXy6ptnVHnQihsrIyTU3Nffv2eXt7S7DaL0Y3dXtb4Gdmb4FxdgAAAO2Q+EoyWDoGBHVft4O+BuJOAAAAvQCWjgFSN3U76IMg7gQAANCmbl1JBkvHANYd3Q76JsgbDwAAoE0BAQEBAQHdV/+0adOmTZvWffX3BbNnz549e3ZvtwKAPgGedwIAAAAAgJ4AcScAAAAAAOgJEHcCAAAAAICeAHEnAAAAAADoCRB3AgAAAACAngBxJwAAAAAA6AmQR6nX4E26AJCI9PR0BP+pelBtbS2dTqdSe+FHKNxrALouPT3dwsKit1vxNYK4sxdoaWnZ29v3divAFwV+gPawa9euWVhYaGpq9vxHw70GoOssLCzGjx/f2634GlEIgujtNgAAQD9DoVDOnz8/f/783m4IAAD0JzC/EwAAAAAA9ASIOwEAAAAAQE+AuBMAAAAAAPQEiDsBAAAAAEBPgLgTAAAAAAD0BIg7AQAAAABAT4C4EwAAAAAA9ASIOwEAAAAAQE+AuBMAAAAAAPQEiDsBAAAAAEBPgLgTAAAAAAD0BIg7AQAAAABAT4C4EwAAAAAA9ASIOwEAAAAAQE+AuBMAAAAAAPQEiDsBAAAAAEBPgLgTAAAAAAD0BIg7AQAAAABAT4C4EwAAAAAA9ASIOwEAAAAAQE+AuBMAAAAAAPQEiDsBAAAAAEBPgLgTAAAAAAD0BIg7AQAAAABAT4C4EwAAAAAA9ASIOwEAAAAAQE+AuBMAAAAAAPQEiDsBAAAAAEBPgLgTAAAAAAD0BIg7AQAAAABAT4C4EwAAAAAA9ARqbzcAAAD6gT179hQVFQkeiYyMvHnzJvly9+7d6urqPd4uAADoTygEQfR2GwAAoK/buHHjzz//TKPR8Ev8k5NCoSCEmpqaBg4cWFhYiF8CAABoC4yzAwBA+xYsWIAQ4v+rsbGxsbERfy0tLb106VIIOgEAoF3wvBMAAMRiYGCQl5fX6ltPnjwxMzPr4fYAAEC/A887AQBALIsWLSLH2QUZGBhA0AkAAOKAuBMAAMSyaNEiPp8vdJBGoy1btqxX2gMAAP0OjLMDAIC4RowYkZ2dLfRjMzc318DAoLeaBAAA/Qg87wQAAHEtWbJEWlqafEmhUEaPHg1BJwAAiAniTgAAENeCBQuam5vJl9LS0kuWLOnF9gAAQP8CcScAAIhr0KBBlpaWUlL/30/O5ubm+fPn926TAACgH4G4EwAAOmDx4sX4C2lp6cmTJw8cOLB32wMAAP0IxJ0AANABDg4O5PNOMgYFAAAgDog7AQCgAzgczrRp0ygUipSUlJ2dXW83BwAA+hOIOwEAoGMWLVpEEMSMGTMUFRV7uy0AANCfQNwJAAAdY2try2QyFy5c2NsNAQCAfoba2w3oB9LS0goKCnq7FQCAPsTS0rKhoeHChQu93RAAQB8CCS7aBfsVtc/BwSEuLq63WwEAAACAPg1iqnbB806x2NvbX7x4sbdb8fW6cOGCo6MjfD9/DeBeAwD6I/yzq7db0Q/A/E4AAAAAANATIO4EAAAAAAA9AeJOAAAAAADQEyDuBAAAAAAAPQHiTgAAAAAA0BMg7gQAAAAAAD0B4k7wxbp69Sqbzf7jjz96uyH/48aNG1u3biVfNjc3h4SEWFpaCpbx8/MzNTVVUFCg0+kGBgabN2+uqakR/yMkXiefzw8ICDAwMJCRkVFUVBw2bFh+fr5Qmbq6uiFDhmzfvh0h9Pvvvx84cKCpqUn8NgMAAPgaQNwJvlh9MAfkrl27wsLCtm3bhl/m5uZOmjTJy8uLy+UKFktOTl6/fn1+fn5paWlAQEBoaKiDg4OYH9EddTo6Op46ders2bNcLvf58+f6+votY1ZfX9+XL1/ir21tbRkMhrW1dUVFhZgfAQAA4GsAeePBF8vGxqaysrL76ufxeNbW1vfu3ROzfGBgYGxsbFZWFoPBQAhlZWX5+fmtWbOmtrZWKERmsViurq7S0tIIofnz58fHx1+4cKGgoEBLS0v0R3RHnbGxsQkJCVlZWWZmZgghdXX1y5cvC5W5d+/e06dPBY+4u7u/fv16xowZt2/fplLh5wwAAACE4HknAJ0WFRVVUlIiZuFXr17t2LFjz549OOhECI0YMSI+Pt7Z2ZlOpwsVvnLlCg4QMRUVFYSQ0PPLVnVHnUePHh01ahQOOlvF4/E2bdoUGhoqdHz37t2PHz9ueRwAAMBXC+JO8GVKTU3V1tamUChHjhxBCEVERMjJyTGZzMuXL0+fPl1BQUFTUzMmJgYhFBYWxmAw1NTUVq9era6uzmAwLC0t79+/jxByc3OTkZEZOHAgrnPdunVycnIUCqW0tNTDw8Pb2zsvL49CoRgYGCCEkpKSFBQU/P39W21PWFgYQRC2traduJb379/Lysrq6up2riu6UmdDQ0N6erq5ubmIMr6+vuvWrVNVVRU6zuFwJk+eHBoa2gcnPAAAAOgVEHf2XQkJCUpKSgsXLuwX1fY1VlZWgiPga9eu9fT05PF48vLy58+fz8vL09PTW7lyJZ/Pd3Nzc3Fx4XK57u7u+fn5GRkZjY2NU6dOLSgoCAsLmz9/PllJeHj4nj178NehoaGzZs3S19cnCOLVq1cIIbyMprm5udX2JCYmGhsbM5nMjl4Il8tNTk5euXKljIxMR8/tep1FRUUNDQ1///33lClTcFBuYmISHh5OhpJ3797Ny8tr67/TyJEj379/n5WVJamWAwAA6Ncg7uwW9vb2FAqFQqGEhYV1upLffvvt8+fPMTExZWVlEmxbN1XbX1haWiooKKiqqjo5OdXW1r579w4fp1KpJiYmdDrd1NQ0IiKiuro6Ojq6QzXb2NhUVVXt2LGj5Vu1tbVv3rzR19fvRIMDAgLU1dX37dvXiXO7XideP6Sqqurv75+Tk1NcXDxnzpz169efO3cOIcTj8Tw8PCIiIto63dDQECGUnZ0tubYDAADoxyDulLzi4mIy/u9TuAAAIABJREFUd8+vv/4q/ombN2+mUChkhpolS5aw2WxHR0dlZeWutKebqu3v8KM+Pp/f8q0xY8YwmcwXL15I6rNKSkoIgujEw85Lly5duHDhzz//lJeXl1RjOlQnnic6dOhQS0tLJSUlNpu9Z88eNpt97NgxhNC2bdtWrVqloaHR1un4kouLiyXVeAAAAP0axJ2Sd+LEiWnTpo0cORIh9OzZs9TUVHHOKiwsPHz4sOCRuXPnVlRUxMbGdqUx3VTtF49Op3/69ElStdXV1aF/YzjxxcbGBgYGpqSkDB48WFIt6Wid6urqCKHS0lLyiIyMjI6OTl5eXmpqanZ29ooVK0ScLisri/69fAAAAADiTgkjCCIyMtLV1fWnn37CR/CTIUFxcXGWlpZMJlNOTk5XV9fT09PPz2/YsGH417Ouri6DwQgLC6PRaHiwvqamRlVVFX/NZDJPnjyJELpx4wabzZaSkgoPD3/w4IG1tfWgQYNoNJqcnNyoUaPOnz+PEGq3WoRQc3NzYGDgkCFD6HQ6h8OZOXMmHhU9fvy4jIwM/sTbt287ODgoKysrKyvjxOBfNj6fX1FRoampKakKcfjVoTzqhw8fPnPmTHJy8qBBgyTVjE7UyWKxDA0Nnz17JniwsbGRzWZHRUXdvHlTSkoK/3fC64r8/f0pFMqjR49wyYaGBvTv5QMAAAAQd0rY9evXGxsbp0+f7uzsjDPmXLx48fPnz2SBiIgIBweHBw8eHD9+vKysbNOmTQ8fPty5cyf53OjNmzd1dXVubm6Ojo7kWSkpKRQKBSE0d+7cpUuXIoS+//771atXL1y4cN26da9fv66srPz999/Ly8t/+OGHzMxMZ2fnN2/etFstQsjHx2fr1q3Nzc35+fkbN25MTEycNGlSUVHRihUr8JIaHo8nKyv722+//fDDD+Xl5f7+/g8ePOjeTuxtKSkpBEFYWFgghKhUaqtj8R2ipqZGoVDETCZKEISPj092dnZCQgKLxeriR3e9TkdHx8zMzNevX+OXXC737du3ZmZm0dHRhAD8eNjX15cgiDFjxuDC+JIHDBggkasAAADQ30HcKWG//vrrihUrpKWlFRUV586dixCqq6s7deoUfpfH4+G9amxtbRcuXMhgMJYsWUKj0dqtdujQodOnT0cInT9/vqCgACHU0NAQHR3t4eGBC7i6uo4ZM0ZeXn7OnDkIoaampoyMjHarra2tDQ8PRwjNnDlTXV195cqVCKGKiorIyEjBYiYmJnJycmTAKpQh/MvQ3Nz8+fPnxsbGJ0+eeHh4aGtru7i4IIQMDAzKy8sTEhL4fP6nT5/evn1LnqKkpFRUVJSfn19dXc3n869du9ZWHiUmk6mnp1dYWChOS549e3bw4MHIyEjyyTR26NAhhJCTk9OAAQPEubmSqtPLy0tHR8fFxeXdu3dlZWU+Pj48Hm/Lli3ifC6+ZBG5PwEAAHxVIO6UpA8fPly7do0cYW851P7gwQP8BGjixIn4CIvFunXrljiVb9q0CSHU2NiIE3HHxcUZGhriB0tOTk44ZET/LpdBbayYEZKTk8Pj8dC/T6TU1NRwENzqE01yeiIePO3jjhw5MnbsWISQj4/P7NmzIyIiQkJCEELDhw9//fp1ZGSkt7c3QujHH3/Mzc1FCNXV1ZmZmcnKyk6cONHIyOjWrVv4eteuXTtlypQFCxYYGxvv3bsXDxmPHz++oKBgzZo1ampqpqamM2bMKC8vF90eGxsbsrex9PR0KyurQYMG3b9/PysrS11dfcKECbdv3xad7bKhoaGkpKTljkHdVyeHw7lz546mpqa5ubmGhsaDBw8SExNFZ/QkPXz4UENDY/jw4eIUBgAA8MWD/eskKSoqqq6uruW8QLy6yMrKioxO8G4xHfLtt9+OHTv24cOHkZGRO3fuPHr0KPmw8/r16yEhIdnZ2eXl5R1aw0Husk1GqwwGg8/nt9x9u99Zv379+vXrBY+sXbuW/Bon7xR8V15evtXnkUpKSsnJyYJHDh48iL/Q0tIiswQghKZPn15VVdVWezZs2BAREREfH79o0SJ8xMLCoq01ZyLCxLi4uG+//VZHR6fVd7ujToSQpqYmTpwkgoqKitBHlJWV3bx5c9++fXiKCAAAAADPOyWmubn5+PHj8fHxgpPeyGyOOKESuZ6jurq6Ex+xceNGfK6bm9u7d+/s7OwQQjk5OTY2NklJSZaWlvn5+WfOnBG/QrxaGSFUX1+Pv8AP5MjjX48OLfrpBAMDAz8/Pz8/v67E9E1NTQkJCdXV1U5OTpJqWHfUie3evdvc3NzNzU2y1QIAAOi/IO6UmKSkpNra2pkzZwoeXLFihZSUFEIoLi6uvLwcLxtHCKWnpwudLs4zoXnz5unp6SGETp06tW7dOiqVihDKzMxsbGxECC1cuFBNTQ1/nJjV6urq4oFjnGGxuLgYV2VqatpuY0BHbd261cHBwcnJScwFRi2lpKTEx8dfu3atE6lAe7JOhFBwcPDjx4+vXr0qzvRlAAAAXwmIOyXm119/dXZ2Ftp4UFtbe9q0aejf1UVsNhsvyDh//vzp06cFh2XJzWzS0tJ4PB75AFKQtLS0p6cnQojJZJLDxHhLGITQgwcP6urqhAaLRVfLYDDwYPSVK1c+fPiAlxNxOBzRSRm/MNu2bYuOjq6srNTV1Y2Li+vWz/L393dzc9u/f3/nTre2tj579iy5X7xEdEedly9frq+vT0lJ4XA4Eqy2n7px48bWrVvJl83NzSEhIZaWloJl/Pz8TE1NFRQU6HS6gYHB5s2bO/RcXOJ18vn8gIAAAwMDGRkZRUXFYcOGCU4pwerq6oYMGYITq/3+++8HDhyQ7KBBfX29u7v7wIEDmUxmUlLS1atX2Ww2uSVHF61YsUJeXp5CoTx+/FjMU86dOzd27Fh5eXkdHZ1ly5Z9/PixrZKpqakTJkxgMpnq6uo+Pj6t/jCPj4/X09MTXOTHYDB0dXWXL1/+5s2blmUWL14sePq0adPk5eWlpaWHDh3q6+srVJWMjIyamtq3334bFBQkmE2lXS9fvtywYcPQoUPl5eWpVCqbzTYyMrKxsUlLSyPL3Lhxw97eXktLi06ns1isoUOHenp6kgsuxWzz2LFj5eTkKBQKjUYbMWLE8+fPyWInTpzQ1tamUCgDBgz47bffBGvIyspycnLS1dWl0+kqKiojRoxoddO1c+fOUSgUwW8HJycnikhXrlwRv5dAVxGgPfb29vb29qLLzJ49GyHEYDC++eYbwePjxo0jn/dQqdT9+/cTBHHy5EkLCwsWiyUtLT1w4MCFCxcSBFFfX798+XIVFRVZWVkLC4sVK1bgx5kIIV1dXbLC2tpaZWXl1atXC37K3r17NTQ06HT6qFGjyJ05ORxOTk5Ou9U2Njb6+fnp6elRqVRFRcVZs2Y9ffqUIAi89hmXtLa25vF4ampq+KWCgkJ6erqEelcsOB1pT34i6C1f2L3euXPnrFmzqqqq8Mt//vlnwoQJCKERI0YIFps8eXJ4eHhZWVlVVdX58+dpNNqPP/4o5kd0R512dnbGxsbp6el8Pr+oqMjW1jY7O1uojJeXF/o3cxZBEKGhoZMnT/78+bOYH9Euf39/IyOjz58///rrrxcvXrxy5YqCgsLvv/8uqfpjYmIQQpmZmeIUxhttHDhwoKKiIjMzU09Pz9zcnM/ntyz59OlTWVnZHTt21NTU3Lt3T0VFZdmyZW1Vq6+vz2azCYJoamoqLi4+deoUk8lUU1MrLS0VLIP3lrty5YrgudeuXZs9e3bLqnBqjlu3brm4uFAoFHV19YcPH4pzjcePH6fRaJMmTUpKSvr8+XNdXV1eXl5sbKylpeWvv/6Ky/j4+CCEli1blpmZyePxKisrk5KSRo8eraCgcPPmzQ61OSsrCyE0bty4li3Jz88fNGhQQ0OD4MEnT54wmUx3d/c3b97weLyXL19u3rzZ2tq65ek2Njb4gUtubi4+4ujoeP369YqKCj6f/+HDB4SQra1tQ0NDbW1tSUnJypUr//jjD3G6SLQv7GdX94E+ap84cSfoVvD9/PXomXvN5XLHjx/f3ZXs37/fyMiIx+Phl48fP547d+6ZM2fMzc2FYkQbG5vGxkbyJU6d++7du3bb0B11xsTEUCiUJ0+eiChz9+5dPJJDxp0EQbi5uY0fP77VaKwTxo4di/8m7yai486GhoYTJ04sWbIEv5wyZcqgQYOam5vxyyNHjiCEUlNTW57o6Oioq6tLlgwKCqJQKM+fP2/1U8hgkbR582aEUGxsrGCZs2fPSklJaWhoVFRUkMfbijsFXbx4UUpKSk1NTfDEVqWlpUlLS3/33Xctb19SUtLhw4cJgkhISEAIrVq1SqhAdXW1kZGRsrIyGS6L2WYrKyuE0N9//y1U4ZYtW7Zv3y50cMmSJYMGDRI8Ul9fP3PmTKFipaWlurq6eJ3Djh078EEnJ6fa2lr8NY47BZvxyy+/xMXFfffdd4KhcyfA7ykxwTg7AOCrExUVVVJS0q2VvHr1aseOHXv27MH7RyCERowYER8f7+zs3HLH1CtXrkhLS5Mvcb4LLpfbbhu6o86jR4+OGjVKRNZVHo+3adMmnNBN0O7dux8/ftzyeOcUFhZ26+Tgtua+19fX4x7IyckJDAzEBwsKCtTV1clTtLS0EEKC2XyxxsbGxMTEyZMnkyWnT59OEERbScpaMjAwQAgJDeJbWlp6eHi8f/8eLy0Vn729vYuLS0lJyS+//CK65L59+5qamvbv308OiJF++OEHPB0Lp/ttuWUdi8Xy8vIqKys7fvx4h9qMq8U5pEkNDQ2nTp1ydXUVKlxWVlZZWSmYsU5GRqblvIsLFy7Y2NjY2toyGIzTp08TBIEQiomJETF/3dXVdd68eYcOHTp69KiVlVViYmJbJYFEQNwJAOjHCIIIDg42MTHBG73OmTPnxYsXCCE3NzcZGRly3uq6devwfLLS0lIPDw9vb++8vDwKhWJgYBD2/9i7z4AorjVu4GdwG3VZFJCAoIAKiAaNFXuIJpEIWBAs13ATe0EUvQhYEAVRFAy2vJYQW0REg4mKN1GDioolKmJXFEFNpImUpSww74fzZt+9lGUX2AXk//u0O+WZM7O6+zBzznOiogQCgZGR0Zw5c0xMTAQCgaOj47Vr15QKUrNhUVFRLMu6uLg04KRev36tqanZpUuXBl6URsQsLy9PTk6WX581MDBw/vz5dGZUWSKRaPjw4Vu2bKE/9mfOnKlrJgUi99r+/vvv1tbWf/311759+xiG0dHRSUpKon3+6I3GH3/8UUdHh2EYkUgUHx9/8+ZNCwuLdu3aTZkyhRBSWVm5atUqc3NzTU3NXr160btQhBCWZcPDw7t3787n84VCIa2ILKu4uDgiIqJv375ZWVkXLlzYtGmTtLKHpaWl7N8YNC+kozxlPX/+vKioyNzcXLqEPvC9e/eunOspi5YT/vjjj6stX7duXbdu3fbs2XP27FkFQ1F0/ouEhAQ525SXl587d659+/b9+/evaxuxWJycnGxubk5z7moGDRpECPn999+VavOECRM++uijmJiY/Px86cK4uLgBAwbULEfYr1+/4uLiTz/99PLly3LO5aeffho/fryuru7o0aPT09MvXbokZ2NZvXv3Pnr06A8//HDs2LEBAwbExcVVVVUpuC8opzlvtrYSeM7e7PD8ou1Q9rNetWoVj8c7cOBAfn7+3bt3+/Tp06FDh7///ptl2alTpxobG0u3DA8PJ4RkZ2ezLDthwgQrKyvpqtmzZ2traz948KC0tPT+/ft0+Ah9JK14kGosLS3t7OxqXTVgwIBqz8RlFRcX6+rqent7K34RmjAmHdTi4OAwYsSIjh078vl8Gxubbdu2SR8cJyUlubi4sP87M6oUHUFFH16fPHlSV1c3ODi4rmPJubYsyxobG3/99dfStXSeNvrAl2XZBw8eaGlpSTfw9/ffs2cPfb106VI+nx8XF/fu3buAgAANDQ3awTEwMJBhmM2bN797904sFtPbbLSp+fn569at69Wr16ZNm4qKimo2NTExkcvlRkVFFRQU3Lt3z9bW9vPPP6+52YULFwgh4eHhsgs1NTVr7YbI/u/D8Xfv3v34449aWlrOzs7Vtnnx4gXLsleuXNHQ0OjcuTNtoSLP2VmWpaNXO3XqVGsDqCdPnhBCBg4cKGcbOvSnb9++ta6lFVGkQxEUbDPLskFBQYSQiIgI6ZIhQ4acPXu25iHEYrF0Al47O7sNGzbk5uZW2+bly5eGhoa0e8mBAwcIId9++221bWo+Z68pIyPD29v7k08+2b9/v+L9RvA7pSDUjYdWw93dvbmbACqn4GyiVElJSURExPjx42k1/p49e37//ff9+/fftWuXtHSugjgcjq2tLSHEzs5ux44d/fr1i46OXrVqlVJBpIqLi1+8eFGtqpqCQkNDTUxMah2o22CKx6Rj3g0NDYOCgmxsbNq1axcWFrZgwQJ9ff2pU6eWlJT4+PjQfn61ouU1UlNTHRwcnJ2d5cyk0Ei2traRkZGzZ88eNWqUhoZGWVkZnR+utLR0x44d48aNmzBhAiFkxYoVmzdvjo6O7tGjR2Rk5GeffUaHQxFCDAwM6AuJRPLxxx9bWFgkJSXp6urWerjhw4f7+fl5e3vTerRmZmayz5Sl6NB12e4NhBAulys7UVk179+/lz6UZxhm7dq1tItnTYMGDVq8ePHmzZuXL1++detWeVdHBh22L79iNP2YdHR05GxD/2Ho6enVulZfX5/UVpe63jbPnj07JCTk+++/9/HxYRgmNTU1JyfHycmp5paamppXrlzZuXPnzp07Hzx44Ofnt3nz5tjY2OHDh0u3+emnn7766it6/V1cXPh8/tGjR7du3UrLBSquU6dO33333cOHDz/77LNff/01NjZWqd1BPjxnB4DW6v79+0VFRdK7IISQfv368Xg8+pS8wfr27aulpUWf1zdMVlYWy7INKIl6/Pjx2NjY//73v3UlQA2gVEzaT7RHjx6Ojo4GBgZCoXDNmjVCoZBO9hsQEDBr1ixTU9O6dqenTO9+qdqsWbMmTpw4Z86c2NhY6Sxijx8/FovF9vb29K2mpmbHjh0fPXr07NkzsVhca0LD5XJTUlJGjRo1dOjQyMjI4uLimtsEBgbu2rXr3LlzRUVFz58/d3R0pJPlVtuM9uWlVZClysvL5eQ90puUy5YtY1lWKBTK6dW6bt267t27b9++va5pyWqi42nqyhcpmnHK7/tL//HIPhCXRbtd1noU+W3u2LHjhAkTnjx5Qp/F79y5c+7cuXW1gcvlent7P3z4MDk52c3NLSsry93dXbZQFH3ITl/r6emNHj26oKBA8c61Uq9evfLx8fnXv/61fv36eqdqA2Xhfmfrdvr06cmTJx88eHDs2LEtM2Ctqqqqvvvuu6NHj165ckXxvY4ePaq6JkELERsb6+HhoeDG9Few2n0afX39hs0HJovP59PnyA1Dp6utOdZHvpiYmIiIiMTEROnEZo2nbEzaozEnJ0e6hMfjWVhYpKWlJSUlpaamRkREyNmdJlhKzdbbGCEhIXFxcbI9L2nWuGLFCtnhLyYmJvQ+es0+qZRQKFyxYsXixYu///77gQMHuru7L1y4UFp99q+//tqwYYO/v/+nn35KCOnSpcvu3btFIlF4eLi0bh1Fu6vK3uUVi8WlpaWKzAC3cuXKAwcOBAQEuLq61tqHkhAiEAiio6OHDBnyzTffbNiwod6YhBD6DN3GxkbONp07dxYIBHTLulhYWHC53Lr+oqAdXqXFpJVq84IFC2JiYnbs2DFw4MCff/5Zkb/3BgwY8PPPP8+bN2/nzp1//PEHzTXv3buXmppa85dr//79ik/G9uTJkw0bNty7d2/p0qURERHV5mGBJoFr2rqxdU+63UIC1vT06dNhw4YtWbJEkaG1AHLU+nQvPz+/5qAEpUgkkkYGoemXUnXUt27devDgwfPnzzdh0tmAmDo6Ol27dn3w4IHswoqKCqFQuHfv3nPnzmloaNBS2zSHCwkJYRjm5s2bdMvy8nLyz+mrmkQiWbRoUURExNWrV6VdCGirIiMjZfuTXb16ld6JrLWEu5S2travr++NGzc6dOgwbNiwZcuW0b6AT58+rayslL2Genp6BgYG9+/frxahS5cuurq6suPcnz17Rgjp1atXvaejq6sbFhZWWFg4b948OZsNGjRoyZIlT58+Xbt2bb0xCSFnzpwhhHz55ZdytuHz+Z9//nlOTk6tQ3by8vJmzJghEAiGDh36+vVraVl7WfRe5ueff96ANg8ePLh3796//vrr+vXrXV1dhUJhrUEmTJhQ7UYyrUsv/R05dOjQ5MmTZT/3vLw8TU3N3377TU6Rf6nbt297eHh8880348aNu3btmru7O5JOFcFlbWVKSkpkp2FwdnZ+//59Y+5NNnlA+VJSUpYvXz537lz5A2YBFGFvb6+joyNNeggh165dKy8v/+STTwghHA5HIpE0IGxiYiLLsgMHDmxwECMjI4ZhFJwQlWVZPz+/1NTU+Ph4+X3sFNeYmB4eHrdv337+/Dl9KxaLX7582bNnz+joaNkfddlxRdKuDvSUjY2NFTlQgz8gauHChTNnzly8ePGSJUvWrl1L59Tp1KmTQCCoOQuRvb29hoYGHfcjn0AgmDdv3q1bt2xtben0cvQvEJqDUoWFhXl5eTXvSnI4nDFjxly8eFE6FDohIYFhGAXLGkyfPn3AgAEnT56U36Fw7dq1NjY2t2/frjfg33//HRkZaWZm9s0338jfMigoiM/nL1mypGZX1Hv37tHiSvRqBAcHV9ugoKAgMjLSyMhIzlHkt3n+/PmVlZVhYWFycu6ysrJqfw49fvyY/JPTsywbExMzf/582Q1EIpG7u3tlZWW9z8rLysp8fX1nzZqVlJTUsG7ZoDjknSr08uVLOd3JG6ZJ6g6qNKB8csoNAihLIBD4+voeP3784MGDBQUFqampc+fONTExocX/rK2t8/Ly4uPjJRJJdna27F0oAwODN2/epKenFxYW0tSHzvJSUVFx9+5dHx8fc3NzWoBGqSBSWlpalpaWCo6RevDgwcaNG+kMYbJz99FyiZ6ensbGxrdu3VLqyjQm5pIlSywsLLy8vDIyMnJzc/38/EpKSmjOUS96yrT2Z0JCgpw6SkTuta3X9u3bTU1N6QPW0NBQOzu7qVOnFhQUCASCf//734cPH96xY0dBQUFlZeWrV6/++usvQ0PDiRMnxsXF7d27t6Cg4O7du7THal24XO4333yzb98+QkiXLl1Gjhy5e/fuixcvlpSUZGZm0n9gdCRTtYu5cuXKt2/frl69uri4+OrVq+Hh4V5eXt27d6+5ZU0Mw0RFRTEM4+3tLWd+S/rkutroJUIIy7JFRUW08kB2dvaRI0cGDx7crl27+Ph4+f07CSEODg6HDh26d+/e0KFDT58+/f79e4lE8uLFi927d3/77be0y+moUaPWr1+/b98+Ly+vlJSU0tLSgoKC3377beTIke/evYuLi6vrVqWcNlNTpkwxMDAYPHiw7I3hmpdr3LhxsbGx+fn579+/P3HixPLly11dXekuV65c0dPToxN3yaK9Rffv3y//9Pl8/vnz52vt/gtNTwVj5D80CtZRqqqq2rhxY9euXblcrlAotLW1ZRim3knYLl68aGtrS+dQtre3P3PmjHTV/v37P/nkEz6fr6WlZWFhERwcvGjRIun871ZWVpcuXaJ/cNPaIrQHD8Mwffr0oX3Jly1bRiNHR0fXeiD5AelJbd682cbGhk7T7OrqSife2L59u5aWlqamZnx8/BdffKGrq2tqavrTTz8pflXll32pBvUp2g5lP+uqqqrw8HD6/04kEo0bN+7x48d0VW5u7siRI+m01wsXLqT1Gq2trTMyMm7dumVhYaGpqTlkyJC///579uzZXC7X1NSUw+Ho6em5ubmlpaUpG6Raw7y9vblcrlgsli65evXq4MGDpV39Onbs6OjoeOHChdTU1Fq/nGk5nnHjxhFCVq1aVevpqyImy7KZmZmTJ08WiUR8Pr9///4JCQk1t6m1jpKzs7OpqSlNfU6fPq2rq7tu3bq6jlLXtb106VLv3r0JIRwOp0+fPnFxcVu3bqVdJ7W0tFxcXMaOHcswjIGBwZUrV1iWXbx4MX0kKhQKb968WVZW5ufnZ25uzuFwDA0NJ0yYcP/+fZZlCwsLZ86c2b59ex0dnSFDhtBiBWZmZikpKXW1UIpWbLW2tqaTkg8ePPjnn3+mq2pezAsXLvTv35/P55uYmCxbtqy0tLTmlpcvX+7WrRv9UD766CPZqY/pHzz6+vr9+/en5T87dOiwYMGCak1atmwZLQb0yy+/9OrVS0tLi8fj0evAMAzdPTg4uGaxITkyMjKWLl3as2dPOo2zvr5+7969v/3228uXL0u3uXr16pQpU8zNzXk8nra2tr29va+v76tXr+ja48ePK9LmmpYtW1btF6Tahf3tt988PDysrKz4fD6Px+vevXtQUBC9tt9++622tjaHw/n4449v3boljbB27Vrpfw1TU9OwsLBhw4bROgYaGhrW1tYhISGKX5x64XdKQbhG9VMw7wwNDWUYZuPGjXl5eWKxmNY3rjfvPHr0aFBQUF5eXm5u7sCBA9u3b0+XR0ZGEkLWr1+fm5ubl5f3f/7P/5k6dSpbo2SgbE27ioqKzp07m5uby06Ot3jxYtrVqa4DyQnIyi2OGBgYSAg5d+7c+/fvs7Kyhg4dqq2tXW1GXTmQd0KtmuWznj17toGBQdPGfPr0KYfDoTOmNEZlZeXQoUP37t3bJK1SXUyWZXNycgQCwaZNm5o2bAun+MVU0WX/ULW6y4XfKQXhOXvTEIvFGzdudHJyWrZsmUgk0tTUbN++vSI7Tpw4cfXq1SKRyMDAwMXFJTc3Nzs7WyKzUlZRAAAgAElEQVSRrFmzZuTIkcuXLzcwMBCJRN9++22/fv3kh2rXrt2iRYsyMjKOHz8ubdWxY8don5taDyQ/oGxxRKFQSIsj5uTkyD6fcnR01NPTMzQ0pBPgZmRkKHLWQJ09e5bW2aaqqqoiIyNlu9sSQoKDg+3s7OiNamtr6//85z+0kJ6CmjymRCIJDQ21tramt8Dt7e3T09OrbVNaWmpjY0MHFP/yyy8bNmxQaoRNs2jyFlpbWwcHBwcHByv1eVVTWVkZHx9fWFio+IDcZolJBQUFOTg40AqXbYTiF1N1l/2DhMv1AUPe2TSePn2an5//2WefNSYI7UNTWVl59+7d/Px82bGBNKesN8KMGTOEQqF0fuSDBw+6ubnV7NkjPZD8aEoVR6TP6xszSqCtWb16dVRUVEBAAH1b1zD/8+fPL1iwID09PScnJzQ0dMuWLYrXz1dFTA8Pj/379x86dEgsFj98+NDKyqpmXhUYGEi7/BNC6ETJTk5OdVX++4D5+/u7u7t7enoqOMCopsTExGPHjiUkJDSgFKg6YxJCIiIi7ty5c/r0aZVOqt7SKH4xVXTZFfTo0SOmbi0wt2veywUqhfqdTYMOdayrOJwcp06dCg8Pv3//fkFBgTRpo+XfaI0Ypejo6MyaNSs8PPz69ev9+/ffuXNnXFycnAPJp7riiC1KSUmJk5OTUpVEGx8kLCwsJiYmJSWFlndJSUkJDg6eO3cu7Zgru6WOjs7s2bNpf/xJkyYdO3YsNjY2MzOzrgp/UqqIGRMTEx8fn5KSQgeOmJiY1KzJfOXKlXv37skuWbRo0fPnz+k4XzowtkUJCAiIjo4uLy/v0qVLeHj4xIkTmzB4SEjIb7/9tn79+rCwsAbs7uTk1ORjHVQR88SJE2VlZYmJiXUNHPlQKX4xVXHZFWdjY8OqvkZeE2reywUqhfudTaNDhw6k7rkc6pKRkTFu3LiOHTteu3bt/fv30pq6tFCcbOlmxdHRDJGRkRcvXuzUqRPt4l3XgeRTUXHElqZJRvQrFeTZs2crV65cs2YNTTqJ3GH+J0+elP0tp//SFCl9qoqYO3fu7NOnD006a1VSUrJs2TLpHXepoKCgO3fu1FzeEoSGhpaVlbEs++LFi6ZNOqnRo0c3LOlsRVxdXf39/dta0gkADYC8s2nQcY7JyclK7ZWamiqRSObNm2dpaSkQCKSz9Hbu3NnAwOC3335rQEvMzMwmTZoUFxe3cuVKHx8f+QeST35xxBaIZdmIiAhbW1s+ny8Sidzc3OjUF97e3jwej46HJYTMnz9fW1ubYRg6RtXX1zctLY1hGGtr66ioKIFAYGRkNGfOHBMTE4FA4OjoSPsVKB6EEHLmzBk5FWSioqJYllWwpF81r1+/1tTU7NKlSwP2bWTM8vLy5ORk+YVXAwMD58+fX/PGv0gkGj58+JYtW1rXTRcAAGhayDubhr6+/tdff338+PFdu3YVFhbSSsv17mVubk4IOXv2bGlp6dOnT6X9Jvl8fkBAwMWLF729vV+/fl1VVVVYWEhL5sopGSjl6+tbUVHx7t07OqubnAPJDyi/OGILFBQU5O/vHxgYmJWVdfHixczMzKFDh759+zYqKmrSpEnSzbZv375mzRr6esuWLWPHjqUj+p89e+bt7e3l5SUWixctWpSenn7r1q2KiopRo0ZlZmYqHoT803dWWju6mlOnTnXv3r0B/ZbEYvH58+dnzpwprX7VeIrHfPPmTXl5+Z9//jly5EialNva2m7fvl2aSl6+fDktLW3KlCm17t67d+/Xr1+npKQ0VcsBAKD1aa6B9K2IgnWUioqKZs2a1aFDBw6HY2BgQKtp1ltHyc/Pz8DAQF9f393dnZZesrKyysjIYFl227ZtPXv2FAgEAoGgd+/e9AdetmTgihUrZGvayYYdOXLknj17FDmQ/IB1FUek9TsJIV27dk1LS9u1axcdvWRhYfHkyRM551tXuUH5V0mR+hRisVhHR8fT01O65Pr164SQ4OBglmWnTp1qbGwsXRUeHk4Iyc7OZmtUkpo9e7ZQKJS+vXHjBiFkzZo1SgWRo6ioiGGYsWPH1rpWfnmpwMDAbt26FRQUKHKgJo9JS0KOGjXq8uXLubm5+fn5tJb4wYMHWZYVi8V9+/alZfxqrez4ww8/EEL2798v/yioRQIArRG+uxSEa1Q/BfPOauiAnnrzTlCEIv+faYJYrXYgj8dzdnZmG5F3siyrpaVFp/1tkryTTj/o4eFR61o5OeKxY8e6du364sULRY6iiphPnjwhhPj4+EiXlJWVCYXCYcOGsSzr4+Oza9cuurzWvDMmJob8U7dcDnx3A0BrhO8uBbW4saUfDFQUUjPVjb7n8/n11jpVXGlpKY2p1F4xMTERERGJiYl0zFmTUDYmvUstO9yNx+NZWFikpaUlJSWlpqZGRETI2V1TU5P8c/oAANA2oX+narW6qmmN1Iznq6LR9xKJpGmH8NP0S6kq5Vu3bj148OD58+ebMOlsQEwdHZ2uXbvSfsZSFRUVQqFw7969586d09DQoB80HVcUEhLCMIx0XFp5eTn55/QBAKBtQt6pErt27ZozZw4hxM/PTzpxbU30yeOHhFaJa5bzlT/6nsPhNOwOdGJiIsuyAwcObEwQWUZGRgzDKFhInGVZPz+/1NTU+Pj4ardyG6wxMT08PG7fvk27ChBC6Pi5nj17RkdHy37Qss/ZpfMO0FM2NjZukrMAAIDWCHmnSsyaNSs/P59l2ZcvX5qamjZ3c9oE+aPvra2t8/Ly4uPjJRJJdna2bLWBmiP6q6qq3r17V1FRcffuXR8fH3Nzcy8vL6WCJCQk1FVHSUtLy9LS8tWrV4qc1IMHDzZu3Lh7924ulyt753jTpk2EEE9PT2Nj41u3bil1oRoTc8mSJRYWFl5eXhkZGbm5uX5+fiUlJXR0Ub3oKcup/QkAAB885J3w4Vi9enVoaGhwcHCHDh2GDx/euXPnxMREbW1tQsi8efNGjhw5efLk7t27r127lj7tHTRoUGZm5ty5c42MjOzs7MaMGZOXl0cIKS0t7dmzp6am5tChQ7t16/bHH3/Q7phKBZHD2dn5/v37JSUl0iXJyclDhgz56KOPrl27lpKSYmJiMnjw4IsXL7Jyq12Wl5dnZWXVnDFIdTFFItGlS5fMzMwcHBxMTU2vX79+6tQp+RU9pW7cuGFqatqrVy9FNgYAgA8SI/9HCAghdOrqo0ePNndD2q7Y2Fg6AFwNx5ozZ87Ro0dzc3NVd4hnz57Z2tpGR0dPmzatMXGqqqpGjBjh5eX1zTffNFXbVBGTEJKbm2tmZrZu3TpfX1/5W6rzswYAaCr47lIQ7ncCVKfUoJ8GsLa2Dg4ODg4OLioqanCQysrK+Pj4wsLCJhytpYqYVFBQkIODg7e3d9OGBQCA1gV5J0Az8Pf3d3d39/T0VHCAUU2JiYnHjh1LSEhowLxH6oxJCImIiLhz587p06e5XG4ThgUAgFYHeSfA/xcQEBAdHf3+/fsuXbrQyv+qExIS4u3tvX79+obt7uTkdOjQIel88U1CFTFPnDhRVlaWmJgoEomaMCwAALRGqBsP8P+FhoaGhoaq7XCjR48ePXq02g7XLFxdXV1dXZu7FQAA0CLgficAAAAAqAPyTgAAAABQB+SdAAAAAKAOyDsBAAAAQB2QdwIAAACAOmA8u0Li4uIYhmnuVrR1+AjaDnzWAAAfJMyTWb+rV69mZmY2dysAoAXx8PDw8fEZNGhQczcEAFqQSZMmNXcTWjrknQAASmMY5siRI/iNAQBQCvp3AgAAAIA6IO8EAAAAAHVA3gkAAAAA6oC8EwAAAADUAXknAAAAAKgD8k4AAAAAUAfknQAAAACgDsg7AQAAAEAdkHcCAAAAgDog7wQAAAAAdUDeCQAAAADqgLwTAAAAANQBeScAAAAAqAPyTgAAAABQB+SdAAAAAKAOyDsBAAAAQB2QdwIAAACAOiDvBAAAAAB1QN4JAAAAAOqAvBMAAAAA1AF5JwAAAACoA/JOAAAAAFAH5J0AAAAAoA7IOwEAAABAHZB3AgAAAIA6IO8EAAAAAHVA3gkAAAAA6oC8EwAAAADUAXknAAAAAKgD8k4AAAAAUAfknQAAAACgDgzLss3dBgCAlm727NmPHz+Wvr1w4YKdnZ2hoSF9265du3379pmZmTVT6wAAWgdOczcAAKAVMDIy2rVrl+ySBw8eSF936dIFSScAQL3wnB0AoH5Tp06taxWPx/Py8lJjWwAAWis8ZwcAUEiPHj0ePnxY63fm48ePu3Xrpv4mAQC0LrjfCQCgkOnTp7dr167aQoZhevXqhaQTAEARyDsBABQyZcqUysrKags5HM7XX3/dLO0BAGh18JwdAEBRAwcOvHHjRlVVlXQJwzCZmZmmpqbN2CoAgNYC9zsBABQ1ffp0hmGkbzU0NAYPHoykEwBAQcg7AQAUNWnSJNm3DMNMnz69uRoDANDqIO8EAFBUhw4dnJycZEcXjR8/vhnbAwDQuiDvBABQwrRp02i3+Hbt2n3xxRft27dv7hYBALQayDsBAJTg5ubG5XIJISzLTps2rbmbAwDQmiDvBABQgq6u7tixYwkhPB6PvgAAAAUh7wQAUA6dM9PNzU1bW7u52wIA0Jog7wQAUM6XX36pr68/ZcqU5m4IAEArg7rxbc7Vq1cjIiKauxUArdvdu3ft7e01NPCnO0DDDRo0aMmSJc3dClArfGm2OZmZmXFxcc3dCmgyycnJycnJzd2KNqdHjx4qSjrj4uJevXqlisgALUpycvLVq1ebuxWgbpzmbgA0j6NHjzZ3E6BpuLu7E3ygHxCGYRYvXlytQD3Ah4d+d0Fbg/udAAAAAKAOyDsBAAAAQB2QdwIAAACAOiDvBAAAAAB1QN4JAAAAAOqAvBOgTTh9+rRQKPz111+buyH/4+zZs/7+/tK3VVVVkZGRjo6OstsEBwfb2dnp6enx+Xxra+v//Oc/RUVFih+iyWNKJJLQ0FBra2sej6evr29vb5+enl5tm9LSUhsbmxUrVhBCfvnllw0bNlRWVireZgCADxXyToA2oQXOELF69eqoqKiAgAD69unTp8OGDVuyZIlYLJbd7Pz58wsWLEhPT8/JyQkNDd2yZYvi5VdUEdPDw2P//v2HDh0Si8UPHz60srKqmbMGBgY+fvyYvnZxcREIBE5OTvn5+QoeAgDgQ4X6nQBtgrOz8/v371UXv6SkxMnJ6cqVKwpuHxYWFhMTk5KSIhAICCEpKSnBwcFz584tLi6uliLr6OjMnj27Xbt2hJBJkyYdO3YsNjY2MzOzU6dO8g+hipgxMTHx8fEpKSk9e/YkhJiYmJw4caLaNleuXLl3757skkWLFj1//nzMmDEXL17kcPCtCwBtF+53AkAT2Lt3b1ZWloIbP3v2bOXKlWvWrKFJJyHk448/Pnbs2NSpU/l8frWNT548SRNEqkOHDoSQavcva6WKmDt37uzTpw9NOmtVUlKybNmyLVu2VFseFBR0586dmssBANoU5J0AH76kpCRzc3OGYbZt20YI2bFjh7a2tpaW1okTJ7788ks9PT0zM7PDhw8TQqKiogQCgZGR0Zw5c0xMTAQCgaOj47Vr1wgh3t7ePB6vY8eONOb8+fO1tbUZhsnJyfHx8fH19U1LS2MYxtramhBy5swZPT29kJCQWtsTFRXFsqyLi0sDzuX169eamppdunRp2KVoTMzy8vLk5GQHBwc52wQGBs6fP9/Q0LDacpFINHz48C1btrTADg8AAGqDvBPgwzdkyBDZJ+Dz5s1bvHhxSUmJrq7ukSNH0tLSLC0tZ86cKZFIvL29vby8xGLxokWL0tPTb926VVFRMWrUqMzMzKioKNnJG7dv375mzRr6esuWLWPHjrWysmJZ9tmzZ4QQOoymqqqq1vacOnWqe/fuWlpayp6IWCw+f/78zJkzeTyesvs2PuabN2/Ky8v//PPPkSNH0qTc1tZ2+/bt0lTy8uXLaWlpU6ZMqXX33r17v379OiUlpalaDgDQ6iDvBPVZv349h8NhGIZhGLokPj7ewMCgrt9pUDVHR0c9PT1DQ0NPT8/i4uKMjAy6nMPh2Nra8vl8Ozu7HTt2FBYWRkdHKxXZ2dm5oKBg5cqVNVcVFxe/ePHCysqqAQ0ODQ01MTFZt25dA/ZtfEw6fsjQ0DAkJOT+/ftv3751c3NbsGDBTz/9RAgpKSnx8fHZsWNHXbt37dqVEJKamtp0bQcAaGWQd0Itli9fbmBgwMjQ1NS0sLCYMGFCQkJCg8P6+/t/9dVXskt+/PHHd+/eHT58ODc3tzENXrZsWbdu3XR1dbW0tLp167Zw4cJXr17RE2nfvr3siXC53A4dOgwZMmTdunU5OTmNOeiHhN7qk0gkNVf17dtXS0vr0aNHTXWsrKwslmUbcLPz+PHjsbGx//3vf3V1dZuqMUrFpP1Ee/To4ejoaGBgIBQK16xZIxQKd+3aRQgJCAiYNWuWqalpXbvTU3779m1TNR4AoNVB3gm1CAsLe/LkCX1tZWVVWVn59OnTkSNHHj9+fMyYMZs2bWqqA02fPl0oFHp4eLRv374xcS5duuTm5vb69esHDx7o6Ohs27Zt4MCB+fn5YWFhaWlpdJvu3btLJJJHjx5t3bo1MzNz5cqVtra2V69ebYrz+MDx+fzs7OymilZaWkr+yeEUFxMTExYWlpiY2Llz56ZqibIxTUxMCCGyf67weDwLC4u0tLSkpKTU1NQZM2bI2V1TU5P8c/oAAG0T8k6on4aGhpmZWVRUFH27efPmpoo8fvz4/Pz8mJiYhu2enJzs6+tLX8+aNUtPT69z587Lly8nhLx+/frUqVPVtudwOFZWVpMnT/7jjz+0tLRycnJcXV0LCwsbcwofPIlEkp+fb2Zm1lQBafqlVB31rVu3Hjx48Pz58x999FFTNaMBMXV0dLp27frgwQPZhRUVFUKhcO/evefOndPQ0KC31em4opCQEIZhbt68SbcsLy8n/5w+AEDbhLwTFKWnp6ejo0MI+fvvv8vLy6uqqsLCwmxsbPh8vkgk+uqrr6Qd1+SskhUVFcXlcunvdFFR0Z49e3g8HsMwWlpaFy9edHd3b9++ffv27emkL4SQt2/fent7d+3aVSAQiEQiW1vbQYMG9e3blxCSnJxMh1ETQqQPTGt9akxZWlpOnDiREJKdnb1///4mu0YfosTERJZlBw4cSAjhcDhyrqqCjIyMGIZRsJgoy7J+fn6pqanx8fH0n1/jNSamh4fH7du3nz9/Tt+KxeKXL1/27NkzOjqalUFvDwcGBrIsS/+JEkLoKRsbGzfJWQAAtEbIO0FR2dnZdFyFmZkZj8fz8/Pz9/evqqpKT09funTpqVOnhg0b9ubNG0KInFWyvL29PTw8pG9nzJhBh0uXlJRoamr++OOPn3/+eV5eXkhIyPXr1ysrK52dnbdu3dqtW7esrKwFCxY8evSIYZg+ffpUCyudJ0b6e1+rwYMH0xeJiYmNuSwfpKqqqnfv3lVUVNy9e9fHx8fc3NzLy4sQYm1tnZeXFx8fL5FIsrOzX758Kd3FwMDgzZs36enphYWFEokkISGhrjpKWlpalpaWtANuvR48eLBx48bdu3dL/0ShaGcPT09PY2PjW7duKXV2jYm5ZMkSCwsLLy+vjIyM3NxcPz+/kpISeou9XvSU5dT+BAD44CHvhPrRDHLu3Ln07aJFi4qLi7dv304I+eqrr0xMTGbOnEkIyc/P3717t5xVih/R1tZWW1tbmpXeu3fv1q1bf/75JyHEzc1NT09v8uTJhBCWZc+cOSO7I8uyBw8eJIR4eHjY29vLOYS0DuXff/+teMNaqW3btvXr148Q4ufn5+rqumPHjsjISEJIr169nj9/vnv3btpd4Ysvvnj69CkhpLS0tGfPnpqamkOHDu3Wrdsff/xBu2POmzdv5MiRkydP7t69+9q1a+kj40GDBmVmZs6dO9fIyMjOzm7MmDF5eXny2+Ps7Hz//v2SkhLpkuTk5CFDhnz00UfXrl1LSUkxMTEZPHjwxYsX5Ve7LC8vz8rKqjljkOpiikSiS5cumZmZOTg4mJqaXr9+/dSpU/IrekrduHHD1NS0V69eimwMAPBBwoxtUI+0tLR27doxDCMUCocNGzZ37lxPT8/r16/TpIE+NDQyMuJyuRKJ5Pr169J8ouYqZQ8tHXpSXl4uLb1ES0LWVRhy06ZNf/7559ChQ/fu3Ss/uDSg9MUHbMGCBQsWLJBdMm/ePOlrWrxTdq2urm6t9yMNDAzOnz8vu2Tjxo30RadOndLT06XLv/zyy4KCgrras3Dhwh07dhw7dmzatGl0ycCBA5OSkmrdWE6aGBcXN2LECAsLi1rXqiImIcTMzIwWTpKjQ4cO1Q6Rm5t77ty5devWtYV/bwAAdcH9TqgHLQZOH7xeuHDB09OT/FPIkPxTf4cQQic8LCoqkrOqMc1wcHCwtLQkhJw4caKgoIDe1BSJROPHj5duExMTs3z58n/961+///67tra2/ID5+fn0RRMOVflgKDXopwGsra2Dg4ODg4Mb86+isrIyPj6+sLCQ/ptsEqqISQUFBTk4OHh7ezdtWACA1gV5JzQELShDCCkrK6Mv6D1OExMTOasac0QOh/P777936tQpKSnJwMBg//79bm5u58+f79SpE93g0KFDXl5eERER+/fvV6RGj7Qg5ZAhQxrTMGgYf39/d3d3T09PBQcY1ZSYmHjs2LGEhIQGlAJVZ0xCSERExJ07d06fPs3lcpswLABAq4O8ExqiS5cutG8fLYL99u3biooKQoidnZ2cVY086E8//fTq1asbN25UVFS8efPm559/lvar+/HHHxcvXnz69OlFixYpEqqysvLYsWOEEJFINHXq1EY27EMSEBAQHR39/v37Ll26xMXFqfRYISEh3t7e69evb9juTk5Ohw4dkvbTbRKqiHnixImysrLExESRSNSEYVuRs2fP+vv709cSiSQ0NNTa2prH4+nr69vb28t2z5BDpTuWlpba2NjQ0hm//PLLhg0bGnDLv6ysbNGiRR07dtTS0jpz5szp06eFQuGvv/6qbJxazZgxQ1dXl2GYO3fuKL5XVVVVZGSko6NjteWKX8wGX3aAuiDvhIYQCAS0v+DJkyf/+usvOmZIJBLNmDFDzqrGHDE3NzcoKIhlWRsbGzr6WEdHp3///qdPn3706NG3336bnZ3t5OQkOzzZzc1NNkJVVZVEIqmsrExLS5s2bdrjx4+1tbUPHz7cZrOBWoWGhpaVlbEs++LFC1pqSqVGjx4dFham6qM0L1dXV39//3bt2jV3Q5rH6tWro6KiAgIC6FsPD4/9+/cfOnRILBY/fPjQyspKwb4WKt0xMDBQWgfDxcVFIBA4OTlJu+IoaPPmzWfOnHn06NGWLVuKiorkD19T1p49e5QamkkIefr06bBhw5YsWSIWi6utUvxiNviyA9SJhTbmyJEj9X7uUVFRshMIGRoafvbZZ9W2qaioCA4OtrS05HA4+vr6Y8eOvXfvnvxVK1askP762tvb0+na6dsuXbrQujb0rZOTU0lJiZGREX2rp6eXnJx84MCBmj/eAoGgrjsKrq6udMLPast5PF63bt3mzZv37NkzVVxhNZs4ceLEiRObuxXQZAghR44cUfVRxGLxoEGDVB1k/fr13bp1KykpoW8PHz7MMMzdu3eVPZBKd7x8+fLo0aPJP/VWKW9v70GDBkkkEsWP1a9fvylTpijbQsUdPnyYEHL79u1a15aXl//www/Tp0+nb+/cuTN+/PiDBw86ODh8/PHH1eIoeDHr2rK0tPTTTz89d+5cg87j/8N3V9uEvLPNUSTvbIEKCwuHDh06bNiwiooKuuTt27d00PHZs2fr3V0ikZSWlpaUlJSWlqq4peqG7+4PjHryzq1bt9Ihg6oL8vTpUw6Hc/jwYemSYcOGffLJJw04kOp2FIvFjo6OdA4q2bwzLy9PU1MzPDxc8WOZmJh8/fXXDWikgui8bjXzztLS0h07dtjb2/v6+r5586ba2gEDBlTLOxW/mHK2vHXr1sSJEwcPHnzy5EmFz6A6fHe1TXjODq3Djz/+eOnSpalTp0pveRoZGdGpiaQzFcnB4XD4fL5AIFB2WnCAFo5l2YiICFtbWzo9mJubGx0z5+3tzePxpH1V58+fr62tzTBMTk6Oj4+Pr69vWloawzDW1tZRUVECgcDIyGjOnDkmJiYCgcDR0fHatWtKBanZsKioKJZlXVxc6Nvy8vLk5GQFa53KUumOgYGB8+fPp/OayhKJRMOHD9+yZQvLsoSQM2fO1DUPAiHk999/t7a2/uuvv/bt20e7ACUlJZmbmzMMs23bNkLIjz/+qKOjwzCMSCSKj4+/efOmhYVFu3btpkyZQgiprKxctWqVubm5pqZmr1696K0BQgjLsuHh4d27d+fz+UKhcNmyZdWOW1xcHBER0bdv36ysrAsXLmzatKne4ZuKX0z5W/bu3fvo0aM//PDDsWPHBgwYEBcXV1dtO4DqmjftBfVrpfc7z507xzDMyJEjnzx5Ulpa+uLFCzqE6N///ndzN62Z4Z7BB4Yoeb9z1apVPB7vwIED+fn5d+/e7dOnT4cOHf7++2+WZadOnWpsbCzdMjw8nBCSnZ3NsuyECRNkb1XOnj1bW1v7wYMHpaWl9+/f79evn66ubkZGhlJBqrG0tLSzs5O+ffHiBSHEwcFhxIgRHTt25PP5NjY227Ztq6qqkn+CqtsxKSnJxcWF/d95TaXoWCh6f/HkyZO6urrBwcFyDmdsbCx7vzMzM5MQsnXrVvr2wYMHWlpa0g38/f337NlDXy9dupTP58fFxb179y4gIEBDQ+PGjRssywYGBjIMs3nz5nfv3onFYjofB21Pfn7+unXrevXqtWnTJtqXtC7V7ncqfjEV3zIjI+JwBUAAACAASURBVMPb2/uTTz7Zv3+/Uj0T8N3VNuF+J7QOn376aWxsbFlZWd++fbW1tfv06XP79u0ffvih3vrwAB+wkpKSiIiI8ePHT5s2TSgU9uzZ8/vvv8/Jydm1a5eyoTgcDr1pamdnt2PHjsLCwujo6AY3rLi4+MWLF1ZWVtIldDyKoaFhSEjI/fv337596+bmtmDBgnqL8Ktox5KSEh8fnx07dtS1e9euXQkhqamphBBnZ+eCgoKVK1cqePo12draRkZG7tu379ChQ4cPHy4rK/v2228JIfQp+bhx4yZMmKCvr79ixQoulxsdHV1SUhIZGfnZZ58tWbJEX19fU1NT2lVdIpF8/PHHv/32W1JSkq+vb721ihW/Jg3bslOnTt99992BAweWL19O7+ACyIG8E1qNiRMnXr58+f379xUVFXl5eRcuXPj3v/+N2V8IIXFxcQx8KJT66O/fv19UVNS3b1/pkn79+vF4PPqUvMH69u2rpaUlrXHbAFlZWSzLypZBpV1cevTo4ejoaGBgIBQK16xZIxQK602RVbRjQEDArFmzTE1N69qdNp7Wg2sSs2bNmjhx4pw5c2JjY6UTfT1+/FgsFksn9dXU1OzYseOjR4+ePXsmFoudnJxqxuFyuSkpKaNGjRo6dGhkZGRxcbHibVD8Yiq+5atXr3x8fP71r3+tX7++3j8GADBPJnzgNm3atHHjxuzs7J07d86ZM4cQcvr06cmTJx88eHDs2LENDhscHBwTE/Pq1auysrJOnTqNHz9+1apVOjo61TabMWPGkSNHioqKbt++Lb9PlYIBazVw4MDFixc3+FygRfHw8FB8Y1rrp9q/E319/cLCwkY2g8/n06fPDVNaWkpkprol/8wckZOTI13C4/EsLCzS0tLkh1LFjklJSampqREREXJ2p3WI6Yk0lZCQkLi4uKysLOkSmjWuWLGCVg+VtpxOVFuz4yklFApXrFixePHi77//fuDAge7u7gsXLlSkJJziF1ORLZ88ebJhw4Z79+4tXbo0IiJCQwN3sqB+yDvhA7d06VI3Nzf6yIxim6Ku3vnz5xcsWODp6cnlchMSEqZNm5aampqQkFBtsz179nz22WeTJ09uqoC1MjMzmzRpUkNOA1oepfJOfX19Qki1LDM/P9/MzKwxbZBIJI0MQpM22errOjo6Xbt2pSPHpSoqKoRCofxQqthx7969586dq5YnhYSEhISE3Lhxg94/Li8vl55Ik5BIJIsWLYqIiPD19V23bt3q1avJP5llZGSkj4+P7MZ//PEHkZn1rVba2tq+vr7z58//4Ycfhg0b9sUXXyxZskT+0CLFL6b8LW/fvh0WFvb69evly5ejsxMoBX+dQJvj7Oz8/v37xtzsJITo6OjMnj3bwMBAV1d30qRJ48aNO3PmDB1J0EICQltgb2+vo6Nz8+ZN6ZJr166Vl5d/8sknhBAOhyORSBoQNjExkWXZgQMHNjiIkZERwzDVJkH18PC4ffv28+fP6VuxWPzy5cuePXvWG63Jd4yOjpYd6CA7rkjaaYE23tjYWNFzrs/ChQtnzpy5ePHiJUuWrF279urVq4SQTp06CQSCmrMQ2dvba2hoXLhwod6wAoFg3rx5t27dsrW1Xb58eb3bK34x69qyrKzM19d31qxZSUlJX331Vb1HBJCFvBNAUSzLHj16lHZvOnnypGwR+w4dOhBCas4LQghRsMee4gEBpAQCga+v7/Hjxw8ePFhQUJCamjp37lwTE5PZs2cTQqytrfPy8uLj4yUSSXZ29suXL6U7GhgYvHnzJj09vbCwkKaVVVVV7969q6iouHv3ro+Pj7m5uZeXl7JBpLS0tCwtLenDYqklS5ZYWFh4eXllZGTk5ub6+fmVlJTQVMnT09PY2PjWrVu1nqYqdqwXbTxNyBISEuTUUVLE9u3bTU1Nx48fTwgJDQ21s7ObOnVqQUGBQCD497//ffjw4R07dhQUFFRWVr569eqvv/4yNDScOHFiXFzc3r17CwoK7t69K78/K5fL/eabb/bt21dvSxS/mHVtyefzz58/X2vfU4D6qX8IPTQvReooRUZGamlpMQzTp08fIyMjDoejpaXVu3fvIUOGmJmZSYvJSbe/ePGira2tnp4en8+3t7c/c+YMy7LR0dF0oKW+vv7PP/9848YNc3NzDQ2NyZMnyzn0d999x+fzDQ0NZ8+eTYt3DBo0KDk5ma6tqqravHmzjY0NnSzY1dX14cOH9a56+vQpIWTnzp0sy166dKlTp07kn/om27dv19LS0tTUjI+P/+KLL3R1dU1NTX/66Se6Y0VFRUhISLdu3QQCQfv27S0sLBwcHN69e1ez2a6urpqamnSGyaqqqo0bN3br1o3H4+np6dHD1TXLSF1kA8qHWiQfGKJkHaWqqqrw8PCuXbtyuVyRSDRu3LjHjx/TVbm5uSNHjhQIBF26dFm4cCEtAGltbZ2RkXHr1i0LCwtNTc0hQ4b8/fffs2fP5nK5pqamHA5HT0/Pzc0tLS1N2SDVGubt7c3lcsVisezCzMzMyZMni0QiPp/fv3//hIQEunzcuHGEkFWrVtV1mk2+o6xa6yg5OzubmprSskGnT5/W1dVdt25drYdIT0/v3bs3IYTD4fTp0ycuLm7r1q206KmWlpaLi8vYsWMZhjEwMLhy5QrLsosXL6aP+IVC4c2bN8vKyvz8/MzNzTkcjqGh4YQJE+7fv8+ybGFh4cyZM9u3b6+jozNkyJBVq1YRQszMzFJSUuo6WamrV68OHjxY+sy9Y8eOjo6OFy5cUPZiKnL1GgzfXW0T8s42R8H6nbTv0bVr14qLi3Nycr744gtCyKlTp7Kzs4uLi729vQkhd+7coRsfPXo0KCgoLy8vNzd34MCB7du3p8vllKyTQ04pQTmlCuWsks072Rp19QIDAwkh586de//+fVZW1tChQ7W1tcvLy1mWDQkJadeu3YkTJ8Ri8Z9//mlsbDxixIiaDS4uLtbV1fX29pYGZOqouqegagHlw3f3B0bZvLNJ0D4eTRuTzld04MABRTaurKwcOnTo3r17lT1Kg3eULycnRyAQbNq0qWnDtnAquph1wXdX24Tn7CCPnZ2dlpZW+/bt6cgYc3PzDh06aGlpTZs2jRAiLbMyceLE1atXi0QiAwMDFxeX3Nxcev+grpJ19aq1lKCcUoWNr2Lo6Oiop6dnaGjo6elZXFyckZFBCImPj//kk09cXFw0NTX79Onj6up68eJFOtpAVmhoqImJybp16wghcqruKU42IIB6yI4BahLW1tbBwcHBwcG0EqT8Q8fHxxcWFnp6eip1iAbvWK+goCAHBwf6B3YbobqLCSALeScohMfjEUIqKiroWy6XSwipdbQBXSX9Dau1ZJ1SpKUE5ZQqbMIqhvRM6anRydylqyorK7lcrmwvTELI8ePHY2Nj//vf/9JJO+VU3VNQtYBACDl79iydPIYQIpFIQkNDra2taYcKe3v79PR0RYKodMfS0lIbGxtaCueXX37ZsGFDk6dxrZG/v7+7u7unp2e1AUbVJCYmHjt2LCEhQbbepyIavKN8ERERd+7cOX36NP02ayNUdDEBqkHeCU3g1KlTI0aMMDQ05PP5//nPf6qtDQkJKSoqki1ZpyxaSlBOqUIVVTEcM2bMn3/+eeLEiZKSkps3b8bHx3/11VeyeWdMTExYWFhiYmLnzp3pEvlV9+pVMyCsXr06KioqICCAvvXw8Ni/f/+hQ4fEYvHDhw+trKzqvZ2mhh0DAwMfP35MX7u4uAgEAicnJ/rPsuULCAiIjo5+//59ly5d4uLimjZ4SEiIt7f3+vXr5Wzj5OR06NAh6SzwimvwjnKcOHGirKwsMTFRkXKYHxJVXEyAmpB3QmNlZGSMGzeuY8eO165de//+/YYNG2TXSkvWXb16tWEPjqWlBOWUKlRRFcOgoKBPP/3Uy8tLT09v/PjxkyZN2r17t3Tt1q1bDx48eP78+Y8++ki6UCAQkPqq7tWl1oAtR0lJiaOjo5qDhIWFxcTExMbG0ru/MTEx8fHxR48eHTBgAIfDMTExOXHihHSuFzlUuuOVK1fu3bsnu2TRokUff/zxmDFjpI8IWrLQ0FA6gu3FixcTJ05s8vijR48OCwtr8rAq4urq6u/vX+2xBgA0FdSNh8ZKTU2VSCTz5s2ztLQkNcoG0ZJ148ePf/369dq1a0ePHj1o0CCl4ktLCcopVSi/imGD3b9/Py0tLTs7m8P5n/8pLMsuX7783bt38fHx1VZJq+7NnTtX8QPJCdhy7N27tzE3rRsQ5NmzZytXrjxw4ADN5gkhO3fu7NOnjyKFG6tR3Y4lJSXLli3bs2ePnZ2d7PKgoCBTU9MtW7YsXbpU2YMCAHyocL8TGsvc3JwQcvbs2dLS0qdPn8p2qayrZF29MWstJSinVKH8KoYNtmDBAnNz85oPVR88eLBx48bdu3dzuVzZmbU3bdqkbNW9egM2pv11YVk2IiKCjtwSiURubm50iJi3tzePx5M+aJs/f762tjbDMDk5OT4+Pr6+vmlpaQzDWFtbR0VFCQQCIyOjOXPmmJiYCAQCR0dH+tErHoQQcubMGTllEaOioliWdXFxoW/Ly8uTk5PlTzdaK5XuGBgYOH/+/Jo9K0Qi0fDhw7ds2cI2xfxYAAAfiOYbSg/NQ5E6Slu2bKFdyzt37nzp0qWwsDA6N5qxsfGhQ4diYmLoHB4ikejw4cMsy/r5+RkYGOjr67u7u2/bto0QYmVl5eDgIKdknZyjyyklKKdUYV2rNm/eTFurra09fvz4anX1aP1OQkjXrl3T0tJ27dqlp6dHCLGwsHjy5Mn58+fbt28v/c/C5XJtbW2PHTuWmppa6/+m8PBwtkFV9+QHlK8BtUjk1JyaOnWqsbGxdMvw8HBCSHZ2NsuyEyZMsLKykv2Y6ip3pXiQkydP6urqBgcH19pOS0tLOzs76dsXL14QQhwcHEaMGEFru9rY2Gzbto1WWJRDdTsmJSW5uLiwdRSApGOhlC3dSpqjjhKA+qGOUtuEvLPNUbB+ZzNSRSnBhtm+fbuPj4/0bVlZ2eLFi/l8frVS2M1L2e9usViso6Pj6ekpXXL9+nVCCE3+lMo7hUKh9O2NGzcIIWvWrFEqiBxFRUUMw4wdO1a6hGbno0aNunz5cm5ubn5+Pp1k5eDBg/JDqWhHsVjct2/fV69esXXknT/88AMhZP/+/YqcrxTyTmgjkHe2TXjODi1RS6hB8/fff3t7e8sWHOXxeObm5hKJpGFzXrcQTVhzSpa03FWjG/j/ZGVlsSwrW9KFz+cTQnr06OHo6GhgYCAUCtesWSMUCuvtyaCiHQMCAmbNmmVqalrX7rTxb9++VfScAQA+dMg7Qd0ePXrE1K3llCzW1NTkcrl79+59+/atRCJ58+bNnj17Vq1a5enpSZ/FK6XlnLWKak6Rf8pdNTKIVGlpKfkn86PopH85OTnSJTwez8LCIi0tTX4oVeyYlJSUmpo6Y8YMObtrampKTwQAAAjyTlA/GxsbOXfgLS0tVVdKUClCofC33367d+9et27dNDU17ezsoqOjw8LC9u3b14Bo8s86JiamydtfFxXVnJKWu2pU42TQpE32zreOjk7Xrl0fPHggu1lFRQXtfCyHKnbcu3fvuXPnNDQ06F8OdFxRSEgIwzDSugp0ait6IgAAQJB3Qkuj6lKCShk6dOjvv//+/v37ioqK/Pz8y5cvz5s3r8XWOVKQ/JpTHA6nYb0IpOWuGhNElpGREcMw1ea58fDwuH379vPnz+lbsVj88uVLRaojNfmO0dHRsn85yPbvlPZhoI2nw9oAAIAg7wRoa+TXnLK2ts7Ly4uPj5dIJNnZ2S9fvpTuaGBg8ObNm/T09MLCQppW1lruSqkgCQkJddVR0tLSsrS0pPM/SS1ZssTCwsLLyysjIyM3N9fPz6+kpISO9fH09DQ2Nr5161atZ62KHetFG9+AoqEAAB8q5J0Abc7q1atDQ0ODg4M7dOgwfPjwzp07JyYmamtrE0LmzZs3cuTIyZMnd+/efe3atfQZ8aBBgzIzM+fOnWtkZGRnZzdmzJi8vDxCSGlpac+ePTU1NYcOHdqtW7c//viDdsdUKogczs7O9+/fLykpkS4RiUSXLl0yMzNzcHAwNTW9fv36qVOnaH3N8vLyrKysEydO1BpKFTvW68aNG6ampr169VJkYwCAtoBhUdO4jYmNjfXw8MDn/sFwd3cnhBw9elTNx50zZ87Ro0dzc3NVd4hnz57Z2tpGR0dPmzat3o2rqqpGjBjh5eX1zTffKHWUBu8oX25urpmZ2bp163x9fZXakWGYI0eOTJo0qQkbA9ACNdd3FzQv3O8EgAZSdbkra2vr4ODg4ODgmlNG1WxJfHx8YWGhspUBGrxjvYKCghwcHLy9vZs2LABAq4a8EwBaLn9/f3d3d09Pz2oDjKpJTEw8duxYQkKCbL1PRTR4R/kiIiLu3Llz+vRpLpfbhGEBAFo75J0AoLSAgAC1lbsKCQnx9vZev369nG2cnJwOHToknRRecQ3eUY4TJ06UlZUlJiaKRKImDAsA8AFo3RVhAKBZhIaGhoaGqu1wo0ePHj16tNoO10iurq6urq7N3QoAgJYI9zsBAAAAQB2QdwIAAACAOiDvBAAAAAB1QN4JAAAAAOqAcUVtVGxsbHM3AZoGnYwRH6iaFRcX8/l8DkclX6FXr15VRViAFuXVq1dmZmbN3QpQN8xX1ObQ+YqauxUAANDWTZw4EfMVtTXIOwEAlIbZLAEAGgD9OwEAAABAHZB3AgAAAIA6IO8EAAAAAHVA3gkAAAAA6oC8EwAAAADUAXknAAAAAKgD8k4AAAAAUAfknQAAAACgDsg7AQAAAEAdkHcCAAAAgDog7wQAAAAAdUDeCQAAAADqgLwTAAAAANQBeScAAAAAqAPyTgAAAABQB+SdAAAAAKAOyDsBAAAAQB2QdwIAAACAOiDvBAAAAAB1QN4JAAAAAOqAvBMAAAAA1AF5JwAAAACoA/JOAAAAAFAH5J0AAAAAoA7IOwEAAABAHZB3AgAAAIA6IO8EAAAAAHVA3gkAAAAA6oC8EwAAAADUAXknAAAAAKgD8k4AAAAAUAdOczcAAKAVyM/PZ1lWdklxcfG7d++kb3V0dLhcrtrbBQDQmjDVvkkBAKCmTz/99I8//qhrbbt27V6/fm1sbKzOJgEAtDp4zg4AUD9PT0+GYWpdpaGhMWzYMCSdAAD1Qt4JAFA/d3d3Dqf2jkkMw0yfPl3N7QEAaI2QdwIA1E8kEo0aNapdu3Y1V2loaLi5uam/SQAArQ7yTgAAhUybNq2qqqraQg6HM2bMGH19/WZpEgBA64K8EwBAIa6urnw+v9rCqqqqadOmNUt7AABaHeSdAAAK0dLSGjduXLViSXw+39nZubmaBADQuiDvBABQ1JQpUyQSifQtl8t1d3fX1NRsxiYBALQiyDsBABT1+eef6+npSd9KJJIpU6Y0Y3sAAFoX5J0AAIricrmTJ0/m8Xj0rb6+vpOTU/M2CQCgFUHeCQCghMmTJ5eXlxNCuFzutGnT6irqCQAANWGeTAAAJVRVVX300Udv374lhFy6dGnIkCHN3SIAgFYD9zsBAJSgoaFBCyeZmJgMHjy4uZsDANCaIO8EAFDO5MmTCSHTp0+va8Z2AACoFZ6zAwAorUePHocPH+7Vq1dzNwQAoDVB3gkthbu7e1xcXHO3AgDgA4TfemghMBITWpCBAwcuXry4uVvRnDw8PHx8fAYNGtTcDYHqIiMjCSFt/N8ntEZXr17dsmVLc7cC4P9B3gktiJmZ2aRJk5q7Fc3Jw8Nj0KBBbfwitExHjx4lhOCjgdYIeSe0HBhXBAAAAADqgLwTAAAAANQBeScAAAAAqAPyTgAAAABQB+SdAAAAAKAOyDsBWpnTp08LhcJff/21uRvyP86ePevv709fSySS0NBQa2trHo+nr69vb2+fnp6uSBCV7lhaWmpjY7NixQpCyC+//LJhw4bKykqFzw8AAJoA8k6AVqYF1n9evXp1VFRUQEAAfevh4bF///5Dhw6JxeKHDx9aWVkVFRUpEkelOwYGBj5+/Ji+dnFxEQgETk5O+fn5Cp8lAAA0Fup3ArQyzs7O79+/V138kpISJyenK1euKLh9WFhYTExMSkqKQCAghMTExMTHx6ekpPTs2ZMQYmJicuLECUXiqHTHK1eu3Lt3T3bJokWLnj9/PmbMmIsXL3I4+CYEAFAH3O8EgP+xd+/erKwsBTd+9uzZypUr16xZQ5NOQsjOnTv79OlDU0ClqG7HkpKSZcuW1SydHRQUdOfOHZTUBgBQG+SdAK1JUlKSubk5wzDbtm0jhOzYsUNbW1tLS+vEiRNffvmlnp6emZnZ4cOHCSFRUVECgcDIyGjOnDkmJiYCgcDR0fHatWuEEG9vbx6P17FjRxpz/vz52traDMPk5OT4+Pj4+vqmpaUxDGNtbU0IOXPmjJ6eXkhISK3tiYqKYlnWxcWFvi0vL09OTnZwcFD2vFS6Y2Bg4Pz58w0NDastF4lEw4cP37JlSwvsugAA8EFC3gltXVRUFJfLZRiGYRgFexM2oyFDhsg+AZ83b97ixYtLSkp0dXWPHDmSlpZmaWk5c+ZMiUTi7e3t5eUlFosXLVqUnp5+69atioqKUaNGZWZmRkVFyc73uH379jVr1tDXW7ZsGTt2rJWVFcuyz549I4TQwTdVVVW1tufUqVPdu3fX0tKib9+8eVNeXv7nn3+OHDmSJru2trbbt2+vN7FT3Y6XL19OS0ubMmVKrbv37t379evXKSkp8o8CAABNAnkntCbLly83MDBgZHA4HH19/T59+ixduvTVq1cNiOnt7e3h4dHkTVUzR0dHPT09Q0NDT0/P4uLijIwMupzD4dja2vL5fDs7ux07dhQWFkZHRysV2dnZuaCgYOXKlTVXFRcXv3jxwsrKSrqEJu6GhoYhISH3799/+/atm5vbggULfvrpJ/lHUdGOJSUlPj4+O3bsqGv3rl27EkJSU1PlHwUAAJoE8k5oTcLCwp48eUJf03tyRUVF58+fZ1l28+bNvXr1evDgQfO2sNnxeDxCiEQiqbmqb9++Wlpajx49aqpjZWVlsSwrvdlJCOHz+YSQHj16ODo6GhgYCIXCNWvWCIXCXbt2yQ+loh0DAgJmzZplampa1+608W/fvlX0nAEAoBGQd0LrJhAI+vTpExoaSgh59+5dI8eIMAzTRO1qofh8fnZ2dlNFKy0tJf9kfpSJiQkhJCcnR7qEx+NZWFikpaXJD6WKHZOSklJTU2fMmCFnd01NTemJwP9l794DYkr/x4E/p2aaW9P9It2U6LIu5eNa2taGdVkRtSJLrER2E61NEolSSvUpt0VitYT4xCIsCdncvkrJLdHNpaJ7MzXTdH5/PN/P+c13qjGlK+/XXzPnPOc5zzkz1bvzPM/7AQCArgZxJ/gcaGtr4xdv377FLxobG9etWzdgwAAGgzFw4MBNmzbhEYqXLl0aO3Ysh8NRVVW1srK6f/++eD0ZGRlz5sxRU1NTV1fHCcYRQnfv3rW3t+/fvz+dTudwOCNGjDh+/DhCaMGCBXJycgRBGBsb46MYDIaVlRWV0b2tNvQUoVBYVVWlp6fXWRXioE08+7qiouKgQYMknjo3NTUpKytLr6orDoyLi7t69Sr+jAiCwPOKgoODCYKgPneBQEBdCAAAgK4GcSf4HFBPxczMzPALDw+PsLCw/v37v3r1iiTJoKCg/fv3P3/+3MHBwdLS8sOHD9euXWtqanr37p14PcrKyn/88ceUKVMqKiqCg4Pv3r2LEHr58mV1dfXZs2crKiq+++67zMxMV1fXV69eJSQkjBgxAiFUV1cXEhJSVFTk6uqalZXl6OiYmZnZVhu69b78X2lpaSRJjh07FiFEo9Fa7YtvFy0tLYIgJJKJzp07NzMz8+XLl/gtj8crLCyUJTtSpx8YHx9PisEPev39/UmSHDlyJC6MG0/93wIAAKBLQdwJ+jY+n3/nzp3AwECEkIaGxsqVKxFCZWVlR44cQQjNmDGjf//+o0ePRgglJCRkZGQIBIKSkhKhUGhpaenu7i5Rm7m5OYfDoaYZUZnGPTw8Ro4cyeVyZ82ahRASiUQPHjygjmKz2aampoqKivgRqUgkOnjwYFtt6NK70VJzc3NlZWVTU1N2dra3t7eBgYGbmxtCyMTEpKKiIjk5WSgUlpeXFxYWUoeoqam9efOmoKCgtrZWKBSmpKS0lUeJzWYbGxtLTOdas2aNoaGhm5tbUVHRhw8ffH19+Xz+unXrEEIuLi7a2trit66rD/wo3PgOJA0FAADQARB3gr4K55hks9ljx459/PjxrFmzbt++PWDAAIRQZmYm7tHGXatcLheXxzOvz58/r6ur6+rqOmbMmO+//75lzdSARdwJ6+LiQkWoeNYOamPijrGxMU6f/vjx47ba8IlXvXPnzlGjRiGEfH19Z86cuXv37qioKITQsGHDXr58uX//fh8fH4TQlClT8vLyEEINDQ1Dhw5lsVi2traDBw++du0avjpPT88JEybMmzfP1NR0y5YtuKN53LhxxcXFK1as0NLSsrCwmDZtWkVFhfT2TJ8+PTc3l8/nU1tUVVVv3rypp6dnaWmpq6t79+7d8+fP4/yaAoGgrKysrVWIuuLAj7p3756uru6wYcNkKQwAAOBTkQD0Dk5OTk5OTh8tRk2LwfPZ//77bzwZaPTo0Y2NjbjMyZMnW37VVVRUSJL86aefqC1ycnJHjhwhSdLV1RVvqa2tJUkyJSUFv92zZw9JkpcuXZoyZYquri6LxaImHh07dowkyX/9618IIUNDQ6p5KioqCCEbGxspbZACIXT8+PEO3b9WeHh4qKmpdVZtrcrLy6PRaPg2fpRIJLK1tY2Li2vvWTp8oHTv379nMpkRriCN2AAAIABJREFUERGyFJbx+wlAb4PHo/d0KwD4X/C8E/RtEydO/PnnnxFCd+/e9fLywhupySgHDhygvuuVlZV4y61btzw8PLhcbnNzc1hYmPT6c3Nzp0+ffvHiRWtr64KCAukd5SRJ1tbWIoT09PSktKE7iU/66QomJiZBQUFBQUEfTbkvEomSk5Nra2tdXFzadYoOH/hRgYGBlpaW1NcGAABAV4O4E/R5YWFheDrR77//fujQIYSQlZUVjUZDCBUUFIiX3Lt3b2JiorW19d69ex89ekSj0cQ7iFuVmZnZ1NSEEJo/f76WlpacnLQfmSdPnuA4b8SIEW214fPj5+fn7Ozs4uIiMcFIQlpa2qlTp1JSUsTzfcqiwwdKFxkZmZWVdeHCBTqd3onVAgAAkALiTtDnsVishIQEHD14enpmZWVpaGjg/vTff/89LS1NKBRWV1c/e/YMIRQWFnb//n2BQJCfn9/c3DxjxgzpleP1bBBCd+/ebWhoaHVJJKFQWFJSUlNTs23bNoSQrq6uu7u7lDZ0j/Xr18fHx1dXVxsZGSUlJXXpuYKDg728vPDlt8Xe3v7PP/+kFoWXXYcPlOLMmTONjY1paWmqqqqdWG3fcuXKFT8/P4RQUFCQhYWFkpISg8EwMTH57bffqKfX+J86FovF4XDMzMwCAgJqamqoGtLT021sbNhsto6Ojq+vb2NjY8uzNDQ0mJmZUVnJxJ09ezYsLKwDj+QbGxtXrVrVr18/Npt98eLFCxcuKCsrU/nLPtHSpUu5XC5BEFlZWbIf1dzcHBUVZW1tLbFdKBSGhISYmJgoKCioqKgMGTKkrX9EZS8JQN/WA337ALRGlvFzMTEx6urq1LdXV1f36NGjeFdQUBDeSKfTJ06cKBQKt27dampqSs0EsrOzS09Pt7OzU1dXV1BQMDY2XrduHY/H279/P/XEy97ens/na2lp4bdKSkq3b9/esmWLrq4ug8EYMWJETEwM3qWqqpqbm4vHd7JYLENDQzqdrqKi4uTk9PLlS9ykVtsg/QJRp47vBJ3oMxvfuXHjxhkzZtTU1JAkaWdnt2vXrg8fPtTU1Bw/fpxOp0+ZMgUXmz59ekRERFlZWW1t7YkTJ+h0+qRJk/CuR48esVisgICAurq6f/75R0NDY/HixS1PtGbNGvTf9FUtRUdH29nZVVZWtqvxwcHBgwcPrqys/P3330+ePHnu3DklJaWzZ8+2qxIpjh07hhDKzMyUsfzz589tbGwQQsOHD5fY5ejoaGpqevv2baFQ+ObNGwcHh5ycnFYrkb1ke8H4TtCrwHcR9BZ98e86jjvxDKdOAXFnr9U9308ejzdu3LiurmTbtm2DBw/m8/n47fTp05uamqi9P/zwA0KoqKiIJElHR0eqGEmSzs7OCKE3b96QJDl37lwjI6Pm5ma8Kzw8nCCIJ0+eiJ/o1q1bkydPlhJ3kiTp5eU1btw4oVAo+wWOGjVq/vz5spdvL+lxp0AgOHjw4MKFC/HbrKys2bNnJyQkWFpaSsSdx44dIwgiOztbljO2WrKhoeHbb7+9evVqh67jf0HcCXoV6GcH4FPhAaAAfLq4uLiysrIureTFixcBAQGbN2/GOb8QQufOnZOXl6cKaGhoIIR4PB5C6PTp01QxhBBe6b6urq6pqen8+fN2dnZUhoepU6eSJCme64rP569du/ajS9cGBgZmZWW1a4XbkpKSLh2V29Z6uY2NjXv27BkxYkRubm5oaCjeOHz48FOnTrm6uoovGIvhwrJkh22rJIPBiIiI2LNnz/jx48+fP9/+SwGg14G4EwAAOh9JkpGRkebm5gwGQ1VVddasWU+fPkUIeXl5KSgoUMNVV65cyeFwCIJ4//69t7e3j48PTkxrYmISExPDZDK1tLSWL1+uo6PDZDKtra3v3LnTrkpaNiwmJoYkSQcHh7Za/vr1axaLZWRk1HJXXl6eioqKoaHhy5cv6+rqDAwMqF04OW52dja1xd/ff+XKlTh/rRSqqqp2dnbR0dEkSSKELl682NY6BQihv//+28TE5O3bt4cPHyYIQlFRMT093cDAgCCInTt3IoQOHTqkqKhIEISqqmpycvL9+/cNDQ3l5eXnz5+PEBKJRBs3bjQwMGCxWMOGDcMPAhFCJEmGh4ebmpoyGAxlZeW1a9dKnLe+vj4yMnLkyJFlZWXXr1+PiIjQ0dGRfl0CgeD27duy5JGVXtLKyurkyZMHDx48derUmDFjkpKSena5XQA+VY8+bQXg/+tz/eyLFi2inosYGRkVFhZ+ep0I+tl7q/Z+Pzdu3KigoHDkyJGqqqrs7OwRI0ZoaGi8e/eOJElXV1dtbW2qZHh4OEKovLycJMk5c+aID9vw8PDgcDiPHz9uaGjIzc0dNWoUl8vFPeCyVyLB2NjYwsKirb319fVcLtfLy0t8I17lKzY2lsFg4Fyt169fRwiFh4eLF2OxWPb29vh1enq6g4MD+X+XJ20Lnt6E+7XPnTvH5XKDgoKklNfW1l60aBH1tri4GCEUGxuL3z5+/JjNZlMF/Pz8qFxmv/76K4PBSEpKqqysXL9+vZyc3L1790iS9Pf3Jwhix44dlZWVPB5v165dVHuqqqq2bt06bNiwiIiIuro6Ka0aM2aMeD/7q1evEEKWlpbffPNNv379GAyGmZnZzp07qZEJHShZVFTk5eX1r3/9648//pB9ZAL0s4NehdYDoS4An4VDhw7htE2dKyMjo9PrBJ+upKRET09PxsJ8Pj8yMnL27NkLFixACA0dOnTv3r2jR4/et29fQEBAu85Lo9HMzc0RQhYWFrt37x41alR8fPzGjRvb236svr7+1atXrS7ThYWEhOjo6GzdulV8o76+fmlpqbq6+vbt2/EqsnjqunjvPEKITqfjxGR8Pt/b2zs5OVnGVuGsETk5OZaWltOnTxefMt8B5ubmUVFRHh4ekyZNkpOTa2xsxJklGhoadu/e7ejoOGfOHITQhg0bduzYER8f/9VXX0VFRU2cOBFPgUIIqamp4RdCoXD48OGGhobp6el4yTHZ4ZwAmpqagYGBZmZm8vLyoaGhP//8s4qKCrVQRXtL6uvr//vf/37y5MnEiRP/+uuvEydOdPAeAdBzIO4EoHeJjo5u11g30G2cnJxkLJmbm1tXVzdy5Ehqy6hRoxQUFHAveYeNHDmSzWbj/vqOKSsrI0myrUyop0+fPnHixOXLlyVirOLi4qqqqszMTD8/v3379qWmpuJBnxIjmwUCAV5wdf369cuWLcODQWWB21NaWtqBK2rVsmXL/v777+XLl0+cOJFKIvbs2TMejzdkyBD8lsVi9evX7+nTpy9evODxePb29i3rodPpDx8+jI2NtbW1XbRo0bJlyzgcjoxtwMM9v/rqKyq50ubNm/fs2bNv3z6JaFL2kiUlJREREenp6du2bcMjBwDoc2B8J+h7xLP3TZw4UUtLiyCIvXv39nS7JLWV0k866GfvnWQPOhFCVVVVCCFFRUXxjSoqKng5q0/BYDCopWI7oKGhAf030JGQmJgYGhqalpY2YMAAiV10Ol1TU3Py5MmJiYm5ubkhISF4aKn4g0kej9fQ0KCjo5Oenp6Tk7N06VLZW4WjVdy2zhIcHFxXVyc+v6q+vh4htGHDBuK/CgsLeTweTsrb1jhUZWXlDRs23Lp1q7m5eezYsUFBQTKuOoYHgL5//57aoqCgYGhomJ+f34GSz58//+mnn+bMmWNjY3P37t2FCxfiZSkA6HMg7gR9z44dOy5evPj06dPo6Ojly5f/888/Pd2iVuTl5X399ddr1qzB84LBF0VFRQUhJBFlVlVVyd5T3yqhUPiJleAIr2Wq9tjY2ISEhNTU1P79+0s53MTERF5ePjc318jIiMvlFhYWUrtevHiBEBo2bFhcXNzVq1fl5ORwbIfjueDgYIIg7t+/32q1AoGAalunEAqFq1atioyMzMjIoMYM4JZERUWJ/zuRkZGBn922mvSewuFwfHx87t27p6Gh8fXXX69du/bt27fS26CoqDho0KDHjx+Lb2xqaqJW0JWxZGZm5ty5c5csWeLo6Hjnzh1nZ2fpq6YB0MvB1xf0PcnJySNHjlRRUVm2bJnsT6H4fL74o0eJt53r4cOH69atW7FihSyzWcHnZ8iQIYqKiuJh1p07dwQCAU74SqPRhEJhB6pNS0sjSXLs2LEdrgR3DoivaEqSpK+vb05OTnJyssQD2g8fPkh05ubl5YlEIn19fRqNNm3atBs3blBzq1NSUgiCcHBwiI+PFw/sxOcViQ88EIfbo62t3d7Lacsvv/zi7u6+evXqNWvWbNmyBY+Z1tfXZzKZLVchGjJkiJycHJ4pJR2TyfT09Hzw4IG5ufm6des+Wn7u3LmZmZkvX77Eb3k8XmFhYatpldoq2djY6OPjs2zZsvT0dCmjcgHoQyDuBH1Px7L3SSQ17JREiW2RktIPfAmYTKaPj8/p06cTEhJqampycnJWrFiho6Pj4eGBEDIxMamoqEhOThYKheXl5eJPDdXU1N68eVNQUFBbW4vDyubm5srKyqampuzsbG9vbwMDAzc3t/ZWQmGz2cbGxuLLvT5+/Hj79u141S5CTEREBIfDuXz5cmpqak1NjVAozMzMXLRoEYfDwfNvAgICSktLN23aVF9fn5GRER4e7ubmZmpqKv3OuLi4aGtrP3jwQHwjbg8OyFJSUqTkUZLFrl27dHV1Z8+ejRAKCQmxsLBwdXWtqalhMpmLFy8+duzY7t27a2pqRCJRSUnJ27dvNTU1nZyckpKS4uLiampqsrOz9+3bJ6V+Op2+ZMmSw4cPf7Qla9asMTQ0dHNzKyoq+vDhg6+vL5/PxwGrxH1oqySDwUhNTW117CkAfVX3DY8CQCpZ8tRcvnwZpwnEOBwOSZJ5eXkIoT179uAyN27cMDc3x4tNDxky5OLFiyRJrlq1ilqscuDAgRJvSZJsamoKCAjAT0SGDh2amJhIkuSuXbvYbDaLxUpOTp4yZQqXyxVfmVMWEqlVPgrB+M7eqr15lJqbm8PDwwcNGkSn01VVVR0dHZ89e4Z3ffjwYcKECUwm08jI6JdffsHZIk1MTIqKih48eGBoaMhiscaPH//u3TsPDw86na6rq0uj0ZSUlGbNmpWfn9/eSiQa5uXlRafTeTwefpuTk9PqnwacI8nBwcHIyEhRUZHBYAwcONDFxUV88cbr16+PHj2awWDo6OisXbu2oaGh5X2QyKPk6OiIENq4caN4menTp+vq6uK0QRcuXOByuVu3bm31rhYUFFhZWSGEaDTaiBEjkpKSYmNj8WBTNpvt4OAwY8YMgiDU1NT++ecfkiRXr16Ne6WVlZXv37/f2Njo6+trYGBAo9E0NTXnzJmTm5tLkmRtba27u7u6urqiouL48eNxugA9Pb2HDx9+9IPOyMiwsbGh0nn269fP2tr6+vXreG9xcfG8efNUVVUZDMbo0aNTUlLaug9tlfx0kEcJ9CrwXQS9hex/1yWy90nEnSdPngwMDKyoqPjw4cPYsWPV1dXxdomkhhJvpST2QwhdvXq1urq6rKzM1taWw+EIBAIZLwrizs9Gj+SX9fDwUFNT69w68/LyaDQaTsPZ/UQika2tbVxcHLXl/fv3TCYzIiKiR9rTU1reh64DcSfoVaCfHXxunJycNm3apKqqqqam5uDg8OHDh4/O/xVP7KeiorJhwwY6nR4fH08VsLa2VlJS0tTUdHFxqa+vLyoq6uKLAOB/tZwD9IlMTEyCgoKCgoJw2sjuJBKJkpOTa2trXVxcqI2BgYGWlpZeXl7d3Jge1Op9AOALAXEn+JzhYaAf/cvdVmK/liVx73zHJoUAhNCVK1fw4jRBQUEWFhZ4OISJiclvv/1GhUFhYWFmZmYsFovD4ZiZmQUEBIjn60lPT7exsWGz2To6Or6+vq1OQ25oaDAzM9uwYUPLXWfPng0LC+v0YK5v8fPzc3Z2dnFxEZ9g1A3S0tJOnTqVkpJCJRCNjIzMysq6cOFCl6633tu0vA8AfDkg7gSfm/Pnz3/zzTeampoMBuO3336T5ZC2Evt1cUu/OJs2bYqJiVm/fj1CKDU19eeffy4oKHj//n1ISEh0dLSzszMudvPmTXd396KiotLS0i1btoSFhVFZC3JzcydPnmxvb19eXn769OmDBw+uWLGi5Yn8/f2fPXvWahscHByYTKa9vT1OsdmbrV+/Pj4+vrq62sjIiEp+3lmCg4O9vLy2bdvWudVKZ29v/+eff1LLyp85c6axsTEtLU1VVbU7m9HjJO4DAF8UiDvBZ6WoqMjR0bFfv3537typrq4OCwuT5ai2Evt1cWN7TKfkkGpvJaGhoYmJiSdOnMBr4SgqKuLBi1wu94cffnB0dLx48SJeaFtBQWHlypWampqKiorOzs6zZs36+++/cbrELVu29OvXb/PmzRwOZ9y4cb6+vocOHZJ4Mv3PP/88evRISktWrVo1fPjwadOmSSy309uEhIQ0NjaSJPnq1at2Za2X0eTJk0NDQzu9WtnNnDnTz89PYrFNAMDnDeJO8FnJyckRCoWenp7GxsZMJpMgCFmOaiux3+eqU3JItauSFy9eBAQEbN68GefoRgidO3dOPODQ0NBACOFnzKdPn6aKIYTwcot1dXVNTU3nz5+3s7OjPtapU6eSJHnmzBmqMJ/PX7t27UcXGg0MDMzKyoL1SAEAoJtB3Ak+KwYGBgihK1euNDQ05OXliS+HLZHUUPytvLx8q4n9eu46ZEWSZGRkpLm5OYPBUFVVnTVrFn745+XlpaCgQHXkrVy5ksPhEATx/v17b29vHx+f/Px8giBMTExiYmKYTKaWltby5ct1dHSYTKa1tTW+b7JXghC6ePGilLSLMTExJEk6ODi0dSGvX79msVhGRkYtd+Xl5amoqBgaGr58+bKurg5/xBhOqpWdnU1t8ff3x89Kpd83VVVVOzu76OhokiSllwQAANCZemAOPQCtkSVPTcvsfTt27MDLnHA4nNmzZ5Mk6evrq6ampqKi4uzsvHPnToTQwIEDWyY1lHjbamI/nL8TITRo0KD8/Px9+/YpKSkhhAwNDZ8/fy6lndJT+kmB2plHaePGjQoKCkeOHKmqqsrOzh4xYoSGhgZO2ejq6qqtrU2VDA8PRwiVl5eTLXJIeXh4cDicx48fNzQ05Obmjho1isvlFhUVtauSc+fOcbncoKCgVttpbGxsYWHR1lXU19dzuVwvLy/xjQKBoKSkJDY2lsFg4KQ/eEUZnFeSwmKx7O3t8ev09HQHBweyRc7IVuHpTZmZmVLKiOuRPEoAfDrIowR6FVr3R7oAdJihoaHESicIIbx6CiU0NFR81NrKlSvxC319/YKCAmq7tra2+NuWByKELCwsPD09qbfGxsbu7u6ytHPs2LHp6emylPwUfD4/MjJy9uzZCxYsQAgNHTp07969o0eP3rdvX0BAQLuqotFo5ubmCCELC4vdu3ePGjUqPj4eZ8+W0fTp08VnnYurr69/9eqVlFX+QkJCdHR0qHW0MX19/dLSUnV19e3bt8+dOxf9dwVtieGAdDqdz+cjhPh8vre3d3JysowNHjRoEEIoJycH1jIFAIBuA/3sAPRVubm5dXV14mtejxo1SkFBQXx0QQeMHDmSzWa3mkaqY8rKykiSbCtlzOnTp0+cOHHp0iU834hSXFxcVlZ29OjRw4cPW1lZlZWV4UGfEpOBBAIBi8VCCK1fv37ZsmV4MKgscHtKS0s7cEUAAAA6BuJOANrt6dOnRNu6LRc0zgSkqKgovlFFRaW2tvYTa2YwGB9Nti+7hoYGXGfLXYmJiaGhoWlpaQMGDJDYRafTNTU1J0+enJiYmJubGxISgkeaij9V5fF4DQ0NOjo66enpOTk5S5culb1VOFrFbQMAANA9IO4EoN3MzMykDF5JTEzsnmaoqKgghCSizKqqKj09vU+pVigUfnol4nCE1zJVe2xsbEJCQmpqav/+/aUcbmJiIi8vn5uba2RkxOVyCwsLqV0vXrxACA0bNiwuLu7q1atycnI49MfzioKDgwmCuH//fqvVCgQCqm0AAAC6B8SdAPRVQ4YMUVRUFI+r7ty5IxAI/vWvfyGEaDRax9ZVSktLI0ly7Nixn1KJOC0tLYIgxJfGIUnS19c3JycnOTlZ4nnthw8f5s+fL74lLy9PJBLp6+vTaLRp06bduHGjubkZ70pJSSEIwsHBIT4+Xjz0F59XJD4OQRxuD56UBgAAoHtA3AlAX8VkMn18fE6fPp2QkFBTU5OTk7NixQodHR0PDw+EkImJSUVFRXJyslAoLC8vF39MKJFSCiHU3NxcWVnZ1NSUnZ3t7e1tYGDg5ubWrkpSUlLayqPEZrONjY1LSkqoLY8fP96+ffv+/fvpdLr4EIWIiAgOh3P58uXU1NSamhqhUJiZmblo0SIOh4NnjwUEBJSWlm7atKm+vj4jIyM8PNzNzc3U1FT6jXJxcdHW1paYkYbbM3To0HbfdwAAAB0FcScAfdimTZtCQkKCgoI0NDTs7OwGDBiQlpbG4XAQQp6enhMmTJg3b56pqemWLVtwh/K4ceOKi4tXrFihpaVlYWExbdq0iooKhFBDQ8PQoUNZLJatre3gwYOvXbuGh2O2qxIppk+fnpubiyeeI4TItrNmMplMGxubpUuX6urqcrlcZ2fnAQMG3L59e8iQIQihr7766tKlS5cvX1ZXV58zZ86SJUv27Nnz0bskEAjKysrE08sjhO7du6erqzts2LCPHg4AAKCzEFL+AADQnfDy3CdPnuzphvQkgiCOHz/+ww8/dOdJly9ffvLkyQ8fPnTdKV68eGFubh4fH49TPnWz5ubmb775xs3NbcmSJXjLhw8f9PT0tm7d6uPjI2Ml8P0EfdSJEyfmzp0Lf+tBLwHPOwEArUz66VwmJiZBQUFBQUF1dXVdeqKWRCJRcnJybW2teJ6BwMBAS0tLLy+vbm4MAAB84SDuBAB0Bz8/P2dnZxcXF/EJRt0gLS3t1KlTKSkpVALRyMjIrKysCxcu0On07mwJAAAAiDsB+KKtX78+Pj6+urrayMgoKSmpS88VHBzs5eW1bdu2Lj2LBHt7+z///JNaZf7MmTONjY1paWmqqqrd2QwAAAAIIVgnE4AvWkhISEhISLedbvLkyZMnT+6207U0c+bMmTNn9mADAADgSwbPOwEAAAAAQHeAuBMAAAAAAHQHiDsBAAAAAEB3gLgTAAAAAAB0B5hXBHqR27dv4+zcX7KoqChITt4L3b59G/03ezxCqL6+nsFg0GjwKxT0duJL1ALQ42C9ItBbREZGZmRk9HQrAJBJUlLS2LFj9fT0erohAMgE/psFvQTEnQAA0G49sqIpAAD0dTC+EwAAAAAAdAeIOwEAAAAAQHeAuBMAAAAAAHQHiDsBAAAAAEB3gLgTAAAAAAB0B4g7AQAAAABAd4C4EwAAAAAAdAeIOwEAAAAAQHeAuBMAAAAAAHQHiDsBAAAAAEB3gLgTAAAAAAB0B4g7AQAAAABAd4C4EwAAAAAAdAeIOwEAAAAAQHeAuBMAAAAAAHQHiDsBAAAAAEB3gLgTAAAAAAB0B4g7AQAAAABAd4C4EwAAAAAAdAeIOwEAAAAAQHeAuBMAAAAAAHQHiDsBAAAAAEB3gLgTAAAAAAB0B4g7AQAAAABAd4C4EwAAAAAAdAeIOwEAAAAAQHeAuBMAAAAAAHQHiDsBAAAAAEB3gLgTAAAAAAB0B4g7AQAAAABAd4C4EwAAAAAAdAdaTzcAAAD6gMTExJqaGvEtV65cqaqqot7Onj1bQ0Oj29sFAAB9CUGSZE+3AQAAervFixcfOnSITqfjtyKRSE5OjiAI/FpRUbG8vFxBQaFH2wgAAL0d9LMDAMDHzZs3DyEk/K/m5uampib8Wl5efu7cuRB0AgDAR8HzTgAA+DiRSKSlpVVRUdHq3mvXrn3zzTfd2yIAAOh74HknAAB8nLy8vKura6sPNTU1NW1tbbu/SQAA0OdA3AkAADKZN2+eQCCQ2Ein03/88Ud5efkeaRIAAPQt0M8OAACyMjQ0LCoqkth47969kSNH9kh7AACgb4HnnQAAIKsFCxZQU9oxAwMDCDoBAEBGEHcCAICsFixYIBQKqbd0On3x4sU92B4AAOhboJ8dAADawdzc/OnTp9Tb3NxcCwuLHmwPAAD0IfC8EwAA2mHhwoW4q50giKFDh0LQCQAAsoO4EwAA2mH+/PlNTU0IIRqNtnDhwp5uDgAA9CXQzw4AAO0zevToe/fuEQRRWFior6/f080BAIA+A553AgBA++DHnGPHjoWgEwAA2gXiTgAAaB9nZ2d5efkff/yxpxsCAAB9DK2nGwC+dCdOnOjpJgDQbsOHD1dQUIBvL+hzrK2t9fT0eroV4MsF4ztBDyMIoqebAAAAX4rjx4//8MMPPd0K8OWC552g531pvwednZ0RQidPnuzphnwpCIL40r5jALQK/s8HPQ7GdwIAAAAAgO4AcScAAAAAAOgOEHcCAAAAAIDuAHEnAAAAAADoDhB3AgAAAACA7gBxJwAAAAAA6A4QdwIAAAAAgO4AcScAAAAAAOgOEHcCAAAAAIDuAHEnAAB0pgsXLigrK//111/Siy1evJjJZBIE0dDQ0OFzXblyxc/PDyEUFBRkYWGhpKTEYDBMTEx+++23uro6XCYsLMzMzIzFYnE4HDMzs4CAgJqaGqqG9PR0GxsbNputo6Pj6+vb2NjY8iwNDQ1mZmYbNmyQpUkdON3Zs2fDwsJEIlF7L7+xsXHVqlX9+vVjs9kXL16U8c7LaOnSpVwulyCIrKwsGQ85evToqFGjuFyuoaHh4sWL3717J6Vwc3NzVFSUtbV1ZzQWgD4D4k4AAOhMJEnKUiw+Pv7XX3/9lBNt2rQpJiZm/fr1CKHU1NSff/65oKDg/fv3ISEh0dHReDlWhNBNVBQcAAAgAElEQVTNmzfd3d2LiopKS0u3bNkSFhbm5OSEd+Xm5k6ePNne3r68vPz06dMHDx5csWJFyxP5+/s/e/ZMxlZ14HQODg5MJtPe3r6qqqpdd2DHjh0XL158+vRpdHR0XV2djHdeRgcOHNi/f7/s5Y8fP+7q6urs7FxSUnLmzJkbN25MnTq1qamp1cJ5eXlff/31mjVreDxeJ7UXgD6CBKBHIYSOHz/e063oVk5OTk5OTj3dii9Ir/2O+fv7I4T4fH7LXTweb9y4cVKO3bZt2+DBg6ljp0+f3tTURO3Fi9EXFRWRJOno6Ch+ChyPvnnzhiTJuXPnGhkZNTc3413h4eEEQTx58kT8RLdu3Zo8eTJCyN/fX5aL6vDpvLy8xo0bJxQKZTkLNmrUqPnz58tevr2OHTuGEMrMzGx1r0AgOHjw4MKFC/HbCRMm9O/fn7q6nTt3IoTS09NbHpiVlTV79uyEhARLS8vhw4dT2xsaGr799turV6929nX8f732ZwF8OeB5JwC9VOd2GnaWHu/Y7XCfbC9BkuTJkyf37dtHbSEIomWxuLi4srKytip58eJFQEDA5s2bmUwm3nLu3Dl5eXmqgIaGBkIIP0s7ffo0VQwhpKurixCqq6tramo6f/68nZ0d1YCpU6eSJHnmzBmqMJ/PX7t2bXR0tOwX2OHTBQYGZmVltetcJSUldDpd9vLt1epHgxBqbGzcs2fPiBEjcnNzQ0ND8cbi4mIdHR3qEH19fYRQYWFhy8OHDx9+6tQpV1dXBoMhvp3BYEREROzZs2f8+PHnz5/vzCsBoNeAuBOAXors1E7DTtEbOnY73Ccro5EjRxIEQRDEsGHDiouLJfYGBgaqqakxmcytW7eKRKKNGzcaGBiwWKxhw4YdP34cIZSenm5gYEAQBH7chRASiUQhISGmpqYsFktDQ8PIyCgkJAQ/j0QIycnJnT9/furUqcrKyjo6OgcPHkQIeXt7+/j45OfnEwRhYmLSspExMTEkSTo4OLR1Fa9fv2axWEZGRi135eXlqaioGBoavnz5sq6uzsDAgNo1cOBAhFB2dja1xd/ff+XKlZqamrLdvFbIfjpVVVU7O7vo6Gj8zb948aKSklJwcHCr1f79998mJiZv3749fPgwQRCKiooSd/7QoUOKiooEQaiqqiYnJ9+/f9/Q0FBeXn7+/PkIoVY/O4QQSZLh4eGmpqYMBkNZWXnt2rUS562vr4+MjBw5cmRZWdn169cjIiJ0dHTwLmNjY/F/FfDgTmNj43bdLisrq5MnTx48ePDUqVNjxoxJSkpqbm5uVw0A9HY9+KwVAPKL7PfpJf3sH+3JldCrOnbb1Sfb3u+YjY2Nvr4+1ci//vpr8ODB1N6YmJjg4GCSJH/99VcGg5GUlFRZWbl+/Xo5Obl79+6RJImj1djYWFw+ODhYXl7+zJkzPB7vf/7nf7S1tb/55hu8C/ezX716taqqqqKiYtq0aQwGo76+niTJOXPmDBw4sK0WGhsbW1hYtLW3vr6ey+V6eXmJbxQIBCUlJbGxsQwG48iRIyRJXr9+HSEUHh4uXozFYtnb2+PX6enpDg4OJEmWl5dL/zha6sDpSJLEj9Jxv/a5c+e4XG5QUJCUs2hray9atIh6K3HnHz9+zGazqQJ+fn4HDhzAr9v67Pz9/QmC2LFjR2VlJY/H27VrF9WeqqqqrVu3Dhs2LCIiAo8llZCWlkan02NiYmpqah49emRubv7dd99Jv0tjxowR72eXUFRU5OXl9a9//euPP/5o1/ADKb7A37egt4G4E/SwL/D3YC+JO2NjY6VENhLy8vJoNNqxY8faKuDp6YkQevr0actd3t7eCKHnz58LhUJFRUU3Nzdq16NHjxBCoaGh1BYej2dtbf348WPpgU5FRQWLxZIIYtrS3u8Ynk2SmpqK3+KHtf/88w9+a2NjU1hYyOfz2Wy2i4sL1WwGg+Hp6Um2iH5GjRo1evRoqvJly5bJyck1NjaSLcZ3/vHHHwihR48ekVLjzrq6OoIgZsyY0Vb7/f39Bw8eXFNTI75RW1sbIaSurv7vf/9bIBCQJHn58mWEUGRkpHgxJSUla2trfEUjR44sKSkhOxR3tvd0GH7c+8cff8h+FilxJ0mSv//+O0IoISHh6NGja9aswRvb+ux4PB6bzZ40aRJ1ODW+UyAQGBoafv311xJ3VYL4yBA9Pb3i4mLp7Zced2KPHz/u37+/s7Oz9GIy+gJ/34LeBvrZAeiNJDoNd+/ezeFw2Gz2mTNnpk6dqqSkpKenh/8oxsTEMJlMLS2t5cuX6+joMJlMa2vrO3fuIIS8vLwUFBT69euH61y5ciWHwyEI4v379y17cqV3a/a2jl2JPtnONXfuXDabjaPAysrK/Px8BoOB3xYUFCgoKBgYGDx79ozH4w0ZMgQfwmKx+vXr9/Tp05a1NTQ0iDdSJBLR6XTxsZgUPFRRKBRKb15ZWRlJkmw2u9W9p0+fPnHixKVLl7hcrvj24uLisrKyo0ePHj582MrKqqysDI/ClJhwLRAIWCwWQmj9+vXLli3DozM7oL2nw/BFlZaWduykLS1btszJyWn58uUnTpzYvn073tjWZ/fixQsej2dvb9+yHjqd/vDhw0mTJtna2kZFRdXX17cs4+/vv2/fvqtXr9bV1b18+dLa2nrcuHEth2rIrqSkxNvb+8cff9y2bdvRo0c7XA8AvQrEnQD0RuPHj//nn3+ot56enqtXr+bz+Vwu9/jx4/n5+cbGxu7u7kKh0MvLy83NjcfjrVq1qqCg4MGDB01NTZMmTSouLo6JiaHGESKEdu3atXnzZvw6Ojp6xowZ+InaixcvEEJ4pk5bg8nOnz9vamraVqzD4/FSU1Pd3d0VFBSojUKh8PXr1zt37rxy5UpsbKyCggIe8SYeDzGZTBaLRcUZt27dys/PxyPwPsrKyur169cPHz6UpXC7cLnc2bNnnzp1isfjHTt27KeffpoxY8bx48cbGxuPHTu2YMEChBCOPDZs2ED8V2FhYas5caZNm/Y///M/Z86c4fP59+/fT05O/v7771uNO2WE831KTEnBEhMTQ0ND09LSBgwYILGLTqdrampOnjw5MTExNzc3JCQE/0MiPuWLx+M1NDTo6Oikp6fn5OQsXbq0w41s1+moLTgG/ZSEpi0FBwfX1dWJj7xs67MrKSlBCLX1P4+ysvKGDRtu3brV3Nw8duzYoKCgyspKau/bt2/DwsKWLVv27bffcjgcIyOj/fv3v3nzJjw8vANtfv78+U8//TRnzhwbG5u7d+8uXLiQRqN1oB4AeiGIOwHoS6ytrZWUlDQ1NV1cXOrr64uKivB2Go1mbm7OYDAsLCx2795dW1sbHx/frpqnT59eU1MTEBDQcld9ff2rV6/ws8lWhYSE6OjobN26VXyjvr6+np5eYGDg9u3b586dixDCU9clQi46nc7n8xFCfD7f29t79+7dMjZ40KBBCKGcnBwZy7fL4sWLa2tr//Of/xw7dszFxWXx4sWVlZXnzp1LTk7G3e44OomKihLvP8rIyGhZVWBg4Lfffuvm5qakpDR79uwffvihXVkhW8LBWcsZ/bGxsQkJCampqf3795dyuImJiby8fG5urpGREZfLFZ9wjf8DGTZsWFxc3NWrV+Xk5HBYhi82ODiYIIj79++3q7WynI7aIhAIqAvsFEKhcNWqVZGRkRkZGdT3s63PDj+RbTXBAoXD4fj4+Ny7d09DQ+Prr79eu3bt27dvEUJ5eXkikUj8zispKampqeXm5rarwZmZmXPnzl2yZImjo+OdO3ecnZ3l5ODPNPiswBcagD4JP1lstU925MiRbDa71T7fjumdHbud3icrbsKECYaGhlu3btXS0lJXV//uu+90dHQ2bdpkZGSkpKSEENLX12cymbKsZJObm5ufn19eXi4UCouKinbv3q2qqvopbdPS0iIIorq6mtpCkqSvr29OTk5ycrKioqJ44Q8fPkg8P8YRkr6+Po1GmzZt2o0bN6iH3CkpKQRBODg4xMfHi8dk4uM7R44cKaVtHTsdVRhfFB4b2il++eUXd3f31atXr1mzZsuWLfgfg7Y+uyFDhsjJyeH5T9IxmUxPT88HDx6Ym5uvW7cOIaSnp4cQwjEoVltbW1FRgbMpyaixsdHHx2fZsmXp6enff/+97AcC0IdA3AnAZ4jBYOBYoVP0zo7druiTpRAEsWjRoqdPny5atAghJC8v/+OPP+bm5v7444+4AJPJXLx48bFjx3bv3l1TUyMSiUpKSsTDDsrPP/9sYGBAJTeVkZqa2ps3bwoKCmprayX+u2Cz2cbGxrhTGHv8+PH27dv3799Pp9MJMRERERwO5/Lly6mpqTU1NUKhMDMzc9GiRRwOZ82aNQihgICA0tLSTZs21dfXZ2RkhIeHu7m5mZqaSm+bi4uLtrb2gwcPWu76xNPhixo6dChCKCUlRcqAY1ns2rVLV1d39uzZCKGQkBALCwtXV9eampq2PjtNTU0nJ6ekpKS4uLiamprs7GzxNKst0en0JUuWHD58GCFkZGQ0YcKE/fv337hxg8/nFxcXe3h4IIR++ukn6XdMHIPBSE1NbXWAKQCfjy6cswSADNCXN79SxvnsEpNzJeY+475anIHIw8NDWVmZOlAgEBAEgaeNu7q6amtrU7vwaLPy8nLyY5l6xL169Qoh5OrqKrE9JiZm+vTptbW10g9vbm6Wl5efOHGiUCjkcrk//vgjtQuPzty+fbubm1tbv6NwgpuWTp48iRCKiIj4aPs79h17+fKllpYWnotNkuSTJ0+0tLTE09k0Njb6+voaGBjQaDRNTc05c+bk5ubGxsbi8JrNZuMkRKmpqerq6tTl0Ol0c3PzU6dOhYWF4dB50KBB+fn5CQkJ+Dmonp7eo0ePHjx4YGhoyGKxxo8f/+7dO4m2eXl50el0Ho+H37Y12ADP93dwcDAyMlJUVGQwGAMHDnRxccnJyaGqun79+ujRoxkMho6Oztq1a/EsKAkS89kdHR0RQhs3bmz1vn3K6aZPn66rq4szWF24cIHL5W7durXVsxQUFFhZWSGEaDTaiBEjkpKSJO78jBkzCIJQU1PDiQhWr16NO6yVlZXv37/f6mdHkmRtba27u7u6urqiouL48eM3btyIP5GHDx+22gxxeLqeiYkJg8FQVFS0sbH5z3/+0+ody8jIsLGxoQa29uvXz9ra+vr16x89xaf7An/fgt4G4k7Qw77A34NdHXfihDV79+4lSXLRokVqamrUro7FnfX19QRBfP/999SW5ubm3377DU9skij8/v37efPmiW/BGeAXL15MkuTcuXMNDQ1FIhHeFRoaShBEy+xLsiTuOXDgAEII54aUrme/Y7t27fL29qbeNjY2rl69msFgUFFjB+C0VrJce1cQiUS2trZxcXGdW+379++ZTKYs/0j0OV10xzrgC/x9C3ob6GcH4HPQ3NxcWVnZ1NSUnZ3t7e1tYGCAnyCamJhUVFQkJycLhcLy8nLxWR0SPblSujV7Z8eueJ9sr/Xu3TsvLy/c2YrhNExCofCj+ZKkMDExCQoKCgoKam/3/acTiUTJycm1tbUuLi6dW3NgYKClpaWXl1fnVtvjuu6OAdAXQdwJQG+0c+fOUaNGIYR8fX1nzpy5e/fuqKgohNCwYcNevny5f/9+Hx8fhNCUKVPy8vIQQg0NDUOHDmWxWLa2toMHD7527Roejunp6TlhwoR58+aZmppu2bIFd+zitIIrVqzQ0tKysLCYNm1aRUWF9PZMnz49NzcXTzxHUtfwZDKZNjY2S5cu1dXV5XK5zs7OAwYMuH37Nk6X+NVXX126dOny5cvq6upz5sxZsmTJnj17Pno3BAJBWVmZ+LrhCKF79+7p6uqKz4buhVgsFp1Oj4uLKy0tFQqFb968OXDgwMaNG11cXPD8pA7z8/NzdnZ2cXERn2DUDdLS0k6dOpWSktLWPLOOiYyMzMrKunDhQpeut94juuiOAdBX9fQDV/ClQx/r9/H19VVTUxP/0tJoNHV1dRsbmy1btuAu476l09cr8vDwEO9M7wq9rWO3XX2yH/2OdakbN25MnDhRSUlJXl5eWVnZ2tp6165dnbXs4aVLl3x9fTulqh6UnJwcEhIivuwq6CI9+7MAAAn97KD3Cw0Nzc/Px69NTU2FQuHTp09jY2OLi4sDAgLMzc1bTZr4pWmZzbFz9baO3T7UJ2tra/v3339XV1c3NTVVVVXdunXL09Ozs9KAT548OTQ0tFOq6kEzZ8708/P7lFz6AIC+AuJO0MfQaLSBAwfOmzfv2rVrbDb7/fv3M2fOrK2t7el2ff56T8fuZ9wnCwAAnzeIO0FfZWxsjFeOKS8vx2tnNzY2rlu3bsCAATiBy6ZNm5qbmw8cOKCgoEAQBJvNvnHjhrOzs7q6urq6+oYNG3A9ly5dGjt2LIfDUVVVtbKywsuxtFpVD16sFOvXr4+Pj6+urjYyMkpKSurScwUHB3t5eW3btq1LzyLB3t7+zz//pFaZP3PmTGNjY1pa2idmXwcAAND9IO4EfZiNjQ1+kZaWhhDy8PAICwvr37//q1evSJIMCgrav3//0qVL8RrlfD6fxWIdOnTou+++q6ioCA4Ovnv37vPnzx0cHCwtLT98+HDt2rWmpia8hnirVfXchUoTEhLS2NhIkuSrV69wIN6lerxjF/pkAQCg74K4E/Rh1DOwd+/elZWVHTlyBCE0Y8aM/v37jx49GiGUkJAgXt7c3JzD4eC1whFCjx49ysjIEAgEJSUlQqHQ0tLS3d0dISRLVQAAAABoL4g7QR9GEAT1IjMzE3eFa2pqIoTwWuHUhCRx1HqPAoFg4MCBCKHz58/r6uq6urqOGTPm+++/l70qAAAAAMgO4k7Qh1VVVeEX/fv3p6YWubu7EwSBF7Oh8k22Zfz48Tind21t7dGjR62trRMSEjpWFQAAAACkg7gT9GFPnz7FL8aPH6+srIxfHzhwgMoTVllZ+dFKDhw4cOvWLQ8PDy6X29zcHBYW1uGqAAAAACAFxJ2grxKJRKdOnUIIqaqqurq6WllZ4ZyIBQUFsleyd+/exMREa2vrvXv3Pnr0iEaj8fn8jlUFPg+jRo2Sl5e3tLRsde+FCxeUlZX/+uuvTjzjlStX/Pz8EEJhYWFmZmYsFovD4ZiZmQUEBNTU1FDF0tPTbWxs2Gy2jo6Or69vY2Njy6rOnj0bFhbW1clce7+u+JjENTc3R0VFWVtbd1H9AHzGIO4EfUlzc7NQKBSJRPn5+QsWLHj27BmHwzl27JiqqqqGhgbuMf/999/T0tKEQmF1dfWzZ88+WmdYWNj9+/cFAkF+fn5zc/OMGTM6XBX4DNy7d2/ChAlt7SXbXiC0YzZt2hQTE7N+/XqE0M2bN93d3YuKikpLS7ds2RIWFkYlKMjNzZ08ebK9vX15efnp06cPHjy4YsWKlrU5ODgwmUx7e3tqCMqXqdM/JnF5eXlff/31mjVreDxe150FgM9Wt66OBEAL6GPrtq1bt05inUyEkIKCwuDBgz09PV+8eEGVFAqFW7duNTU1VVBQwMXs7Oz2799PZRe3t7fn8/laWlr4rZKS0o4dO+zs7NTV1RUUFIyNjdetW8fj8dqqqrMuudPXyQTSffQ7JsHe3t7S0rLr2kPZtm3b4MGD+Xw+fuvo6Ei9JknS2dkZIfTmzRuSJOfOnWtkZNTc3Ix3hYeHEwTx5MmTVqv18vIaN25cZy3F+Xnj8Xjjxo2TUkAgEBw8eHDhwoX4bVZW1uzZsxMSEiwtLYcPH04Va2ho+Pbbb69evdq1zf1k7f1ZAKDTQdwJepjsvweFQmFDQwOfz29oaOjqVnUpiDu7WQfizlGjRnVdezC85P2xY8faKuDt7Y0Qev78uVAoVFRUdHNzo3Y9evQIIRQaGtrqgRUVFSwWKzw8vPMb/dmJjY0dOHBgq7saGhp27949ZMgQHx8fHP2LGzNmjHjcSZLkgwcPnJycbGxszp0711XN/WQQd4IeB/3soM+g0WgMBoPJZFKJkADoIi9evDAzM+NwOCwWy9bWNj09HSGUnp5uYGBAEMTOnTtxsZs3b1pYWCgrKzOZzKFDh166dAlvv379+ujRo9lstpKS0tChQ8WHaVJiYmJIknRwcGirDXl5eSoqKoaGhi9fvqyrqzMwMKB24fxf2dnZrR6oqqpqZ2cXHR1NkiRC6OLFi0pKSsHBwR28F72Sl5eXgoIClcF35cqVHA6HIIj3799LfEy7d+/mcDhsNvvMmTNTp05VUlLS09M7duwYQsjb29vHxyc/P58gCBMTE6ry+vr6yMjIkSNHlpWVXb9+PSIiQkdH56NNsrKyOnny5MGDB0+dOjVmzJikpKReu8gZAD0I4k4AAJCkqqp68eLF6urq+/fvC4XCSZMm5eXljR8//p9//hEvVlpaOnfu3IKCgjdv3igqKrq6uiKE6uvrHRwcnJycKioq8vLyBg8eLBAIWp7i/Pnzpqam1KLzFKFQ+Pr16507d165ciU2NlZBQQGvoYXzyGJMJpPFYpWWlrbVfisrq9evXz98+BAhhKcZfWYxUExMDF6HDNu1a9fmzZvxa4mPydPTc/Xq1Xw+n8vlHj9+PD8/39jY2N3dXSgURkdHz5gxAz/vfPHiBUKouro6ODjY2tqaJMnbt29v2rSp5SAf6QYPHnzw4MGkpKSbN2+OHj36yJEjTU1NnXHFAHwmaD3dAAC+RLdv38aj90DvxOVyBwwYgBD66quv9u/fP2zYsH379oWHh0sUw0Mm8GsHB4f169eXl5eXlZXV1NR89dVXTCaTyWTirAsS6uvrX7169f3337fcpa+vX1paqq6uvn37dry2Fp66LrE0KJ1Ol5JTdtCgQQihnJwcS0vL6dOnt/rA9UtjbW3NZDIRQi4uLjdv3iwqKsKPjSlCoXD48OGGhobp6eniUX4H6Ovr//vf/37y5MnEiRP/+uuvEydOfFLTAfiMwPNOAACQZujQocrKym11alPw9DWRSGRsbKylpbVgwYLAwMC2UnGVlZWRJNnyYSdCqLi4uKys7OjRo4cPH7aysiorK8PRksRjM4FAwGKx2moMrlnKA9EvGZ4sKBQKJbbT6fSHDx9OmjTJ1tY2Kiqqvr6+w6coKSnx9vb+8ccft23bdvTo0U9qLgCfF3jeCb4IS5cuPX78eF1dXWZmZlupGbvT2LFjT5482dOt+FJQ66l2GJ1ObxmmIITOnz8fHh6em5tbU1NDFWCxWKmpqevWrQsODg4KCvrhhx/i4+MlYsSGhgYktmSrxLk0NTUnT55sZGQ0ePDgkJCQlStXIoTEn1nyeLyGhgYpgw7x6fBZgOyUlZU3bNiwevXqvXv3jh071tnZ+ZdfflFVVZW9hufPn4eFhT169OjXX3+NjIyUk4OHOwD8H/AjAb4IBw4c2L9/f0+3AvRJTU1NFRUV4tN6sKKiIkdHx379+t25c6e6ujosLIza9dVXX/31119v3rzx9fU9fvx4RESExLE4LpSe4N3ExEReXj43N9fIyIjL5RYWFlK78GDEYcOGtXUsHlEq5YEokILD4fj4+Ny7d09DQ+Prr79eu3bt27dvP3pUZmbm3LlzlyxZ4ujoeOfOHWdnZwg6AWgJfioAAECaa9euNTc3jxgxQmJ7Tk6OUCj09PQ0NjZmMpnUU9U3b948fvwYIaSpqblt27YRI0bgt+K0tLQIgqiurqa2fPjwYf78+eJl8vLyRCKRvr4+jUabNm3ajRs3qLlBKSkpBEFImQuPa9bW1u7gNfcFNBqt1YfQnYXJZHp6ej548MDc3HzdunXSCzc2Nvr4+Cxbtiw9Pb3VYbsAAAziTtAnFRYWSplU0apP72wFXw6BQFBdXd3U1PTgwQMvLy9DQ0M3NzeJMvgJ6JUrVxoaGvLy8u7cuYO3v3nzZvny5U+fPhUIBJmZmYWFhWPHjpU4ls1mGxsbl5SUUFs4HM7ly5dTU1Nxl31mZuaiRYs4HM6aNWsQQgEBAaWlpZs2baqvr8/IyAgPD3dzczM1NUUIubi4aGtrP3jwQLx+XPPQoUMRQikpKZ9fHiWEkImJSUVFRXJyslAoLC8vF38eLDs1NbU3b94UFBTU1ta2GsXS6fQlS5YcPnxYej0MBiM1NdXe3r4DbQDgy9Kj2UMBkCmPcXNz8/bt2wcNGkSn05WVlc3NzQmCyMzMlOWowYMHKygoKCkp6evrI4TwUU1NTQEBAfr6+jjtYmJiIkmSu3btYrPZLBYrOTl5ypQpXC5XV1f36NGjuLa0tLRRo0axWCwulztkyJDq6uq26vkoyBvfzWT5jomLj4+fMGGClpYWjUZTV1efN29eYWEhSZKxsbE4YSSbzXZwcCBJ0tfXV01NTUVFxdnZGWeLHDhw4M2bN62trVVVVeXl5fv37+/v79/U1NTyLF5eXnQ6Ha+PhTk4OBgZGSkqKjIYjIEDB7q4uOTk5FB7cU5QBoOho6Ozdu1aavUER0dHhNDGjRvFK58+fbquri5e3+jChQtcLnfr1q3tuGV9wYcPHyZMmMBkMo2MjH755Ze1a9cihExMTH777Tfxjwn/XCOEBg0alJ+fv2/fPiUlJYSQoaHh8+fPHzx4YGhoyGKxxo8f/+7du4+eNCMjw8bGhhpZ269fP2tr6+vXr3fD9XaK9v4sANDpIO4EPUyW34MhISEEQWzfvr2iooLH4+E/8B+NO/39/QmC2LFjR2VlJY/H27VrF3XUr7/+ymAwkpKSKisr169fLycnd+/ePXwIQujq1avV1dVlZWW2trYcDkcgENTV1SkpKYWFhfH5/Hfv3s2ePbu8vFxKPdJB3NnNeuffWrxe0ZEjRz6xHpFIZGtrGxcXR215//49k8mMiIj4xJrB56d3/iyALwr0s4Pejsfjbd++3d7efu3ataqqqiwWS11d/aNH8fn8qKioiRMnrmnwSsQAACAASURBVFmzRkVFhcViUfmf8fJ3jo6Oc+bMUVFR2bBhA51Oj4+Pp461trZWUlLS1NR0cXGpr68vKioqKCigMjJqa2ufOnVKQ0Pjo/UAIIWJiUlQUFBQUFBdXV2HKxGJRMnJybW1tS4uLtTGwMBAS0tLLy+vzmgmAAB0Jog7QW+Xl5dXVVU1ceLEdh314sULHo/X6nCrZ8+e8Xi8IUOG4LcsFqtfv35Pnz5tWZLK89dqRkbZ6wGgVX5+fs7Ozi4uLuITjNolLS3t1KlTKSkpVCrQyMjIrKysCxcu4HyiAADQq0DcCXo7nMFEU1OzXUfheRWtHoXTQW/YsIH4r8LCQh6PJ6U2nJFx/PjxwcHBxsbGLi4ufD6/A/UAICE4ONjLy2vbtm0dO9ze3v7PP/+klik/c+ZMY2NjWlpau1JOAgBAt4G4E/R2GhoaCKGqqqp2HYWXeMELDErAwWhUVJT4iJOMjAzpFbbMyNixegCQMHny5NDQ0E6paubMmX5+fhIragIAQO8BcSfo7UxMTBgMxu3bt9t11JAhQ+Tk5K5fv95yF55+npWVJXttrWZk7EA9AAAAwJcM4k7Q26moqCxatOj06dP79u2rra3l8XiyJOrT1NR0cnJKSkqKi4urqanJzs7et28f3sVkMhcvXnzs2LHdu3fX1NSIRKKSkhLp65G0mpGxA/UAAAAAXzKIO0EfEBkZ+dNPP/n7+6upqenr6x86dEiWo+Li4pYsWeLr66urq7ty5UpbW1uE0IwZM7Kzs6Ojo1evXh0WFqaurq6jo+Pt7V1ZWbl79+6oqCiE0LBhw16+fLl//34fHx+E0JQpU6qqqkQikbW1NZvN/v7775cvX/7zzz8jhFqtpwtvBAAAANCXESRJ9nQbwBeNIIjjx4//8MMPsh9y6tQpJyenzMxMS0vLrmtY13F2dkYInTx5sqcb0oWuXLly9erVbdu2hYWFxcfHFxYWysnJ6evrOzs7r127FifuRgilp6f7+vpmZmYqKysvXLgwKCiIwWBIVHX27NknT578+uuvHR622IHvGACfJfhZAD0OnneCvqdLF2UGn27Tpk0xMTHr169HCN28edPd3b2oqKi0tHTLli1hYWFOTk64WG5u7uTJk+3t7cvLy0+fPn3w4MEVK1a0rM3BwYHJZNrb27d3bhkAAIDeBuJO0Fc9ffqUaJt4Gu0vFp/Pt7a27uZKQkNDExMTT5w4weVyEUIKCgorV67U1NRUVFR0dnaeNWvW33//jUfBbtmypV+/fps3b+ZwOOPGjfP19T106FCrCVBXrVo1fPjwadOmNTU1feLlAAAA6EEQd4I+Zt++fcuXL0cI+fr6lpSUtLUSV2JiYk+3tOfFxcWVlZV1ZyUvXrwICAjYvHkzzmOFEDp9+jT1GiGkq6uLEKqrq2tqajp//rydnR1BEHjX1KlTSZI8c+ZMqzUHBgZmZWVFR0d3/EoAAAD0NIg7QR+zbNmyqqoqkiQLCwtxEPMlIEkyMjLS3NycwWCoqqrOmjULPxf08vJSUFCg0oavXLmSw+EQBPH+/Xtvb28fH5/8/HyCIExMTGJiYphMppaW1vLly3V0dJhMprW19Z07d9pVCULo4sWLSkpKwcHBrbYzJiaGJEkHB4e2LiQvL09FRcXQ0PDly5d1dXUGBgbUroEDByKEsrOzWz1QVVXVzs4uOjoahqQDAEDfBXEnAH1AYGCgn5+fv79/WVnZjRs3iouLbW1tS0tLY2JixKcI7Nq1a/Pmzfh1dHT0jBkzBg4cSJLkixcvvLy83NzceDzeqlWrCgoKHjx40NTUNGnSpOLiYtkrQQiJRCKEUHNzc6vtPH/+vKmpKbVmI0UoFL5+/Xrnzp1XrlyJjY1VUFB49+4dQgj3xWNMJpPFYpWWlrZ1E6ysrF6/fv3w4cP23LnP05UrV/z8/BBCYWFhZmZmLBaLw+GYmZkFBATU1NRQxdLT021sbNhsto6Ojq+vb6vLKJw9ezYsLAx/rH1OY2PjqlWr+vXrx2azL168eOHCBWVl5b/++qtTKl+6dCmXyyUIol05epubm6OioloOTREKhSEhISYmJgoKCioqKkOGDKFW3O1wSQD6Iog7Aejt+Hx+ZOT/Y+/e46HK/8eBvyfGXBmXyOSWIimKUkmqbW12t4sSQrWbbbsXCq0ulAiJaCvVdrPdE1rtbmnbtqVsdFlSKUVXIopcBzM4vz/ej8/5zXeYMeMyaF/PP/Zh3ud9Xud9jtN6zTnvS/TcuXMXLlzI4XDMzc0PHjz44cMHckZS6SkqKuKHpsOHD9+/f39NTU1cXJxMEWbMmFFdXR0YGNh6U11d3cuXL/FjSxF6enq6urpBQUE7d+50dXVF/1tKSmSIOpVKra+vF3doY2NjhNDDhw9lavCnB4ZtkXbt2nXlypW8vLzdu3fX1tZ27bPwI0eOHD58WKZd8vPzJ0+e7OPj03q9XFdX1xMnTpw+fZrH4z158mTIkCG1tbVtBpG+JgB9EeSdAPR2ubm5tbW1VlZWZMnYsWOVlJTwW/IOs7KyYjKZbY7j6ZiysjKCIFo/7EQIFRYWlpWVnTlz5vjx45aWlmVlZbjTp8g4IT6fz2AwxMXHkSU8EO1Z8hnFBcO2hCUnJ1tZWamqqi5btszZ2XnGjBlVVVWzZs2Sz9EFAkFcXNyiRYvwx5ycnA0bNqxcubL1/G7nzp1LTk5OSEgYP368oqIil8u9ePGimZlZ65jiajY2NtrZ2V2/fr3bzwqAbgZ5JwC9HX4QxWazhQtVVVVramo6GZlGo71//76TQUgNDQ04ZutNVCpVU1PT3t7+3Llzubm5YWFhuDup8EthHo/X0NDA5XLFxccpKT5KLySHUVwwbEtEUVERlUrtvvjk1RPR2Nh44MCB0aNH5+bm7tixAxeOGjUqKSlpwYIFrf8J4Mrm5ubtHlFcTRqNFhUVdeDAAVtb20uXLsl+KgD0FpB3AtDbqaqqIoREsszKykpdXd3OhBUIBJ0PIgznhZJ7ChoZGSkoKOTm5hoaGiorKwsveYr7j44cOVLcvnw+nzxKt+o9o7hEyG3YluTRY73Bn3/+aWRkVFJScvz4cQqFwmaz09PT9fX1KRTKvn37EEI///wzm82mUChqamrJycn37t0zMDBQUFCYP38+Qqi5uXnLli36+voMBmPkyJHx8fE4LEEQkZGRJiYmNBqNw+GsX79e5Lh1dXXR0dFWVlZlZWVpaWlRUVESvilhfD4/MzNTmkUuJNe0tLRMSEg4duxYUlLS+PHjExMTxXWzBqA3g7wTgN7OzMyMzWbfu3ePLLl9+zafzx8zZgxCSFFRsWMT6aemphIEYW1t3ZkgwrS0tCgUSlVVFVlSXl6O/8yT8vPzm5ub9fT0FBUVp0+ffuPGDfJvZ0pKCoVCkZBU4cgDBgzoZDvb1XtGcYmQ27AtyaPHeoNp06YVFBQMGDBg0aJFBEHU1tba2treunWLrODh4XH37l0mkzl79uw5c+ZYWVktWLDg0KFDZ86cQQht2LBh586dMTExJSUls2bNmj9/Pv73FRgY6O/vv3z58tLS0nfv3m3YsIEMWFVVFRoaamNjQxBEZmbm1q1b1dXVpWlqcXExn8//999/p06dir+EmJqaxsbGtu6NKk3NoUOHHjt2LDEx8ebNm+PGjTt58mSf6x0B/uMg7wSgt6PT6b6+vhcuXDh16lR1dfXDhw9XrlzJ5XKXL1+OEDIyMqqoqEhOThYIBO/fvxd+gqiurl5cXPzq1auamhqcVra0tHz8+LGpqenBgwdr167V19f38PCQKUhKSoq4J2FMJnPw4MFFRUVkCYvFunr16vXr16urqwUCQXZ29qJFi1gslo+PD0IoMDCwtLR069atdXV1GRkZkZGRHh4eJiYmCCE3N7cBAwZkZWUJx8eRpXlZ2Rm9ahSXMHkO25IweqwPMTU1jYmJOX78+OnTp8+ePdvY2Pj9998jhBoaGvbv3+/o6Ojk5KSqqhoQEEClUuPi4urr62NiYr744gsfHx9VVVUGg0FmlgKBYNSoUVevXk1PT/f19WWxWNI3A48K0tTUDA0Nzc3NLS0tnTNnzpo1a3AG3LGaenp6P/7448mTJzds2CDy1Q6AXg7yTgD6gK1bt4aFhQUHB/fv33/KlCmDBg1KTU3Ff/xWrVo1depUd3d3ExOTkJAQ/Bp6woQJhYWFK1eu1NLSGj58+PTp0ysqKhBCDQ0N5ubmDAZj0qRJQ4cO/fvvv3FfNJmCSDBjxozc3FwyuaHT6RMnTlyyZImOjo6ysrKLi8ugQYMyMzPxiIoRI0b88ccfV69e1dDQcHJyWrx48YEDB/COfD6/rKxMpDPi3bt3dXR0JLyI7xK9dhTXf3zYVsfg8UYrVqw4f/78zp07ceHTp095PB45rIfBYGhra+fl5RUUFPB4PDs7u9ZxqFRqTk7OtGnTJk2aFBMTU1dXJ30b8D+xESNG2NjYqKurczicbdu2cTic1t9kpK9ZVFS0du3ab775Jjw8vHVWCkBvptjTDQAAtI9Cofj5+fn5+bXepK6uLjLKlfz7qqenJzLzn7KysvDzyA4E+frrr4UHA4nw9PTcv39/UlLSwoULcYm4gSzY5MmT28znEhMTP/vsMwMDA7KkvLz8r7/+2r59u7ihHl2l147ikmbYlqGh4dChQ8PCwlavXo0+rWFbHRYaGpqYmCg8WgtnjQEBAQEBAWQhl8vF/zQ0NTXbjMPhcAICAtatW3fw4EFra2sXFxdPT081NbV2G4Cv+YcPH8gSJSUlAwOD58+fd6Dms2fPIiIiHj165OfnFx0d3a8fPDwCfQzcsgD8h3T39OBGRkbBwcHBwcGdmXGwubk5OTm5pqbGzc2NLAwKCrKwsPDy8uqKZkrSa0dxfTLDtuRJIBB4e3tHR0dnZGRs374dF+LMMiYmRnhl3YyMDPyQuM3Z9UksFsvX1/fu3bv9+/efPHny+vXr8axVErDZbGNj48ePHwsXNjU1cTgcmWpmZ2e7urouXrzY0dHx9u3bLi4ukHSCvgjuWgBAV9q4caOLi4ubm5vwACOZpKamJiUlpaSkkO+Uo6Oj79+/f/ny5W6dNAfrtaO4PplhW/Lk6em5dOnSdevW+fj4hISEZGRkIIT09PTodHrrVYjMzMz69euXlpbWblg6nb5q1aqsrCxTU1PhsUfiuLq6Zmdnv3jxAn/k8XivX79us6eyuJqNjY2+vr7Lli1LT0+fOXNmu0cEoPciAOhRCKH4+PieboVcOTs7Ozs7y/mgGzduVFJSQggNGjQoISGhuw/3xx9/+Pv7d0mo5OTksLCwpqamDkeQ9R7bunUrlUo9efJkVVXVgwcPLC0tuVwuXg4nJCQEIfTLL7/gHqhr1qxBCL1//54giKVLlzIYjJcvX1ZXV/P5/OXLlysrK1dUVAgEgpycnOHDh+vr6zc0NMgURKRhQ4YMsbCwID/W19draGj89ddfVVVVfD4/KyvL2tqaxWI9fPiQIIhHjx7R6fSAgIDa2tpbt25paGh89913eEdXV1ctLa1///1XOHhQUBBC6P79+wRBXL58WVlZefv27bJfbLkix7NjhYWFCKG9e/fij/v27QsODsY/NzY2mpubGxoaVlVVEQSxcuVKJSWl2NjYqqqqpqamwsLC4uJigiDmzZunoKBw5MiRqqqqnJycqVOnIoSys7NlatX48eNHjRolXFJRUTFo0KBJkya9fv36w4cPa9as6devHw4r8ruQULNL/Af/fwt6G8g7QQ/7D/5/sEfyzv8yWe+xlpaWyMhIY2NjKpWqpqbm6Oj49OlTvKm8vHzq1Kl0Ot3Q0NDT0xPP72hkZPTmzZusrCwDAwMGg2Fra/vu3bvly5dTqVQdHR1FRUUVFZU5c+Y8f/5c1iAiDfPy8qJSqTwejyxxcHAwNDRks9k0Gm3IkCFubm446cTS0tLGjRtHo9G4XO769etx1ksQhKOjI0Joy5YtwsFnzJiho6PT0tJC9IW889WrV5aWlgghRUXF0aNHJyYm7t27F8+KymQyHRwcZs2aRaFQ1NXVb926RRDEunXr8FtpDodz7969xsZGf39/fX19RUVFTU1NJyen3NxcgiBqamqWLl2qoaHBZrNtbW23bNmCENLV1c3JyWm3SRkZGRMnTiR70Gpra9vY2KSlpeGthYWF7u7uampqNBpt3LhxKSkpuLz170JczS7xH/z/LehtKESXLmgLgKwoFEp8fLzwjIafPBcXF4RQQkJCTzfkv6JH7rEVK1YkJCSUl5d3YcyCggJTU9O4uDhy2FbHtLS0fPbZZx4eHosXL8Yl5eXlurq627dv9/X17YqWAmm1/l10q//g/29BbwP9OwEAoFt0+SiuT2DYFhDW5u8CgE8b5J0AANBn9PVhW0BY698FAJ88yDsBAKCLbdq0KS4urqqqytDQMDExsWuDh4aGenl5hYeHd2x3Ozu706dPkwvEX7x4sbGxMTU1VZqpKEHXEvldAPBfAPPGAwBAFwsLCwsLC+u++Pb29vb29l0Savbs2bNnz+6SUAAA0C543gkAAAAAAOQB8k4AAAAAACAPkHcCAAAAAAB5gLwTAAAAAADIA+SdAAAAAABAHiDvBAAAAAAA8gDzKIGeFxMT859aNDIzMxP9b7VMIB9dfo99/PiRxWIpKSl1YUwAAPjkwfrsoIdB+gX6osTERGtra11d3Z5uCACy8fHxmTBhQk+3Avx3Qd4JAAAyo1Ao8fHx8+bN6+mGAABAXwL9OwEAAAAAgDxA3gkAAAAAAOQB8k4AAAAAACAPkHcCAAAAAAB5gLwTAAAAAADIA+SdAAAAAABAHiDvBAAAAAAA8gB5JwAAAAAAkAfIOwEAAAAAgDxA3gkAAAAAAOQB8k4AAAAAACAPkHcCAAAAAAB5gLwTAAAAAADIA+SdAAAAAABAHiDvBAAAAAAA8gB5JwAAAAAAkAfIOwEAAAAAgDxA3gkAAAAAAOQB8k4AAAAAACAPkHcCAAAAAAB5gLwTAAAAAADIA+SdAAAAAABAHiDvBAAAAAAA8gB5JwAAAAAAkAfIOwEAAAAAgDxA3gkAAAAAAOQB8k4AAAAAACAPkHcCAAAAAAB5gLwTAAAAAADIA+SdAAAAAABAHiDvBAAAAAAA8qDY0w0AAIA+4PLly3V1dcIlmZmZFAqF/PjFF1+oqanJvV0AANCXUAiC6Ok2AABAb/ftt9+ePHlS3FYVFZXS0lI6nS7PJgEAQJ8D79kBAKB97u7u4jZRqVQnJydIOgEAoF3wvBMAANrX1NSkpaX18ePHNrf++eefX3zxhZybBAAAfQ487wQAgPYpKiq6u7srKSm13qShoTF16lT5NwkAAPocyDsBAEAq7u7ufD5fpFBJSWnhwoUKCgo90iQAAOhb4D07AABIhSAIXV3d4uJikfLMzMzx48f3SJMAAKBvgeedAAAgFQqFsnDhQiqVKlyoq6s7bty4nmoSAAD0LZB3AgCAtNzd3QUCAflRSUlp0aJFwrN4AgAAkADeswMAgAyGDh2an59Pfnz48KGZmVkPtgcAAPoQeN4JAAAy+Pbbb8lX7aamppB0AgCA9CDvBAAAGbi7uzc1NSGEqFTqokWLero5AADQl8B7dgAAkM2YMWOys7MRQi9evBg0aFBPNwcAAPoMeN4JAACy+eabbwiCGDt2LCSdAAAgE8g7AQBANq6urgoKCt98801PNwQAAPoYxZ5uAOhLioqKbt261dOtAKDnmZmZ0Wi08+fP93RDAOhhenp6EyZM6OlWgD4D+ncCGZw/f97V1bWnWwEAAKC3cHZ2TkhI6OlWgD4DnncCmcF3FSArCoUSHx8/b968nm7Ip8PFxQUhBH/vQc/C9yEA0oP+nQAAAAAAQB4g7wQAAAAAAPIAeScAAAAAAJAHyDsBAAAAAIA8QN4JAAAAAADkAfJOAAAAAAAgD5B3AgAAAAAAeYC8EwAAAAAAyAPknQAAAAAAQB4g7wQAANCOqKgoLS0tCoVy8ODBjkW4du3axo0bEUIRERHDhg1jMBgsFmvYsGGBgYHV1dVktfT09IkTJzKZTC6X6+/v39jY2DrUr7/+GhER0dzc3LGWSNDY2Ojt7a2trc1kMq9cuXL58mUOh/Pbb791SfAlS5YoKytTKJT79+9Lv1dLS0tMTIyNjY1IuUAgCAsLMzIyUlJSUlVVNTMze/XqVZsRpK8JgBxA3gkAAKAdfn5+t27d6vDuW7du3bNnz6ZNmxBCN2/eXLp06Zs3b0pLS0NCQiIiIpydnXG13Nxce3t7Ozu79+/fX7hw4dixYytXrmwdzcHBgU6n29nZVVZWdrhJbdq1a9eVK1fy8vJ2795dW1vbtWsCHzly5PDhwzLtkp+fP3nyZB8fHx6PJ7LJ1dX1xIkTp0+f5vF4T548GTJkSG1tbZtBpK8JgBzA+uwAAAC60Y4dO86dO5eTk0On0xFCSkpKq1evxj+7uLgkJCQkJCSUlJRwudyQkBBtbe1t27ZRKJQJEyb4+/v/8MMPP/zww7Bhw0Rient7v3jxYvr06Tdu3FBU7LI/ZMnJyVZWVqqqqsuWLcMlVVVVXRW8XQKB4NSpU6mpqcePH0cI5eTkBAcHr1y5sq6uTiQDPnfuXHJyck5Ojrm5OUKIy+VevHixzZjiajY2Nk6fPn3z5s2ff/55t58YAELgeScAoDfq2lecXaVPvCzuVQoKCgIDA7dt24YTTYTQhQsXyJ8RQjo6Ogih2trapqamS5cuTZkyhUKh4E1ff/01QRDiMqqgoKD79+/v3r27C1tbVFREpVK7MKAI8tRENDY2HjhwYPTo0bm5uTt27MCFo0aNSkpKWrBgAY1GE6mPK+NUUjJxNWk0WlRU1IEDB2xtbS9duiT7qQDQQZB3AgB6o659xdkl+srL4tbS0tLGjRvHZDJVVFTMzc3JFPnkyZNWVlZ0Op3FYg0aNCgkJASf2vDhwzkcDp1ONzc3/+OPP9qM2dzcvGXLFn19fQaDMXLkyPj4+Dar7dmzhyAIBwcHcW3Lz89XVVU1MDB48eJFbW2tvr4+uWnIkCEIoQcPHrS5o5qa2pQpU3bv3o1vlStXrqioqISGhkp1RVr5888/jYyMSkpKjh8/TqFQ2Gx2enq6vr4+hULZt28fQujnn39ms9kUCkVNTS05OfnevXsGBgYKCgrz58+XcDUIgoiMjDQxMaHRaBwOZ/369SLHrauri46OtrKyKisrS0tLi4qK4nK5kpvK5/MzMzMtLCzaPSnJNS0tLRMSEo4dO5aUlDR+/PjExMSWlpZ2YwLQWQQAUsP/M+3pVoC+ByEUHx/f0634P3g83oQJE6SvHx4ePnTo0Pr6evzR0dGR/JkgCBcXF4RQcXExQRCurq6GhoYtLS14U2RkJIVCefLkSZthvby8JkyYIBAIZG2/s7Ozs7OzNDVra2tVVFQiIiLq6+vfvXs3d+7c9+/fEwQRExODEAoPDy8vL6+oqPjpp58WLFhAEERCQkJQUFBFRUV5ebm1tbWGhgaOk5+fjxA6cOAA/ujn50ej0RITEz9+/Lhp06Z+/frdvXu39dEHDx48fPjw1uV8Pr+oqGjv3r00Gu3kyZMEQaSlpSGEIiMjhasxGAw7Oztxp4afPWdnZxME8fvvvysrKwcHB0tzTcQZMGDAokWLyI+FhYUIob179+KPjx8/ZjKZZIWNGzceOXIE/yzuamzevJlCoezatevjx488Hi82NpZscGVl5fbt20eOHBkVFYX7koozfvz4UaNGkR9fvnyJELKwsPjss8+0tbVpNNqwYcP27dtH3nIdqPnmzRsvL68xY8acOHFCprtR+vsQAAxyCCADyDtBx/TCvHPv3r1DhgyRsnJ+fr6iouLZs2fFVVi7di1C6NmzZwKBgM1me3h4kJsePXqEENqxY0ebO1ZUVDAYDJFkSxrS/73HDfj999+FC/l8vqqq6tSpU8mSpqYm/OxQWFhYGEKorKyM+L95Z319PZPJdHNzw9V4PB6NRlu1apXI7rW1tRQKZdasWa1bNWDAAISQhobGjz/+yOfzCYK4evUqQig6Olq4moqKio2NjbhTO3bsGELoxIkT7V0DaUnOOwmC+OmnnxBCp06dOnPmjI+PDy4UdzV4PB6TyZw2bRq5+9mzZ3HeyefzDQwMJk+eXF1d3W6rRPLOhw8fIoSmTZv2zz//lJeXV1ZWbtiwAbdKZEfpa2KPHz8eOHCgi4tLu00iQd4JZAXv2QEAvY7IK879+/ezWCwmk3nx4sWvv/5aRUVFV1cX/wnfs2cPnU7X0tJasWIFl8ul0+k2Nja3b99GCHl5eSkpKWlra+OYq1evZrFYFArlw4cPa9eu9fX1ff78OYVCMTIyQu29pZXby+LuMHjwYC0trYULFwYFBZET6Dx48KCysvLLL78kqykoKHh7e4vsizs7tu6E+vTpUx6PZ2Zmhj8yGAxtbe28vDyRajhhZTKZrVtVWFhYVlZ25syZ48ePW1palpWV4U6fTU1NwtX4fD6DwRB3ajhyaWmpuApdbtmyZc7OzitWrDh//vzOnTtxobirUVBQwOPx7OzsWsehUqk5OTnTpk2bNGlSTExMXV2d9G3A3T1HjBhhY2Ojrq7O4XC2bdvG4XAOHTrU4ZpFRUVr16795ptvwsPDz5w5I31jAJAV5J0AgF7H1tZWeNaeVatWrVu3rr6+XllZOT4+/vnz54MHD166dKlAIPDy8vLw8ODxeN7e3q9evcrKympqapo2bVphYeGePXvmzZtHBomNjd22bRv+effu3bNmzcLPOwsKCtD/Uitx/dsuXbpkYmLSOn8SCARv377dt2/ftWvX9u7dq6Sk9O7dO4SQsrIyWYdOpzMYDAm5kaWl5du3b3NycmS9SlJiMBjXr1+3tbUNDQ0dPHiwm5tbfX097uKpqqrauv6lS5c+++wzTU1NGo32ww8/tBkT50kBtPRaTgAAIABJREFUAQGU/3n9+nXruX4aGhrQ/7IfEVQqVVNT097e/ty5c7m5uWFhYfgbgvDwLB6P19DQIKG/I05J8VHkJjQ0tLa2tqysjCwRdzWKiooQQpqamm3G4XA4AQEB//zzT0tLi7W1dXBw8MePH6VpAL4gHz58IEuUlJQMDAyeP3/egZrPnj37/vvvnZycJk6ceOfOnW+//bYL5wcAoDXIOwEAfYaNjY2Kioqmpqabm1tdXd2bN29wuaKioqmpKY1GGz58+P79+2tqauLi4mSKPGPGjOrq6sDAwNab6urqXr58iR9bitDT09PV1Q0KCtq5c6erqytCCA9dV1BQEK5GpVLr6+vFHdrY2BghhF+JdpMRI0b89ttvxcXF/v7+8fHxUVFRAwcORP83I8HevHnj6Oiora19+/btqqqqiIiINgPiXComJkb49VlGRoZINZwXSh6zb2RkpKCgkJuba2hoqKys/Pr1a3IT/kowcuRIcfvy+XzyKPIhEAi8vb2jo6MzMjK2b9+OC8VdDfwEt83ZDEgsFsvX1/fu3bv9+/efPHny+vXrS0pKJLeBzWYbGxs/fvxYuLCpqYnD4chUMzs729XVdfHixY6Ojrdv33ZxcenXD1IC0O3gJgMA9D1KSkoIIYFA0HqTlZUVk8ls/c63w/r6y+Li4mKceWhqaoaHh48ePfrx48eDBg1SV1fHXSqFPXz4UCAQrFq1avDgwXQ6Xdy8P3p6enQ6vd11d/ASR8JTYJaXl+MB4KT8/Pzm5mY9PT1FRUU8Hyf51DklJYVCoUjo3oAj466i8uHp6bl06dJ169b5+PiEhITgVFvc1TAzM+vXrx8eLyUZnU5ftWpVVlaWqakp7oIpmaura3Z29osXL/BHHo/3+vXrNqdVElezsbHR19d32bJl6enpM2fObPeIAHQVyDsBAJ8aGo32/v37rorW118WFxcXr1ixIi8vj8/nZ2dnv3792tramkajbdq06caNG15eXm/fvm1paampqXn8+DHumXrt2rWGhob8/HzcU7Y1Op3+3XffnT17dv/+/dXV1c3NzUVFRa0f1DGZzMGDB+PXzRiLxbp69er169erq6sFAkF2dvaiRYtYLJaPjw9CKDAwsLS0dOvWrXV1dRkZGZGRkR4eHiYmJgghNze3AQMGZGVlCcfHkXG+lZKS0pl5lKQRGxuro6Mzd+5chFBYWNjw4cMXLFhQXV0t7mpoamo6OzsnJiYePXq0urr6wYMHrTtWCqNSqYsXL8aTxkvm4+NjYGDg4eHx5s2b8vJyf3//+vp6nLCKXChxNWk02vXr19vsewpAt4K8EwDwSREIBJWVlbq6ul0VsK+/LNbU1GxubraxsWEymTNnzlyxYsWaNWsQQr6+vvv27UtNTTUyMmKxWFOmTElNTTU3N/f394+NjeVyuZs3b/7ss88QQra2tuvWrbO1tUUI+fn5OTk5IYR27969bt26iIgIDQ0NLpe7du3aNrsnzpgxIzc3l+xmQKfTJ06cuGTJEh0dHWVlZRcXl0GDBmVmZuJBOSNGjPjjjz+uXr2qoaHh5OS0ePHiAwcOkFeprKxMZA75u3fv6ujoSLi20nv9+vXo0aNLS0tPnz49ZsyYpKSkffv2jR07FiHk7+8/e/ZsBwcHT0/P3bt342ecGzZsyM3Nffnypb6+/r///ivuahw9enTx4sX+/v46OjqrV6+eNGkSQmjWrFnixpkJy8zMtLW1HThw4O3bt3Nycrhc7sSJE2/cuIEQUlNTu3nzpq6uroWFhY6Ozp07dy5duoTn6RS5UBJqAtAz5DZyHnwCYB4l0DFI9nmURKaw2bx5M0KInDITr3ONJ8Vcvnw5h8Mhd8Tvjg8ePEgQxKJFi9TV1clNkZGRCCE8e6WTk5OU8yjV1dVRKJSZM2eSJR8+fHB3dxeu8/TpU4TQd999RxCEq6urgYFBc3Mz3rRjxw4KhZKXlycu/pEjRxBCeA5L6fWV+WvwFFSynl1rzc3NkyZNOnr0KFny4cMHOp0eFRXVycifmNYXqlv1lfsQ9B7wvBMA0Oe1tLR8/PixqanpwYMHa9eu1dfX9/DwQAgZGRlVVFQkJycLBIL3798LP4ZUV1cvLi5+9epVTU2NQCCQ8JZWni+LPz1GRkbBwcHBwcG1tbUdDtLc3JycnFxTU+Pm5kYWBgUFWVhYeHl5dUUzPxFtXigAehXIO0FftWfPHiqVimct6cyftB4UHh6uqKiITwGXJCcnq6uriwy86KTuiNndRF5x7t+/Hy+uM3LkyBcvXhw+fNjX1xch9NVXX+HJzBsaGszNzRkMxqRJk4YOHfr333/j7pirVq2aOnWqu7u7iYlJSEgIfpc9YcKEwsLClStXamlpDR8+fPr06RUVFZLb01deFvdOGzdudHFxcXNzEx5gJJPU1NSkpKSUlBRydFd0dPT9+/cvX77crcup9zmtLxQAvU5PP3AFfYk079n9/PzU1NSE77F+/fopKyubmZl5enoWFRV1YXsWLFiAD1FTUyOyacuWLRoaGnirtrZ2SUkJuQl3dEMIcbncLlzppGNmz54t/C+R/Pjhw4cuP0QXxpQV6s71ipYvXy78Mr079MKXxX3u/eYff/zh7+/fJaGSk5PDwsKampq6JBrojD53H4IeB887QReLjIx89uwZ/tnExIQgiOrq6p07dz569Gjv3r2TJk0ipFiX5YcffqBQKOTaKh2wbds2vDuFQnn37p27uzs5LuSff/5JSkoyMDAoLi7+5ptvOnyI7vDtt99yOBxXV1cyae4AkavXJTF7OcmDfjoPXhZ3nr29/Y4dO7ok1OzZszdu3CgySSoAoE+AvBN0OxaLtWLFCi0tLYTQy5cv280mi4qK9u7dK9MhxM0yiBDy8/NDCKWmpm7ZskWmmD1i7ty5lZWV586d63CE1lev8zEBgpfFAADQFSDvBHKCZ9JmsVh4oZQ7d+7Y2dkNHDiQSqWyWKzRo0fjl/jBwcFmZmZ4LkNDQ0M8CzdCKDExEb8fZ7FYhoaG69atEw6ekZHh5OSkrq6uoaEREBAgvGnVqlX48VJ4ePiVK1daN6ylpWXHjh3Dhg2j0WhqamozZ87EK8ccO3ZMWVkZd77MysrKz8+fPn06g8HYt2+fkpIShUJhMpk3btxwdnZWU1NTV1cPCgp6/vy5p6envr4+m82ePXs2ueayuJMVIdJjNT09ndJKeHi4TFevdS9Yced75MgR4fNycXHR0NBofT17m02bNsXFxVVVVRkaGiYmJnbrsUJDQ728vPCvoAPs7OxOnz5Nrhd/8eLFxsbG1NRUkX4pAADwKevpF/2gL5FyHiVyym78nr22tnbXrl0IISUlpVOnTuE6Z8+eHTNmzN27d6urqx0dHRFCCgoKL168IAgCDxlBCL18+RJXjo2NxRVOnz5dX18fGxs7ceJEQqh/5507d2pra93d3fHH27dvEwRRU1ODg9TU1ODRxBoaGm/evCEIIiUlxcDAAAfHD0SNjY2Li4vxwneqqqpv374lCOLkyZM44I4dO8jkoL6+njzujRs3ampqcPsRQlFRUTU1NeTjxujo6HZPVqR/p3CP1Zs3b06bNq2srKyhocHQ0BAhpKKigvtoynT1RHrBSjhfydezM1B39u/8b4J+daA3gPsQyAqed4Ju9PTpUwqFwmazfX196XS6l5fX559/Tm5dvny5lZWVsrLynDlzEELNzc0i88tg9fX1mzZtQgg5ODjMnz+fTqd/++23Iu8lTU1NWSwWXiAbIfTo0SPhrWw2OzExkcFglJeXu7q6Ci+uWFdXh5PamTNncrncpUuXIoQqKyvx9JCkX3755ciRI5WVlTY2NsLllpaWbDYbtx8hpKury2azyZHjT548kfVkhXG5XC8vL01NzUOHDr18+RIh9MMPP5B9NDsQUPrzlXw9AQAAgI6BvBN0I/y8UyAQPHny5PPPP4+KijI2NsYvQ93c3HDSg/631jYSs9z2nTt3cI86vNQHQojNZv/999+ta5IrGeIFYISZmZnhfCsjI8Pf358sJyfHwUs8a2lp4Yz2zp07wrv7+fnNnTuXw+H8888/5Kt/Etl+giCEP5LNkP5khQ0ZMmTmzJm1tbX4qaS2tjbZu6BjAaU/X0zC9QQAAAA6APJO0O0UFRWHDRv2888/I4Tq6uqWLFnS0tJy9erVr7/+WldXl8lkSp5akpxbsX///p1pxnfffYfnEo+JiUlOTsaF5PBkMnvDaWXXTggq/cm2Fh0dXVZWhhDaunUrOR6lwwHlc74AAABAmyDvBHKiqanJYrEQQlVVVdeuXZsxY8aVK1dsbGxevXp16tQpCTvicUgIIdxfszP279+PV4X56aefcAmXy8U/NDY24h/w40CyvPNyc3OlP1kRHz58iIqKQggZGxsvWbIEIZSdnd2ZgHI4XwAAAEAcyDuBnJSWluLx3XgUCx7ePn/+fC0trX79/s99KDIpEh55jRDKzMzsZBsYDEZiYqKysjJZYmhoiNewKS0txf/FDRs+fHgnj0XKzs6WcLKShYaG4mw7NDRUUVERIfTdd99JDihhSikkl/MFvc3YsWMVFBQsLCza3Hr58mUOh/Pbb7914RGvXbu2ceNGhFBERMSwYcMYDAaLxRo2bFhgYGB1dTVZLT09feLEiUwmk8vl+vv7k9+FhP36668RERHdPT8rqbGx0dvbW1tbm8lkXrlypWsvzpIlS/AUGffv35d+r5aWlpiYGJGe5QghgUAQFhZmZGSkpKSkqqpqZmYmboo66WsCIAeQd4JuRBAEntPn3bt3a9euxYUhISFklnPnzp2Ghgbhla8RQkOGDME/ZGRk1NfX0+n0DRs2IITi4+NPnjwp/HerA4YOHXro0CHyI51OX7NmDULo999/LykpwcNr1NTU8MPFLmFsbIx/aPNkJXjz5g1eX9HKysrZ2bmuru7333+vrKyUHFDk6on8LZfD+YLe5u7du1OnThW3lZBiHQeZbN26dc+ePXgs4M2bN5cuXfrmzZvS0tKQkJCIiAhnZ2dcLTc3197e3s7O7v379xcuXDh27NjKlStbR3NwcKDT6XZ2dpWVlV3bzjbt2rXrypUreXl5u3fvrq2t7dqLc+TIEZEBfO3Kz8+fPHmyj48Pj8cT2eTq6nrixInTp0/zeLwnT54MGTJEXG8Z6WsCIA89Opoe9DEdWycTU1ZWtre3v3TpEq4WEhKio6NDo9FGjx69Z88eXEdNTS03N7exsXHx4sX9+/dnMBjW1tYFBQUEQRw/ftza2prNZisoKGhra8+fP//w4cPkqHY7O7v6+no8NT1CSEVF5csvv8RDvzkcjoeHh0gjV61aRc6j1NTUFBwcPHjwYEVFRVVV1VmzZj169IggiKNHj7LZbByQxWKtWbMG1xc5bklJibq6unD77e3t8UcqlXrw4EEJJzt37lxyzRUzMzO8XDv+aGhoSGbqwkaPHi3T1VuyZIlwTAnnK/l6ZmZmdubOQTCPUleTaf4aOzs7CwuLbm0PFh4ePnTo0Pr6evzR0dGR/JkgCBcXF4RQcXExQRCurq6GhoYtLS14U2RkJIVCefLkSZthvby8JkyYIBAIurn5xNixY+fPn9998c+ePYsQys7ObnMrn88/duzYt99+iz/ev39/7ty5p06dsrCwGDVqlEgcCoXy4MEDaY7YZs2GhobPP//8r7/+6tB5/H8wjxKQFeSdQAZSzt+JNTU1NTY21tbWVlVV8Xi8bm0Y6OUg7+xysuadY8eO7db2EP9bxf7s2bPiKuCvUs+ePRMIBGw2W/gLIZ6ra8eOHW3uWFFRwWAwIiMju77R/xeXy120aFH3xcfLhrXOOxsaGvbv329mZubr64vzcmHjx48XyTsnT548ZswYaY4ooWZWVpazs/PEiRN///13qc9AFOSdQFbwnh10FwUFBSUlJRaLpaKigvsUAgB6SkFBwbBhw1gsFoPBmDRpUnp6OkIoPT1dX1+fQqHs27cPV7t58+bw4cM5HA6dTjc3N//jjz9weVpa2rhx45hMpoqKirm5eZvdXfbs2UMQhIODg7g25Ofnq6qqGhgYvHjxora2Vl9fn9yE+4c8ePCgzR3V1NSmTJmye/dugiAQQleuXFFRUQkNDe3gtWjLn3/+aWRkVFJScvz4cTzrsMjF+fnnn9lsNoVCUVNTS05OvnfvnoGBgYKCAp5Qorm5ecuWLfr6+gwGY+TIkeSCZARBREZGmpiY0Gg0Doezfv16kePW1dVFR0dbWVmVlZWlpaVFRUW1O8iPz+dnZmaK67ArfU1LS8uEhIRjx44lJSWNHz8+MTGxpaWl3ZgAdBLknQAA8OlTU1O7cuVKVVXVvXv3BALBtGnT8vPzbW1tb926JVyttLTU1dX11atXxcXFbDYbL2FVV1fn4ODg7OxcUVGRn58/dOjQNqd0vXTpkomJCTnbF0kgELx9+3bfvn3Xrl3bu3evkpLSu3fvEELCI/zodDqDwcDD3dpkaWn59u3bnJwchBAeZtS1SdK0adMKCgoGDBiAn3fW1taKXBwPD4+7d+8ymczZs2fPmTPHyspqwYIFhw4dOnPmDEJow4YNO3fujImJKSkpmTVr1vz58+/du4cQCgwM9Pf3X758eWlp6bt373BXdayqqio0NNTGxoYgiMzMzK1bt5I9diQrLi7m8/n//vvv1KlTuVwunU43NTWNjY0lWvVGlabm0KFDjx07lpiYePPmzXHjxp08eRKPNQSgmyj2dAMAAP8JMTExCQkJPd2KT0dmZqa1tbX09ZWVlQcNGoQQGjFixOHDh0eOHHno0KHIyEiRavi1Kf7ZwcFh06ZN79+/Lysrq66uHjFiBJ1Op9PpSUlJrePX1dW9fPly5syZrTfp6emVlpZqaGjs3LkTL4KFh7uRnZsxKpWKZ/VqEx5O9/DhQwsLixkzZnRyfGHHmJqaxsTELF++fNq0af369WtsbPz+++8RQvgtuaOjo5OTE0IoICBg165dcXFxI0aMiImJ+eKLL3x8fHAEMrMUCASjRo0yMDBIT08Xzr+lgUcFaWpqBgUFDRs2TEFBYceOHWvWrFFVVSWXupW1pp6e3o8//vjkyZMvvvjit99+O3/+fAevEQDtgeedAADw32Jubs7hcMS91CbhcWbNzc2DBw/W0tJauHBhUFCQuCl4ysrKCIJo/bATIVRYWFhWVnbmzJnjx49bWlqWlZXh1QpEnqvx+XwJHXJwZAkPROVj2bJlzs7OK1asOH/+/M6dO3Hh06dPeTyemZkZ/shgMLS1tfPy8goKCng8np2dXes4VCo1Jydn2rRpkyZNiomJwXPMSQnPKzdixAgbGxt1dXUOh7Nt2zYOhyM8U4esNYuKitauXfvNN9+Eh4fjJ7gAdBN43gm62NixY7OysszNzWWao04a33333dmzZxsbG/HkSl0bXD6ioqJ27tz5/v37AwcOrFixAiF0+fJld3f3U6dOzZo1q/PxuzZam86cORMTE5OXl6eurv7555+Hh4dra2tLs+O6devmzZvXTa36D8JjwzuMSqW2ubDqpUuXIiMjc3Nzq6uryQoMBuP69esbNmwIDQ0NDg6eN29eXFycSI6IZ0wj11YVOZampqa9vb2hoeHQoUPDwsJWr16NEBJ+Zsnj8RoaGiR0bcSHw0fpWaGhoYmJiXgVMQxnjQEBAQEBAWQhl8vFc5xpamq2GYfD4QQEBKxbt+7gwYPW1tYuLi6enp5tTgYiAl+lDx8+kCVKSkoGBgbPnz/vQM1nz55FREQ8evTIz88vOjpapgmGAegAuMNAF5M8WWBnxMXF+fn5dUdkufHz8xPpTte6S1ZndG201uLj4xcsWODi4lJUVHTx4sUbN258/fXX0Busz2lqaqqoqBAe1oO9efPG0dFRW1v79u3bVVVVERER5KYRI0b89ttvxcXF/v7+8fHxeBktYTgvlDzBu5GRkYKCQm5urqGhobKy8uvXr8lNBQUFCKGRI0eK2xf3KO3xEYoCgcDb2zs6OjojI2P79u24EGeWMTExwoN2MzIy8NfjNufDJ7FYLF9f37t37/bv33/y5Mnr168vKSmR3AY2m21sbPz48WPhwqamJg6HI1PN7OxsV1fXxYsXOzo63r5928XFBZJOIAdwk4FuIXnVnNbq6+tbL8jxXzBjxoyqqqoOP54UuW6djNaun376aeDAgevXr+dwOBYWFj4+Pvfv3799+3Y3HQ50k7///rulpWX06NEi5Q8fPhQIBKtWrRo8eDCdTif/FRcXF+PcRVNTMzw8fPTo0SKpDEJIS0uLQqFUVVWRJeXl5XisNyk/P7+5uVlPT09RUXH69Ok3btwgxwalpKRQKBQJY+Fx5AEDBnTwnLuIp6fn0qVL161b5+PjExISkpGRgRDS09Oj0+mt3/CYmZn169cvLS2t3bB0On3VqlVZWVmmpqbCY4/EcXV1zc7OfvHiBf7I4/Fev36NFwGWsmZjY6Ovr++yZcvS09Pb7JULQDeBvBN0C3IGcikdPXpU+L2VZLImtZ8wma5b5xUWFnK5XPL66+npIYSEn1qBXovP51dVVTU1NWVlZXl5eRkYGHh4eIjUwU9Ar1271tDQkJ+fT36jKC4uXrFiRV5eHp/Pz87Ofv36deshTUwmc/DgwcKrZ7FYrKtXr16/fh2/ss/Ozl60aBGLxcKDbAIDA0tLS7du3VpXV5eRkREZGenh4WFiYoIQcnNzGzBgQFZWlnB8HBmnVikpKV0+j5I0YmNjdXR05s6dixAKCwsbPnz4ggULqqur6XQ67gW0f//+6urq5ubmoqKikpISTU1NZ2fnxMTEo0ePVldXP3jwoHXHSmFUKnXx4sXHjx9vtyU+Pj74N/jmzZvy8nJ/f//6+nqcsIpcPXE1aTTa9evX2+x7CkD3kutsoaCPk3LeeDs7OzU1NTyjCp1Ot7W1vXnzJt5048YNU1NTFRUVGo1mZmZ25coVgiC8vb2VlJTwDTlkyBBc88SJE2PGjKHRaEwm08DAIDg4mCCIzZs39+vXLykp6auvvlJRUdHW1j569KjkxsTGxjKZTAaDkZyc/NVXXykrK+vo6Jw5cwZvbWlp2bVr17Bhw/DKxbNnz8YrpkRERDAYDDabXVpa6uPjM3DgwBUrVjCZTAqFMnr0aC0tLUVFRSaTaWlpaWtrq6urS07ORx63zTMlCCI/Px8hdODAAYIgbt68iVO3vXv3kptEXL16VcrrJhJNwtlJviYS2Nvb6+npkR9/+uknhFBGRka7OyKYN76ryTRfd1xc3NSpU/F9q6Gh4e7u/vr1a4Ig9u7di7vnMplMBwcHgiD8/f3V1dVVVVVdXFzwvJX41rKxsVFTU1NQUBg4cODmzZubmppaH8XLy4tKpQovEuHg4GBoaMhms2k02pAhQ9zc3B4+fEhuxXOC0mg0Lpe7fv36hoYGXO7o6IgQ2rJli3DwGTNm6Ojo4PWNLl++rKysvH37dtkumUSvXr2ytLRECCkqKo4ePToxMVHk4syaNYtCoairq9+6dYsgiHXr1uG30hwO5969e42Njf7+/vr6+oqKipqamk5OTrm5uQRB1NTULF26VENDg81m29rabtmyBSGkq6ubk5PTbpMyMjImTpxI9nnV1ta2sbFJS0vDWwsLC93d3dXU1Gg02rhx41JSUsRdPXE1uwTMGw9kBXknkIH0eefgwYNfvnwpEAgePXo0fvx4Op3+7NkzgiASEhKCgoIqKirKy8utra01NDTwLk5OTmTGSRBETEwMQig8PLy8vLyiouKnn35asGABQRCbN29GCP3111+VlZUVFRXTp0+n0Wh1dXWS20PuVVVVVVZWNmnSJBaLxefzCYLYsmWLkpLSyZMnKysrHzx4MHr06P79+797947cy9vbe+/evXPnzn3y5MnWrVsRQrdv366rq/vw4cNXX32FELp06dL79+/r6uq8vLwQQvfv38cHFXemwnknQRCFhYXCeeeGDRvw6ZSUlKipqdnY2DQ3N0t/3YSjSXN2bV4TCVJTU6lU6p49e6qrqx89emRqavrll19K3gWDvLPL9cK/93i9opMnT3YyTnNz86RJk4S/Un748IFOp0dFRXUy8n9B66vXrXrhfQh6Ocg7gQykzzuFV3XD07X4+fmJVAsLC0P/m35FOH/i8/mqqqpTp04lazY1NeGlSnC2RK74fOLECYQQXl5cApG9YmNjEUJ4ihM2m+3m5kbWvHPnDkKIfLYqvBdBEDjvrKmpwR/x6zDy+Q3e99y5c60bIHymEvJOYY6OjnQ6PS8vT3I0CXmnTGdHXhPJV5IgCOERu7q6uoWFhe3uQkDe2Q1659/7sLAwY2Nj8t9IBzQ1NSUlJVlYWAh/n1yzZo21tXW734tAm1evW/XO+xD0ZtC/E3Q7cZMFkrMDipQ/ePCgsrLyyy+/JEsUFBS8vb1bR8YR2pwORgL8blogEOTm5tbW1lpZWZGbxo4dq6SkJOVAGRyHHM0toTHizlSc8+fP//LLL9u2bcPd3ToWTaazI6+J5JibN28+dOjQX3/9VVtb++LFCxsbmwkTJuBkFwCE0MaNG11cXNzc3IQHGMkkNTU1KSkpJSWFnAo0Ojr6/v37ly9flrXX+H9Q66sHQG8D83cCeSAnC2xzdkAReFY/VVXV7m5VZWUlQojNZgsXqqqq1tTUdD64NGfapvLyck9Pz7Fjx/r6+nYmWpefXUlJSURExMaNGz///HOEkKGh4eHDh9XU1CIjI/fs2dOxmODTExoaevXq1fDw8B07dnRgdzs7O+HBLhcvXmxsbExNTRVZ3Ai0SeTqAdALwfNO0O3IyQIlzA4obODAgej/znXcTXBqK5KHVVZW6urqdjKylGfaJm9v78rKyri4OPIPbceidfnZ4Ulw8G8HU1FRUVdXz83N7VhA8Kmyt7fvWNLZ2uzZszdu3AhJJwCfDMg7QbcjJwsUNzugiEGDBqmrNDSlAAAgAElEQVSrq1+9erW7G2ZmZsZms+/du0eW3L59m8/njxkzppORpTzT1i5dunT69OnAwMARI0bgkvXr13csWpefHU5YhSe1rqmpqaiowIPoAQAAgHZB3gm6RZuTBYqbHRAhpK6uXlxc/OrVq5qamn79+m3atOnGjRteXl5v375taWmpqalpPU9159HpdF9f3wsXLpw6daq6uvrhw4crV67kcrnLly/vZGQJZypBdXX1ihUrLCws8Dx8DQ0N9+7du3//vpTXTeT9e5efnaGh4dSpUw8fPnzjxo36+vrCwkIc6vvvv+9YQAAAAP85PT2wCfQlUo5nFzdZICFmdsA3b95kZWUZGBgwGAxbW1s80c++ffvMzc3pdDqdTre0tIyNjcVzaiKEjI2Nnz9/furUKbyWsa6uroQh7XiuSnKvQ4cOqaioIIQMDAyePXvW0tISGRlpbGxMpVLV1NQcHR2fPn1K/G/+ToSQnp4enhdm9+7dOM6gQYNu3ry5Y8cOvNbcgAEDTp8+fe7cObySipqa2tmzZ8Wd6dq1a3E1Fos1d+5ckQkCW689iBCaPn26lNctICBAZC5GcWcn+ZpI+M1++PBh7dq1RkZGNBqNzWZPnDjxl19+kebOQTCevavBOGLQG8B9CGRFIbp5QWfwKTl//ryrqyvcM0BWFAolPj5+3rx5Pd2QrnTt2rW//vorPDw8IiIiLi7u9evX/fr109PTc3FxWb9+PU7lEULp6en+/v7Z2dkcDufbb78NDg6m0WgioX799dcnT574+flJ35HRxcUFIZSQkNCFZwSArOA+BLKC9+wAACCzrVu37tmzZ9OmTQihmzdvLl269M2bN6WlpSEhIREREc7Ozrhabm6uvb29nZ3d+/fvL1y4cOzYsZUrV7aO5uDgQKfT7ezs8CwEAADwqYK8E/R5eXl5FPHc3Nx6uoF9Rl+8kvX19TY2NnIOsmPHjnPnzp0/f15ZWRkhpKSktHr1ak1NTTab7eLiMmfOnD///BMPwAoJCdHW1t62bRuLxZowYYK/v//PP/+cl5fXOqa3t/eoUaOmT59OzggLAACfHsg7QZ83bNgwCV1Jzp0719MN7DP64pU8evRoWVmZPIMUFBQEBgZu27aNTqfjkgsXLpA/I4R0dHQQQrW1tU1NTZcuXZoyZQo5BcHXX39NEMTFixfbjBwUFHT//v3du3d3/EwAAKB3g7wTANArEAQRHR1tampKo9HU1NTmzJmDnwt6eXkpKSnhIVMIodWrV7NYLAqFggc5+fr6Pn/+nEKhGBkZ7dmzh06na2lprVixgsvl0ul0GxsbPPxf+iAIoStXrqioqISGhrbZzj179hAE4eDgIO5E8vPzVVVVDQwMXrx4UVtbi6cjwIYMGYIQar12F6ampjZlyhS8JGwHLiAAAPR+kHcCAHqFoKCgjRs3bt68uays7MaNG4WFhZMmTSotLd2zZ4/wgKTY2Nht27bhn3fv3j1r1iy8Qn1BQYGXl5eHhwePx/P29n716lVWVlZTU9O0adMKCwulD4L+twZpS0tLm+28dOmSiYlJ63UIBQLB27dv9+3bd+3atb179yopKb179w4hhN/FY3Q6ncFglJaWirsIlpaWb9++zcnJkeXKfQquXbu2ceNGhFBERMSwYcMYDAaLxRo2bFhgYCBewAxLT0+fOHEik8nkcrn+/v6NjY2tQ/36668RERHSL0srrLGx0dvbW1tbm8lkXrly5fLlyxwO57fffuvweQlbsmSJsrIyhUK5f/++9Hu1tLTExMS07gciEAjCwsKMjIyUlJRUVVXNzMxevXrVZgTpawIgB5B3AgB6Xn19fXR09Ny5cxcuXMjhcMzNzQ8ePPjhw4dDhw7JGkpRURE/NB0+fPj+/ftramri4uJkijBjxozq6urAwMDWm+rq6l6+fIkfW4rQ09PT1dUNCgrauXOnq6srQghnRSJD1KlUan19vbhDGxsbI4QePnwoU4P7ut4zSGvXrl1XrlzJy8vbvXt3bW1t1z54PnLkyOHDh2XaJT8/f/LkyT4+PjweT2STq6vriRMnTp8+zePxnjx5MmTIkNra2jaDSF8TADmAvBMA0PNyc3Nra2utrKzIkrFjxyopKUk55b44VlZWTCazzXE8HVNWVkYQROuHnQihwsLCsrKyM2fOHD9+3NLSsqysDHf6FBknxOfz8dSwbcKRJTwQlSf5jNnqVYO0kpOTraysVFVVly1b5uzsPGPGjKqqqlmzZskUpMMEAkFcXNyiRYvwx5ycnA0bNqxcudLCwkKk5rlz55KTkxMSEsaPH6+oqMjlci9evGhmZtY6priajY2NdnZ2169f7/azAuD/grwTANDz8KMpNpstXKiqqiqyvnwH0Gi09+/fdzIIqaGhAcdsvYlKpWpqatrb2587dy43NzcsLAx3JxV+Tczj8RoaGrhcrrj4OCXFR+lxchiz1dsGaRUVFVGpVJl2kYm4RW4bGxsPHDgwevTo3Nxccmn7UaNGJSUlLViwoPX9hiubm5u3e0RxNWk0WlRU1IEDB2xtbS9duiT7qQDQQZB3AgB6nqqqKkJIJMusrKzEi8J3mEAg6HwQYTgvlNx30MjISEFBITc319DQUFlZ+fXr1+Qm3H905MiR4vbl8/nkUbpQ7xmzJUJug7QkjxVDCP35559GRkYlJSXHjx+nUChsNjs9PV1fX59CoeAVwn7++Wc2m02hUNTU1JKTk+/du2dgYKCgoDB//nyEUHNz85YtW/T19RkMxsiRI/HSbvjKR0ZGmpiY0Gg0Doezfv16kePW1dVFR0dbWVmVlZWlpaVFRUVJ+FqC8fn8zMzM1g9BZa1paWmZkJBw7NixpKSk8ePHJyYmiuvTDEAXgrwTANDzzMzM2Gz2vXv3yJLbt2/z+fwxY8YghBQVFUVWn5dSamoqQRDW1tadCSJMS0uLQqFUVVWRJeXl5TjzIOXn5zc3N+vp6SkqKk6fPv3GjRvkn/OUlBQKhSIhzcKR8WKqXaj3jNkSIbdBWpLHiiGEpk2bVlBQMGDAgEWLFhEEUVtba2tre+vWLbKCh4fH3bt3mUzm7Nmz58yZY2VltWDBgkOHDp05cwYhtGHDhp07d8bExJSUlMyaNWv+/Pn4Zg4MDPT391++fHlpaem7d+82bNhABqyqqgoNDbWxsSEIIjMzc+vWrerq6uKaJ6y4uJjP5//7779Tp07F3wFMTU1jY2Nb90aVpubQoUOPHTuWmJh48+bNcePGnTx5EmaQBd0K8k4AQM+j0+m+vr4XLlw4depUdXX1w4cPV65cyeVyly9fjhAyMjKqqKhITk4WCATv378XfoKorq5eXFz86tWrmpoanFa2tLR8/PixqanpwYMHa9eu1dfX9/DwkClISkqKuGdjTCZz8ODBRUVFZAmLxbp69er169erq6sFAkF2dvaiRYtYLJaPjw9CKDAwsLS0dOvWrXV1dRkZGZGRkR4eHiYmJgghNze3AQMGZGVlCcfHkaV5fyq9XjVmS5g8B2lJGCsmPVNT05iYmOPHj58+ffrs2bONjY3ff/89QqihoWH//v2Ojo5OTk6qqqoBAQFUKjUuLq6+vj4mJuaLL77w8fFRVVVlMBhkZikQCEaNGnX16tX09HRfX18WiyV9M/CoIE1NzdDQ0Nzc3NLS0jlz5qxZswZnwB2rqaen9+OPP548eXLDhg0i36MA6FqQdwIAeoWtW7eGhYUFBwf3799/ypQpgwYNSk1NxX+PV61aNXXqVHd3dxMTk5CQEPwaesKECYWFhStXrtTS0ho+fPj06dMrKioQQg0NDebm5gwGY9KkSUOHDv37779x9ziZgkgwY8aM3NxcMt2h0+kTJ05csmSJjo6OsrKyi4vLoEGDMjMz8SCPESNG/PHHH1evXtXQ0HByclq8ePGBAwfwjnw+v6ysTKR74t27d3V0dCS8iO+AXjtmqy8O0sLjjVasWHH+/PmdO3fiwqdPn/J4PHJYD4PB0NbWzsvLKygo4PF4dnZ2reNQqdScnJxp06ZNmjQpJiamrq5O+jbg+3nEiBE2Njbq6uocDmfbtm0cDqf1FwnpaxYVFa1du/abb74JDw9vnZUC0IUUe7oBAACAEEIUCsXPz8/Pz6/1JnV1dZGBt+SffD09PZHJCJWVlYWfR3YgyNdffy08GEiEp6fn/v37k5KSFi5ciEvEDW3BJk+e3GaGl5iY+NlnnxkYGJAl5eXlf/311/bt28WNPumYXjtmS5pBWoaGhkOHDg0LC1u9ejXqHYO0QkNDExMThQdL4awxICAgICCALORyufg+1NTUbDMOh8MJCAhYt27dwYMHra2tXVxcPD091dTU2m0APuUPHz6QJUpKSgYGBs+fP+9AzWfPnkVERDx69MjPzy86OrpfP3gaBboX3GEAgE9KxyYMl56RkVFwcHBwcHBnJkFsbm5OTk6uqakRXvU+KCjIwsLCy8urK5r5//XaMVt9cZCWQCDw9vaOjo7OyMjYvn07LsSZZUxMjPC6shkZGfgZbZuT25NYLJavr+/du3f79+8/efLk9evX40mjJGCz2cbGxo8fPxYubGpq4nA4MtXMzs52dXVdvHixo6Pj7du3XVxcIOkEcgA3GQAAyGbjxo0uLi5ubm7CA4xkkpqampSUlJKSQr5ljo6Ovn///uXLl7t8Hp9eO2arLw7S8vT0XLp06bp163x8fEJCQjIyMhBCenp6dDq99SpEZmZm/fr1S0tLazcsnU5ftWpVVlaWqamp8NgjcVxdXbOzs1+8eIE/8ni8169ft9ktWFzNxsZGX1/fZcuWpaenz5w5s90jAtBVIO8EAHwiNm3aFBcXV1VVZWhomJiY2K3HCg0N9fLyCg8P79judnZ2p0+fJuceunjxYmNjY2pqqjSvWWXVq8ZsCTdMnoO0JIwVk15sbKyOjs7cuXMRQmFhYcOHD1+wYEF1dTWdTv/uu+/Onj27f//+6urq5ubmoqKikpISTU1NZ2fnxMTEo0ePVldXP3jwQPJYLiqVunjx4uPHj7fbEh8fHwMDAw8Pjzdv3pSXl/v7+9fX1+OEVeRSiKtJo9GuX7/eZt9TALoXAYDU8KR0Pd0K0PcghOLj43u6FZ8UZ2dnZ2dnKSu3tLRERkYaGxtTqVQ1NTVHR8enT5/iTeXl5VOnTqXT6YaGhp6enniCSSMjozdv3mRlZRkYGDAYDFtb23fv3i1fvpxKpero6CgqKqqoqMyZM+f58+eyBhFpmJeXF5VK5fF4ZImDg4OhoSGbzabRaEOGDHFzc3v48CG5NS0tbdy4cTQajcvlrl+/vqGhAZc7OjoihLZs2SIcfMaMGTo6Oi0tLQRBXL58WVlZefv27eIu0atXrywtLRFCioqKo0ePTkxM3Lt3L/5iwGQyHRwcZs2aRaFQ1NXVb926RRDEunXr8FtpDodz7969xsZGf39/fX19RUVFTU1NJyen3NxcgiBqamqWLl2qoaHBZrNtbW23bNmCENLV1c3JyWn3t5aRkTFx4kSyA6u2traNjU1aWhreWlhY6O7urqamRqPRxo0bl5KSIu5SiKvZJWS6DwEgCIJCdOn6s+DTdv78eVdXV7hngKwoFEp8fLzwLI+gk1xcXBBCCQkJcjviihUrEhISysvLuzBmQUGBqalpXFwcOUirY1paWj777DMPD4/FixfjkvLycl1d3e3bt/v6+nZFS/uM1peiW8n/PgR9HbxnBwAAIJUuH7PV5wZp9XJtXgoAehXIOwEAAPSYvjVIq5drfSkA6G0g7wQAANCObh2z1YcGafVyIpcCgF4I5o0HAADQjrCwsLCwsO6Lb29vb29v3yWhZs+ePXv27C4JBQDocvC8EwAAAAAAyAPknQAAAAAAQB4g7wQAAAAAAPIAeScAAAAAAJAHyDsBAAAAAIA8QN4JAAAAAADkAeZRAjLDC6MBIJOYmJhPaTG9uro6Go2mqNhj/wvNzMxE8I8R9LTMzExra+uebgXoS2B9diCDjIyM6Ojonm4FAD0vMTHR2tpaV1e3pxsCQA+bMGGCj49PT7cC9BmQdwIAgMwoFEp8fPy8efN6uiEAANCXQP9OAAAA/4+9+wyI4mr7Bn4GdtnGUgVFBKREBCvGBliiRIyiWBHsvUfEFkRFERRBbMHeS6yIBo0ttmCJGvW2Y0PUADaQ3llg3g/nuefdm7IuCEvx//u0O3PmzNlZhMtTrgMAoAqIOwEAAABAFRB3AgAAAIAqIO4EAAAAAFVA3AkAAAAAqoC4EwAAAABUAXEnAAAAAKgC4k4AAAAAUAXEnQAAAACgCog7AQAAAEAVEHcCAAAAgCog7gQAAAAAVUDcCQAAAACqgLgTAAAAAFQBcScAAAAAqALiTgAAAABQBcSdAAAAAKAKiDsBAAAAQBUQdwIAAACAKiDuBAAAAABVQNwJAAAAAKqAuBMAAAAAVAFxJwAAAACoAuJOAAAAAFAFxJ0AAAAAoAqIOwEAAABAFRB3AgAAAIAqIO4EAAAAAFVA3AkAAAAAqoC4EwAAAABUAXEnAAAAAKgCr7obAABQCyxduvT9+/fyR7Zv337p0iXurZ+fn5GRkcrbBQBQmzAsy1Z3GwAAarq5c+euXr2az+fTt/Q3J8MwhJDCwsIGDRrEx8fTtwAAUBaMswMAfNnQoUMJIbL/KigoKCgooK/V1dVHjx6NoBMA4IvQ3wkAoBQrK6uYmJhSTz169KhFixYqbg8AQK2D/k4AAKWMGDGCG2eXZ2VlhaATAEAZiDsBAJQyYsQImUxW7CCfzx87dmy1tAcAoNbBODsAgLJatWr1+PHjYr82o6OjraysqqtJAAC1CPo7AQCUNWrUKHV1de4twzDff/89gk4AACUh7gQAUNbQoUOLioq4t+rq6qNGjarG9gAA1C6IOwEAlNWwYUMHBwc1tf/7zVlUVDRkyJDqbRIAQC2CuBMAoBxGjhxJX6irq3ft2rVBgwbV2x4AgFoEcScAQDm4ublx/Z1cDAoAAMpA3AkAUA66urrOzs4Mw6ipqQ0YMKC6mwMAUJsg7gQAKJ8RI0awLNu7d28dHZ3qbgsAQG2CuBMAoHxcXV3FYvGwYcOquyEAALUMr7obABUXFhZW3U0A+EY5ODjk5+fj3yBAtXBwcGjUqFF1twIqAvsV1WIMw1R3EwAAAFTtyJEjSGFWS6G/s3bDv73q5ebmRgg5evRodTek7ggLC3N3d8f/hwGgLOhzqdUwvxMAAAAAVAFxJwAAAACoAuJOAAAAAFAFxJ0AAAAAoAqIOwEAAABAFRB3AgAAAIAqIO4EUKkzZ85oa2v/8ccf1d2Q/3Hx4kUfHx9CSHBwcNOmTUUikUQiadq0qa+vb3p6Olfs+vXrjo6OYrHYyMjI29s7Ly+vZFUnT54MDg4uLCxUXesBAKCWQNwJoFI1MDPlkiVLQkNDFyxYQAi5du3axIkTY2NjP336FBAQEBwcPHjwYFosKirK2dnZyckpMTHx+PHju3btmjp1asnaXF1dhUKhk5NTamqqSj8GAADUeIg7AVTKxcUlLS2tb9++VVR/Tk6Og4OD8uWDgoIOHz4cFhYmlUoJIRoaGtOnTzcwMNDU1HRzc+vfv/+FCxc+fPhACAkICGjQoMHSpUslEom9vb23t/eePXueP39ess6ZM2e2atWqd+/eBQUFlfW5AACgDkDcCVCn7Ny5MyEhQcnCr1698vX1Xbp0qVAopEeOHz/OvSaEGBsbE0IyMzMLCgpOnz7dtWtXbqeQXr16sSx74sSJUmv28/N78ODBunXrKv5JAACgzkHcCaA6169fNzU1ZRhmw4YNhJBNmzZJJBKxWHzixIlevXppaWk1atTo0KFDhJDQ0FChUGhoaDhlyhQjIyOhUOjg4PDPP/8QQjw9PTU0NBo0aEDrnD59ukQiYRjm8+fPXl5ec+bMiYmJYRjGysqKEHLu3DktLa3ly5eX2p7Q0FCWZV1dXctqcHR0tI6OjpmZ2evXrzMzM01NTblTlpaWhJBHjx6VeqGurm7Xrl3XrVtXA+cVAABAdUHcCeUTERGhp6c3bNiwWlFtTdOpU6cbN25wb6dNmzZr1qycnBypVHrkyJGYmBgLC4uJEyfKZDJPT88xY8ZkZ2fPnDnz7du39+7dKygo6NGjR1xcXGho6JAhQ7hKNm7cuHTpUvp63bp1ffv2tbS0ZFn21atXhBC6vqeoqKjU9pw+fdra2losFhc7LpPJ3r17t2HDhosXL65fv15DQ+Pjx4+EEDoWTwmFQpFI9OnTp7I+rJ2d3bt37x4+fFjepwQAAHUV4s5vyODBgxmGYRgmNDS0wpXs2bMnJSXl0KFDSUlJldi2Kqq2tnBwcNDS0jIwMPDw8MjKyoqNjaXHeTyejY2NQCCwtbXdtGlTRkbG7t27y1Wzi4tLenq6r69vyVNZWVlv3ryh3ZbFmJiYNGrUyM/Pb+XKle7u7oQQunRdXV1dvhifz8/JySnr1t999x0h5PHjx+VqMAAA1GGIO78Vnz594nL3bN26VfkLf/nlF4Zh3r59S9+OGjVKW1vb3d1dX1//a9pTRdXWdhoaGoQQmUxW8lTbtm3FYnGp63gqJiEhgWXZkp2dhJC4uLiEhISDBw/u3bvXzs4uISGBTvostk4oPz9fJBKVVT+tWUGHKAAAfGsQd34rdu3a5ezsbGdnRwh5+vTp9evXlbkqPj5+/fr18kcGDhyYmpp6+PDhr2lMFVVb5wkEgsTExMqqLTc3l9ZZ8hSfzzcwMHB2dj58+HBUVFRgYCCdTiqfyzM7Ozs3N9fIyKis+mlISu8CAABAEHd+I1iW3b59++TJk8ePH0+PbNu2rViZ8PBwBwcHsVgskUjMzc1nzZrl7+/fvHlzGjeYm5sLhcLQ0FA+n08H6zMzMw0MDOhrsVi8d+9eQsjFixe1tbXV1NQ2btx4+/ZtJyenhg0b8vl8iUTSpk2bI0eOEEK+WC0hpKioKCgoqGnTpgKBQFdXt0+fPnS4dseOHRoaGvSOV69edXNz09fX19fXX7RokQofZ/WQyWSpqamNGjWqrAppXKg4wbuVlZW6unpUVJS5ublUKv3333+5U3T+aMuWLcu6Nj8/n7sLAAAAQdz5jTh//nxBQUGvXr2GDx9OB0yPHj2akpLCFdi0aZObm9vt27d37NiRlJQ0b968O3fuLF68eMKECbTAmzdvcnNzPT096Ww/KjIykmbVGThw4OjRowkhP/7445QpU4YNGzZ9+vTXr1+npaWdPHkyOTm5Z8+e9+/fHz58+Js3b75YLSHE29vbx8enqKjo7du3c+fOPX36dJcuXd6/fz9hwgS6pCYnJ0ckEu3Zs6dnz57JycnLly+/fft21T7E6hYZGcmybMeOHQkhPB6v1LH4cjE0NGQYJi0tjTuSlJRUbGlXdHR0YWGhiYkJj8fr3bv31atXuSVKZ8+eZRhGwVp4WnP9+vW/sp0AAFBnIO78JmzdunXChAnq6uo6OjoDBw4khOTm5u7bt4+ezcnJoXvVuLq6Dhs2TCgUjho1is/nf7HaZs2a9erVixBy5MiRuLg4Qkh+fv7u3bu9vLxogcmTJ7dt21Yqlfbv358QUlhYeO/evS9Wm5WVtXHjRkJInz59jIyMJk6cSAhJTU3dvn27fDEbGxuJRMIFrE+ePFHyadQiRUVFKSkpBQUFjx498vLyMjU1HTNmDCHEysoqOTk5IiJCJpMlJibKd0Pq6em9f//+7du3GRkZMpns7NmzZeVREovFFhYW8fHx3BGJRHL+/PnLly+np6fLZLL79++PHj1aIpHMnj2bEOLr6/vp06clS5ZkZWXdvHkzJCRkzJgx1tbWhBAPD4/69esX+3JpzS1atKiSRwMAALUQ4s6678OHD2fPnuVG2EsOtd++fZt2TXXu3Jke0dTU/Ouvv5SpfN68eYSQgoICmiE8PDz8u+++a9u2LSHEw8ODhozkv8tlSBkrZoqJioqiq6RpV5mhoSENgkvt0eSmJ9JR3Rpuw4YN7dq1I4R4e3v369dv06ZNa9euJYS0bNny9evX27dvnzNnDiHkp59+io6OJoTk5ua2aNFCJBJ17ty5SZMmf/31F/2806ZN69at29ChQ62trQMCAuhYtr29fVxc3NSpUw0NDW1tbXv37p2cnKy4PS4uLtzTJoQIhUJHR8cJEyYYGxtLpVI3N7fGjRvfunWrefPmhJBmzZr9+eef58+f19fXHzRo0Lhx4zZv3kwvzM/PT0hIKJZD/s6dO8bGxgoG4gEA4FvDq+4GQJXbuXNnbm5uyXmBdHVRp06duOikXr165a38hx9+aNeu3Z07d7Zv37548eLNmzdznZ3nz59fu3bt48ePk5OTy7W4hE7xJHLRqlAolMlk3PHa6+eff/7555/lj0ybNo17TZN3yp+VSqXy/ZEcPT29y5cvyx9ZuXIlfWFiYsJlCSCE9OrVS34xUDEzZszYtGnTsWPHRowYQY+Utf8Q1aVLF5q7vpjw8PAffvjBzMyMO5KUlHTp0qVly5Zx+xsBAACgv7OOKyoq2rFjx7Fjx1g5XDZHmlCpYcOG9G1GRkYFbjF37lx6raenZ2xs7IABAwghUVFRLi4u586dc3BwePv27f79+5WvkFsiTXNGEkJoh5yCpdN1leJFP1/PysrK39/f39//a2L6wsLCiIiIjIwMDw8P7qCfn1/r1q09PT0ro5kAAFBHIO6s486dO5eVldWnTx/5gxMmTFBTUyOEhIeHJycn02XjhJBbt24Vu1yZzqpBgwZZWFgQQvbt2zd9+nQej0cIuX//Ps31OGzYMENDQ3o7Jas1NzenA8c09eOnT59oVba2tl9sDJSXj4+Pm5ubh4eH/AKjcomMjDx27NjZs2e5VKBr1qx58ODBmTNnlJklDAAA3w7EnXXc1q1bhw8fzg1YU6amps7OzuS/q4u0tbXnz59PCDly5Mhvv/0mPyzLbWZz8+bNnHNUcwwAACAASURBVJwcrgNSnrq6+qxZswghYrGYGyame9UQQm7fvp2bm1tssFhxtUKhkA5Gnzp16sOHD3Q5ka6uLrcK/luwYMGC3bt3p6WlmZubh4eHV+m9li9f7unpuWLFiopd7uTkdODAAW6/+BMnTuTl5UVGRurq6lZeG2uxixcv+vj4EEKCg4ObNm0qEokkEknTpk19fX3l/61dv37d0dFRLBYbGRl5e3uX+m/t5MmTwcHBld4LnpeXN3PmzAYNGojF4nPnzp05c0ZbW5vbZuIrTZgwQSqVMgzz4MEDJS85ePBgu3btpFKpmZnZ2LFj6R6tpVLmoR07dszCwoKRIxQKzc3Nx40b9+bNm5JlRo4cKX+5s7OzVCpVV1dv1qzZwoULi1WloaFhaGj4ww8/hISEyGcI+aIXL17MmDGjWbNmUqmUx+Npa2s3adLExcXl5s2bXJmLFy8OHjzYxMREIBBoamo2a9Zs1qxZ3CJCJdvcrl07iUTCMAyfz2/VqtWzZ8+4Yrt27TI1NWUYpn79+nv27JGv4eHDhx4eHubm5gKBoF69eq1atVq2bFnJT3Hw4EGGYRwcHLgjHh4ejEKnTp1S/ilB3cRCrUUIOXLkiIIC/fr1I4QIhcL27dvLH+/QoQPXEcXj8VasWMGy7N69ezt27Kipqamurt6gQYNhw4axLJuXlzdu3Lh69eqJRKKOHTtOmDCBdmcSQszNzbkKs7Ky9PX1p0yZIn+XgIAAY2NjgUDQpk0bbmdOXV3dqKioL1ZbUFDg7+9vYWHB4/F0dHT69u375MkTlmW3b9/OtdzJySknJ8fQ0JC+1dLSunXrVuU9XaUMHjx48ODBKr5p3UaTvFZ3KyrN4sWL+/btm56ezrKsi4vLqlWrEhISMjIywsLC+Hx+jx49aLEnT56IRCJfX9/MzMwbN27Uq1dv7NixpVa4bt26rl27pqSkVGIjly9f3qRJk5SUlK1btx49evTUqVNaWlonT56srPoPHTpECLl//74yhenmEcHBwampqffv37ewsGjdurVMJitZUvmHxrKspaWltrY2y7KFhYWfPn3at2+fWCw2NDT8/PmzfBm6X9qpU6fkrz179my/fv1KVkXTTfz1119jxoxhGMbIyOjOnTvKfMYdO3bw+fwuXbqcO3cuJSUlNzc3Jibm8OHDDg4OW7dupWW8vb0JIWPHjr1//35OTk5aWtq5c+e+//57LS2tS5culavNDx8+JIR06NChZEvevn3bsGHD/Px8+YOPHj0Si8UzZ8588+ZNTk7OixcvfvnlFycnp5KXu7i40E6E6OhoesTd3f38+fOpqakymezDhw+EEFdX1/z8/KysrISEhIkTJ/7xxx/KPCLFvvi3D2qyuvP7/RuEf3vVDnFnpVNN3JmdnW1vb1/VlaxYsaJJkyY5OTn07YABA7jXLMu6ubkRQt6/f8+yrLu7u7m5eVFRET0VEhLCMMyzZ89KrdbT09Pe3r7UUKxi2rVrR/+fWUUUx535+fm7du0aNWoUfdutW7eGDRtyj2LDhg2EkOvXr5e8sFwPjQsWOb/88gsh5PDhw/JlDhw4oKamZmxsnJqayh0vK+6Ud/ToUTU1NUNDQ/kLS3Xz5k11dfXu3buX/AbPnTu3fv16lmUjIiIIIZMmTSpWICMjo0mTJvr6+ly4rGSbO3XqRAj5z3/+U6zC+fPnL1q0qNjBUaNGNWzYUP5IXl5enz59ihX7/Pmzubk5nbvv6+tLD3p4eGRlZdHXNO6Ub8aWLVvCw8O7d+8uHzpXAP721WoYZweAb87OnTsTEhKqtJJXr175+vouXbqU7tRACDl+/Dj3mhBibGxMCMnMzCwoKDh9+nTXrl25ec+9evViWbas3AJ+fn4PHjygmcsqRXx8fJXOxC1rPndeXt7mzZvbtGkTFRUVFBRED8bFxRkZGXGXmJiYEELkM9RS5X1oJVlZWRFCig3iOzg4eHl5vXv3ji6XVN7gwYPHjBmTkJCwZcsWxSWXLVtWWFi4YsUKbpCH07NnTzrFaNWqVYSQktuwaWpqzp49OykpaceOHeVqM62W5kXm5Ofn79u3b/LkycUKJyUlpaWlyWdh09DQKDnvIiwszMXFxdXVVSgU/vbbbyzLEkIOHTrEzfMuafLkyYMGDVq1atXmzZs7dep0+vTpskpCHYa4EwBqMZZl16xZY2NjQ7dU7d+///Pnzwkhnp6eGhoa3KzT6dOn01lunz9/9vLymjNnTkxMDMMwVlZWoaGhQqHQ0NBwypQpRkZGQqHQwcGBpotSvpKSDQsNDWVZVsF+TtHR0To6OmZmZq9fv87MzDQ1NeVO0bHLR48elXqhrq5u165d161bR//Snzt3rqytASgFn+LChQtWVlYfPnzYu3cvwzCamprXr1+nc/5oR+OePXs0NTUZhtHV1Y2IiLh7966ZmZm6ujrd16qwsHDx4sWmpqYikahly5a0r5p+KSEhIdbW1gKBQFtbm2b5lZeVlbVmzZq2bdsmJCRcuXJl1apVXLYKCwsL+WiexoV05aK88j60kmiK3FatWhU7vmzZsiZNmuzYsePixYtKVkXRPR3Onj2roEx+fv6lS5f09fXbt29fVpns7Oxbt26ZmprSmLsYe3t7QsiFCxfK1eZBgwY1bNjw8OHDqamp3MHw8PAOHTqUTLHXrl27rKys7t27//333wo+y8GDBwcOHCiVSp2dnd++fXvt2jUFheXZ2dkdPXp0165dx44d69ChQ3h4OLcLGnwTqrGvFb4SwVhDdcM4e6Ur7zj74sWLNTQ0fvvtt9TU1EePHrVp06ZevXofP35kWXb48OH169fnSoaEhBBCEhMTWZYdNGiQpaUld2ry5MkSieTp06e5ublRUVF0UUtsbGy5KinGwsLC1ta25PH8/Pz4+Pj169cLBALaS3TlyhVCSEhIiHwxkUhU6ow6ii5UoiPXp06dkkql/v7+Cp6Sgk/Bsmz9+vVHjx7NnaV7j9EBX5Zlnz59KhaLuQI+Pj47duygr+fOnSsQCMLDw1NSUhYsWKCmpkYnOC5cuJBhmNWrV6ekpGRnZ9NuNtra1NTUZcuWtWzZctWqVZmZmSWbGhkZyefzQ0ND09PTnzx5YmNj07Nnz5LFyvvQ5AfHU1JS9uzZIxaLXVxcipV58+YNy7I3btxQU1Nr3LgxbaEy4+wsy9JVYiYmJqU2gHr58iUhpGPHjgrK0KU/bdu2LfUszfLBTa9Xss0sy/r5+RFC1qxZwx3p1KnTxYsXS94iOzub7v1BCLG1tQ0ODk5KSipW5t9//zUwMCgoKGBZ9rfffiOEjB8/vliZkuPsJcXGxnp6en7//ff79u1TfuoI/vbVasgbD/BVbt26RSfqQaUoNU9+WXJyctasWTNw4ECa975FixZbtmxp3779tm3buCS1SuLxeDY2NoQQW1vbTZs2tWvXbvfu3YsXLy5XJZysrKw3b94Uy19GmZiYfPr0SV9ff+XKlXSXV7oKW11dXb4Yn8/n9pEqieaLePz4cevWrV1cXBRsDfD1bGxs1q5dO3ny5B49eqipqeXl5dE9z3Jzczdt2jRgwIBBgwYRQhYtWrR69erdu3c3a9Zs7dq1P/74I91elRCip6dHX8hkslatWpmZmV2/fl0qlZZ6u65du3p7e3t6etLkr40aNZIfU+ZU4KGlpaVxg/IMwwQEBNApniXZ29vPmjVr9erV8+fPX79+vaKnI4cu21ecBZl+U5qamgrK0GS6WlpapZ7V0dEhpeVa/mKbJ0+evHz58i1btnh5eTEM8/jx48+fPzs5OZUsKRKJbty4sXnz5s2bNz99+tTb23v16tVhYWFdu3blyhw8eLBPnz70+bu6ugoEgqNHj65fv56mwFOeiYnJr7/++uzZsx9//PGPP/4ICwsr1+VQG2GcHQBqq6ioqMzMTK5vhhDSrl07DQ2NUjdVUl7btm3FYjEdr6+YhIQElmVLnegWFxeXkJBw8ODBvXv32tnZJSQk0EmfNEktJz8/X8GfcFoz7fpSgUmTJg0ePHjKlClhYWHczlgvXrzIzs6me6gSQkQiUYMGDZ4/f/7q1avs7OxSAxo+n//w4cMePXp07tx57dq1WVlZJcssXLhw27Ztly5dyszMfP36tYODA90AtlixCjw0rpNy3rx5LMtqa2srmNW6bNkya2vrjRs3Xr9+vawyxdD1NGXFixSNOLOzsxWUoRG5/IC4PDrtstS7KG5zgwYNBg0a9PLlSzoWv3nz5qlTp5bVBj6f7+np+ezZs1u3bvXv3z8hIcHNzU0+URQdZKevtbS0nJ2d09PTlZ9cy4mPj/fy8ho5cuSKFSsOHjxY3suhNkJ/J1S+M2fODB06dP/+/X379q2ZFRbj7+9/+PDh+Pj4vLw8ExOTgQMHLl68WHGfBKdjx45Hjx6tilZ9m8LCwmgvoDLo3+Zi35SOjk7Fdt6SJxAIEhMTK3w53RiWbsdQDJ/PNzAwcHZ2Njc3b9KkSWBg4PTp08l/e8Ko7Ozs3NxcBRt00eiqXNvPfqXly5eHh4fLz7ykUeOiRYvkl78YGRnRHmsDA4NS69HW1l60aNGsWbO2bNnSsWNHNze3GTNmcKleP3z4EBwc7OPj0717d0KIubn59u3bdXV1Q0JCuFxsFJ2uWq6HxvH19f3tt98WLFjQr1+/UudQEkKEQuHu3bs7deo0bty44ODgL9ZJCKFj6E2bNlVQpnHjxkKhkJYsi5mZGZ/PL+s/FXTCK5cguVxt/vnnnw8fPrxp06aOHTv+/vvvyvzPqkOHDr///vu0adM2b978119/0VjzyZMnjx8/LvnbeN++ffKblin28uXL4ODgJ0+ezJ07d82aNcX2FoE6DN80VD6WZWt4hcVcvnz5559/fvv27efPnwMDA9etW4eh81qh1DHH1NTUkkslykUmk31lJTQuVJzg3crKSl1dPSoqytzcXCqVyi/ZfvXqFSGkZcuWZV2bn5/P3UUFZDLZzJkz16xZc/PmTS5/OI0s165dKz9z6+bNm7QnstQU7hyJRDJnzpw7d+7Uq1evS5cu8+bNo3MBo6OjCwsLuZ17CSFaWlp6enpRUVHFaqjAQ+NIpdKgoKCMjIxp06YpKGZvbz979uzo6OiAgIAv1kkIOXfuHCGkV69eCsoIBIKePXt+/vy51CU7ycnJEyZMEAqFnTt3fvfuHZfWXh7ty+zZs2cF2uzo6GhnZ/fHH3+sWLGiX79+2trapVYyaNCgYh3JNC8910174MCBoUOHyn/vycnJIpHo/PnzCpL8c+7fv+/u7j5u3LgBAwb8888/bm5uCDq/KfiyoRLk5OTIb1nh4uKSlpb2NX2TlV6hYpqampMnT9bT05NKpUOGDBkwYMC5c+dKDu1BTdO8eXNNTc27d+9yR/7555/8/Pzvv/+eEMLj8WQyWQWqjYyMZFm2Y8eOFa7E0NCQYRj5rUeTkpLoGnAOjbFMTEx4PF7v3r2vXr3Kreo9e/YswzAK1sLTmuvXr69keyr8KKgZM2ZMnDhx1qxZs2fPDggIoHvqmJiYCIXCkrsQNW/eXE1Nja77UUwoFE6bNu3evXs2NjZ0yzQa69MYlMrIyEhOTi7ZK1mBhyZv1KhRHTp0OHXqlOIJhQEBAU2bNr1///4XK/z48ePatWsbNWo0btw4xSX9/PwEAsHs2bNLTkV98uQJTa5En4a/v3+xAunp6WvXrjU0NFRwF8Vtnj59emFhYVBQkIKYOy8v7+nTp/JHXrx4Qf4b07Mse/jwYdpJz9HV1XVzcyssLPziWHleXt6cOXMmTZp0/fr1UidAQ52HuPOb8++//yqYel8xlZINsUorVOzUqVPyCxTq1atHvjQHC2oCoVA4Z86c48eP79+/Pz09/fHjx1OnTjUyMqIpCa2srJKTkyMiImQyWWJionzfmJ6e3vv379++fZuRkUEDMrr3TEFBwaNHj7y8vExNTWlanHJVwhGLxRYWFvJrpCQSyfnz5y9fvpyeni6Tye7fvz969GiJREIX3/j6+n769GnJkiVZWVk3b94MCQkZM2aMtbU1IcTDw6N+/fr37t2Tr5/W3KJFC0LI2bNnFedRUvwpvmjjxo3GxsZ0gDUwMNDW1nb48OHp6elCoXDs2LGHDh3atGlTenp6YWFhfHz8hw8fDAwMBg8eHB4evnPnzvT09EePHm3btk1B/Xw+f9y4cXv37iWEmJubd+vWbfv27VevXs3JyYmLi6NfJV3JVOxRlPehyWMYJjQ0lGEYT09PBftb0pHrYquXCCEsy2ZmZtKU9YmJiUeOHHF0dFRXV4+IiFA8v5MQ0rp16wMHDjx58qRz585nzpxJS0uTyWRv3rzZvn37+PHj6ZTTHj16rFixYu/evWPGjHn48GFubm56evr58+e7deuWkpISHh5eVlelgjZTw4YN09PTc3R0lO8YLvm4BgwYEBYWlpqampaWduLEifnz5/fr149ecuPGDS0tLUdHx2I109mi+/btU/zxBQLB5cuXS53+C9+KKl8xD1WGKJFLoqioaOXKld999x2fz9fW1raxsWEY5osb1l29etXGxkZLS0sgEDRv3vzcuXPcqX379n3//fcCgUAsFpuZmfn7+8+cOZPb/93S0vLatWu0c4LmYaGznRiGadOmDZ13P2/ePFrz7t27S72R4grph1q9enXTpk01NDR0dHT69etHNynZuHGjWCwWiUQRERE//fSTVCo1NjY+ePBgeR9sv379RCJRXl7eF0sij1KlK28epaKiopCQEPoTrqurO2DAgBcvXtBTSUlJ3bp1o5txz5gxg2aRtLKyio2NvXfvnpmZmUgk6tSp08ePHydPnszn842NjXk8npaWVv/+/WNiYspbSbGGeXp68vn87Oxs7oirq6u5ubmmpqZAILC0tPTw8Hj8+DF39sqVK+3btxcIBEZGRvPmzcvNzaXHBwwYQAhZvHixfOUuLi7GxsY07jlz5oxUKl22bJmCp1TWp7h27ZqdnR0hhMfjtWnTJjw8fP369XTqpFgsdnV17du3L8Mwenp6N27cYFl21qxZdEhUW1v77t27eXl53t7epqamPB7PwMBg0KBBUVFRLMtmZGRMnDhRX19fU1OzU6dONC1Ao0aNHj58+MUvlOZGtbKyopuSOzo6/v7772U9CmUe2t9//92kSRP6+6Rhw4by2/nS/1ro6Oi0b9+epv+sV6/ezz//XKxJ8+bNo8mATp482bJlS7FYrKGhQZ8DwzD0cn9//5LJhhSIjY2dO3duixYt6NbEOjo6dnZ248eP//vvv7kyN2/eHDZsmKmpqYaGhkQiad68+Zw5c+Lj4+nZ48ePK9PmkubNm1fst2KxB3v+/Hl3d3dLS0uBQKChoWFtbe3n50ef7fjx4yUSCY/Ha9Wq1b1797gaAgICuJm1xsbGQUFBXbp0oXkM1NTUrKysli9frvzD+SJl/vZBjYW4sxZT5t9eYGAgwzArV65MTk7Ozs6muaC/GHcePXrUz88vOTk5KSmpY8eO+vr69PjatWsJIStWrEhKSkpOTt66devw4cPZEokM5fP/FRQUNG7c2NTUlGZ6o2bNmkWnhZV1IwUVsgpTNi5cuJAQcunSpbS0tISEhM6dO0skkmK7DyuWlZUllUo9PT2VKYy4s9JVy/7sdJZF5dYZHR3N4/Fohs6vUVhY2Llz5507d3JHPn/+LBQKV61a9ZU11zolH8XXlwS2Fj4uxJ21GsbZ67Ls7OyVK1c6OTnNmzdPV1dXJBLp6+src+HgwYOXLFmiq6urp6fn6uqalJSUmJgok8mWLl3arVu3+fPn6+np6erqjh8/vl27doqrUldXnzlzZmxs7PHjx7lWHTt2jM5PKvVGiiuUT9mora1NUzZ+/vxZfizPwcFBS0vLwMCAbhYcGxurzKemAgMDjYyMuMUT36aLFy/SzOTBwcFNmzYViUQSiaRp06a+vr7yK4ivX7/u6OgoFouNjIy8vb1LXUpy8uTJ4OBgxStsaoJKb6GVlZW/v7+/vz9Nx1gxhYWFERERGRkZ8suE/fz8WrduTdNbfjtKfRRfWRIIHheoHOLOuiw6Ojo1NfXHH3/8mkrofKPCwsJHjx6lpqbKr6OkMeUXa5gwYYK2tja3nfT+/fv79+9fchYUdyPFtZUrZSMdr1d+RcXx48fDwsL+/PPPspJafwuWLFkSGhq6YMECQsi1a9cmTpwYGxv76dOngICA4ODgwYMH02JRUVHOzs5OTk6JiYnHjx/ftWtXqekA6fbNTk5OZeUjrMN8fHzc3Nw8PDzkFxiVS2Rk5LFjx86ePculAl2zZs2DBw/OnDlTpTuq10AlH8XXl6wKz58/Z8pWA2O76n1c8A1C3FmX0WWhZSXSU+D06dM//PCDgYGBQCDgtvSgHV00c025aGpqTpo06caNG7dv3yaEbN68meuqKfVGilVdysbDhw8HBQVFRkY2btz4K6uqFMUW9aumkqCgoMOHD4eFhdHIW0NDY/r06QYGBpqamm5ubv37979w4QL9uQoICGjQoMHSpUslEom9vb23t/eePXtKzQg4c+bMVq1a9e7du1hylhpiwYIFu3fvTktLMzc3Dw8Pr9zKly9f7unpuWLFiopd7uTkdODAAW5r9RMnTuTl5UVGRnIJL78dxR5FpZSsCk2bNlUwwnj48OFqaZUC1fu44BuEuLMuo+uyy9vPFBsbO2DAgAYNGvzzzz9paWlc/mGaVO/z588VaAldY7F27dqrV6+amJjQ6fBl3UixKkrZuH79+v3791++fFk+d2D1qpRF/eWq5NWrV76+vkuXLqUpGAkhx48f514TQoyNjQkhmZmZBQUFp0+f7tq1K7fxYK9evViWLWvDEj8/vwcPHnB93jVKYGAgXUP25s0brje3Ejk7OwcFBVVKVf369fPx8SlrqTIAQM2HuLMuo2tCb926Va6rHj9+LJPJpk2bZmFhIRQKucCicePGenp658+fr0BLGjVqNGTIkPDwcF9fXy8vL8U3UkxxysYKYFnW29v78ePHERERSu5RVIFbrFmzxsbGRiAQ6Orq9u/fn/YLenp6amhocD0N06dPl0gkDMPQJb1z5syJiYlhGMbKyio0NFQoFBoaGk6ZMsXIyEgoFDo4ONCpBcpXQgg5d+6cgpw7oaGhLMsqyIAYHR2to6NjZmb2+vXrzMxMU1NT7hT9v8SjR49KvVBXV7dr167r1q1jq3gLAAAAqMkQd9ZlOjo6o0ePPn78+LZt2zIyMrKzs5XJ20eDiYsXL+bm5kZHR3PzJgUCwYIFC65everp6fnu3buioqKMjAyaXlhBIkPOnDlzCgoKUlJS6A54Cm6kuELFKRsr4OnTpytXrty+fTufz5efibVq1aqKVViSn5+fj4/PwoULExISrl69GhcX17lz50+fPoWGhg4ZMoQrtnHjxqVLl9LX69at69u3L13U/+rVK09PzzFjxmRnZ8+cOfPt27f37t0rKCjo0aNHXFyc8pWQ/06f5VJtF3P69Glra+uS07xkMtm7d+82bNhw8eLF9evXa2ho0F1J5GfBCoVCkUikYMdwOzu7d+/ePXz4sDxPDgAA6pYqXzEPVYYokUsiMzNz0qRJ9erV4/F4enp6NJvmF/MoeXt76+np6ejouLm50dRLlpaWsbGxLMtu2LChRYsWQqFQKBTa2dlt3LiRZVn5RIaLFi2Sz/8nX223bt127NihzI0UV1hWykaav5MQ8t1338XExGzbto2uXjIzM3v58mVZH/bx48el/tMICQlR/JRY5fIoZWdna2pqenh4cEfoPFd/f3+WZYcPH16/fn3uVEhICCEkMTGRLZFMavLkydra2tzbO3fuEEKWLl1arkoUyMzMZBimb9++JU/RfXH09fV//fVXmpSKdnuvWbNGvpiWlpaDg0NZ9e/atYsQsm/fPsXNqJY8SgBQiyjztw9qLF7VRrVQ3SQSydatW7du3UrfHjt2TJkZbEFBQfIz0uS3RJs+fXqxHdIIIXZ2dm/fvuXelrWd8eXLl5W8kYmJiYIKGYaZO3fu3Llzi9U2bdo0+c3fLCwsJk6cWGpL5DVv3pytysHfci3AV17btm3FYnGp63gqJiEhgWXZUte0xsXFpaam3r9/38fHZ9u2bZcvX6aTPoutE8rPz1ewYzitWUGHKAAA1HkYZ/+2fM0ezVAxVbcAXyAQfDHdqfJyc3NpnSVP8fl8AwMDZ2fnw4cPR0VFBQYG0h5o+Vye2dnZubm53J4lJdGQlN4FAAC+TYg7v0W1LsPcV6rez1tFC/BlMtnXVyKPxoWK86daWVmpq6tHRUWZm5tLpVL56cJ0/qj8ps/F5Ofnc3cBAIBvE8bZvyHbtm2jOTK9vb3j4+NpTpxvAc2oV113V7wAn8fjVawTOjIykmXZjh07fk0l8gwNDRmGkc9wnpSUNGPGjIMHD3JHoqOjCwsLTUxMeDxe7969r169WlRURDeqPnv2LMMwCtbC05rpVFEAAPg2ob/zGzJp0qTU1FSWZf/9999vJ+isdooX4FtZWSUnJ0dERMhkssTERPkexJKL+ouKilJSUgoKCh49euTl5WVqajpmzJhyVXL27Nmy8iiJxWILC4v4+HjuiEQiOX/+/OXLl9PT02Uy2f3790ePHi2RSGbPnk0I8fX1/fTp05IlS7Kysm7evBkSEjJmzBhra2tCiIeHR/369e/duydfP625RYsWlflwAQCgVkHcCVDllixZEhgY6O/vX69eva5duzZu3DgyMlIikRBCpk2b1q1bt6FDh1pbWwcEBNBhaHt7+7i4uKlTpxoaGtra2vbu3Ts5OZkQkpub26JFC5FI1Llz5yZNmvz11190Oma5KlHAxcUlKioqJyeHvhUKhY6OjhMmTDA2NpZKpW5ubo0bN75161bz5s0JIc2aNfvzzz/Pnz+vr68/aNCgcePGbd68mV6Yn5+fkJBQLIf8nTt3jI2N0SLVrQAAIABJREFUFQzEAwBAncdU4/gjfCWGYY4cOSKfuxFUzM3NjRBy9OhRFdxrypQpR48eTUpKqrpbvHr1ysbGZvfu3SNGjPiaeoqKin744YcxY8aMGzeOHklKSmrUqNGyZcvmzJmj+NqwsDB3d3f8XgKAsuBvX62G/k6AWkPxop+vZ2Vl5e/v7+/vn5mZWeFKCgsLIyIiMjIy5Bds+fn5tW7d2tPTszKaCQAAtRXiTgD4/3x8fNzc3Dw8POQXGJVLZGTksWPHzp49y6UCXbNmzYMHD86cOcPn8yuvpQAAUPsg7gSoBRYsWLB79+60tDRzc/Pw8PAqvdfy5cs9PT1XrFhRscudnJwOHDjA7Rd/4sSJvLy8yMhIXV3dymsjAADUSsijBFALBAYGBgYGqux2zs7Ozs7OlVJVv379+vXrVylVAQBAbYf+TgAAAABQBcSdAAAAAKAKiDsBAAAAQBUQdwIAAACAKiDuBAAAAABVwH5FtRjDMNXdBAAAAFXDfkW1F/Io1WJHjhyp7iYAfKPc3d29vLzs7e2ruyEA3yIHB4fqbgJUEPo7AQDKDTtEAwBUAOZ3AgAAAIAqIO4EAAAAAFVA3AkAAAAAqoC4EwAAAABUAXEnAAAAAKgC4k4AAAAAUAXEnQAAAACgCog7AQAAAEAVEHcCAAAAgCog7gQAAAAAVUDcCQAAAACqgLgTAAAAAFQBcScAAAAAqALiTgAAAABQBcSdAAAAAKAKiDsBAAAAQBUQdwIAAACAKiDuBAAAAABVQNwJAAAAAKqAuBMAAAAAVAFxJwAAAACoAuJOAAAAAFAFxJ0AAAAAoAqIOwEAAABAFRB3AgAAAIAqIO4EAAAAAFVA3AkAAAAAqoC4EwAAAABUAXEnAAAAAKgC4k4AAAAAUAXEnQAAAACgCgzLstXdBgCAmm7q1KnPnj3j3l65csXW1tbAwIC+5fF4+/bta9iwYTW1DgCgduBVdwMAAGoBQ0PDLVu2yB95+vQp99rS0hJBJwDAF2GcHQDgy4YOHVrWKT6fP2bMGBW2BQCgtsI4OwCAUlq0aBEVFVXq78yXL19+9913qm8SAEDtgv5OAACljBo1Sl1dvdhBhmHs7OwQdAIAKANxJwCAUoYPH15YWFjsoLq6+ujRo6ulPQAAtQ7iTgAApTRs2NDe3l5N7X9+bRYWFg4ePLi6mgQAULsg7gQAUNbIkSMZhuHeqqmpdenSxdjYuBqbBABQiyDuBABQ1pAhQ+TjToZhRo4cWY3tAQCoXRB3AgAoS09P78cff+Tx/i/zMcMwAwYMqN4mAQDUIog7AQDKYcSIEUVFRYQQHo/Xq1cvPT296m4RAECtgbgTAKAc+vfvr6GhQQgpLCwcMWJEdTcHAKA2QdwJAFAOEonE1dWVECIUCvv06VPdzQEAqE0QdwIAlM/w4cMJIQMGDBCLxdXdFgCA2gRxJwBA+fz000+6urrDhg2r7oYAANQy2J8dapY1a9bcvHmzulsB8AVPnjyxtbUtlkMeoAY6evRodTcB4P/DL02oWW7evHnr1q3qbkUtEB4eHh8fX92tqFNu3bql/M8egk6o+eLj48PDw6u7FQD/g1fdDQAormPHjvgP+hcxDDNr1qwhQ4ZUd0PqDjc3N4LOIahDwsLC3N3dq7sVAP8D/18HAAAAAFVA3AkAAAAAqoC4EwAAAABUAXEnAAAAAKgC4k4AAAAAUAXEnQAAAACgCog7AQAAAEAVEHcCAAAAgCog7gQAAAAAVUDcCQBQDc6cOaOtrf3HH38oLjZ27FihUMgwTG5uboXvdfHiRR8fH0JIcHBw06ZNRSKRRCJp2rSpr69veno6V+z69euOjo5isdjIyMjb2zsvL0+ZyitQ58mTJ4ODgwsLC8v7QfLy8mbOnNmgQQOxWHzu3Dkln6GSJkyYIJVKGYZ58OCBkpccPHiwXbt2UqnUzMxs7NixHz9+VFC4qKho7dq1Dg4OldFYgNoKcScAQDVgWVaZYrt37547d+7X3GjJkiWhoaELFiwghFy7dm3ixImxsbGfPn0KCAgIDg4ePHgwLRYVFeXs7Ozk5JSYmHj8+PFdu3ZNnTpVmforUKerq6tQKHRyckpNTS3XZ1m9evW5c+eeP3++bt26zMxMJZ+hknbs2LF9+3blyx85cmT48OFubm7x8fEnTpy4evVqr169CgoKSi0cHR3dpUuX2bNnZ2dnV1J7AWonFqAmGTx48ODBg6u7FbUAIeTIkSPluuT06dNaWlonT56soiZVzIULF+bPn8+ybFBQkLW1tVAoFIvF1tbWixYtSktL44pdu3bNwcFBJBI1aNDgl19+yc3NLVnViRMngoKCCgoKKtaSGvuzt3DhQkJITk5OyVPZ2dn29vYKrl2xYkWTJk24awcMGCBfD92S/v379yzLuru7m5ubFxUV0VMhISEMwzx79uyLzatwnZ6envb29jKZ7Iu34LRr127YsGHKly+vQ4cOEULu379f6tn8/Pxdu3aNGjWKvu3WrVvDhg25T7dhwwZCyPXr10te+ODBg4EDB+7fv79169atWrXijufm5nbv3v3SpUuV/Tn+z5EjR/BXHmoa9HcCfCvYSu0cqhSV2xVX4V60Gohl2aNHj27bto07wjBMyWI7d+5MSEgoq5JXr175+vouXbpUKBTSI8ePH+deE0KMjY0JIZmZmQUFBadPn+7atSt3l169erEse+LEiS82tcJ1+vn5PXjwYN26dV+8BSc+Pp7P5ytfvrxKfciEkLy8vM2bN7dp0yYqKiooKIgejIuLMzIy4i4xMTEhhPz7778lL2/VqtWxY8eGDx8uEAjkjwsEglWrVm3evLlTp06nT5+uzE8CUFMh7gT4Vri4uKSlpfXt27eK6s/JySnX3LWgoKDDhw+HhYVJpVJCiIaGxvTp0w0MDDQ1Nd3c3Pr373/hwoUPHz4QQgICAho0aLB06VKJRGJvb+/t7b1nz57nz5+XrHPmzJmtWrXq3bt3WcOdlaVt27YMwzAM07Jly7i4uGJn/fz89PT0hELhsmXLCgsLFy9ebGpqKhKJWrZsSbugrl+/bmpqyjAM7SQjhBQWFgYGBlpbW4tEonr16pmbmwcGBg4ZMoSeVVNTO336dK9evbS1tY2MjHbt2kUI8fLymjNnTkxMDMMwVlZWJRsZGhrKsqyrq2tZnyI6OlpHR8fMzOz169eZmZmmpqbcKUtLS0LIo0ePyvtklK9TV1e3a9eu69ato/8jOnfunJaW1vLly0ut9sKFC1ZWVh8+fNi7dy/DMJqamsWe4Z49ezQ1NRmG0dXVjYiIuHv3rpmZmbq6+rBhwwghpX4LhBCWZUNCQqytrQUCgba29rx584rdNysra82aNW3btk1ISLhy5cqqVauMjIzoKQsLC/mgn07utLCwKNfjsrOzO3r06K5du44dO9ahQ4fw8PCioqJy1QBQy1RjXytASTV2rLOmIeUfZ69q69evt7S0VLJwdHQ0j8c7dOhQWQW8vLwIIS9fvpTJZJqammPGjOFOPXnyhBASFBRU6oXJyckikSgkJKRcjWfL/7Pn6OhoYmLCDbP+8ccfTZo04c6GhoYuX76cZdm5c+cKBILw8PCUlJQFCxaoqanduXOHZVkara5fv56WX758ubq6+okTJ7Kzs//zn//Ur1//hx9+oKfoOPulS5dSU1OTk5N79+4tEAiysrJYlh00aJCCZ25hYWFra1vyeH5+fnx8/Pr16wUCwW+//cay7JUrVwghxR6aSCRycnJS8mlUrE662omOa586dUoqlfr7+yu4S/369UePHs29LfYMnz59KhaLuQI+Pj47duygr8v6FhYuXMgwzOrVq1NSUrKzszdu3Mi1JzU1ddmyZS1btly1ahWdS1pMZGQkn88PDQ1NT09/8uSJjY1Nz549FT+lDh06yI+zFxMbG+vp6fn999/v27evXNMPyoJxdqiB8BMJNQviTiWVN+68du0aHQekf6Q3btwoFotFIlFERMRPP/0klUqNjY0PHjzIsuyvv/4qEAgMDAwmT57coEEDgUBgb29/69YtlmVnzJjB5/Pr169P65w2bZpYLCaEJCYmzpw5U0NDg/5vlkZCZ8+elUqly5YtK7U9M2bMUFdXp8FTqVxcXHR0dPLy8l68eEEIWbx4MXcqJyeHEKJgnt9PP/1kbGzMRYRKKu/PHl2DcvnyZe5yQsiNGzfoW0dHx3///TcnJ0csFnt4eNCD2dnZAoFg2rRpbImYqV27du3bt+cqnzRpkpqaWl5eHltifue+ffsIIU+ePGEVxp2ZmZkMw/Tt27fkqfr16xNC9PX1f/311/z8fJZlz58/TwhZs2aNfDEtLS0HBwcln0bF6qQdt/v27VP+LgriTpZlt27dSgjZv3//wYMHZ8+eTQ+W9S1kZ2eLxeIePXpwl3PzO/Pz883MzLp06ZKenq6gPYsWLeI6cRo1ahQXF6e4/YrjTurp06cNGzZ0c3NTXEwZiDuhBsI4O8A3oVOnTjdu3ODeTps2bdasWTk5OVKp9MiRIzExMRYWFhMnTpTJZJ6enmPGjMnOzp45c+bbt2/v3btXUFDQo0ePuLi40NBQbuSXELJx48alS5fS1+vWrevbty+NgV69ekUIoVlyyho0PH36tLW1NQ1b5clksnfv3m3YsOHixYvr16/X0NCgw5d0LJ4SCoUikejTp09lfVg7O7t37949fPiwvE+pXNzd3cViMY0CU1JSYmJiBAIBffv27VsNDQ1TU9MXL15kZ2c3b96cXkLXRZU6Q4CulOLeFhYW8vl8dXX1kiXpBEeZTKa4eQkJCSzLlnzChJC4uLiEhISDBw/u3bvXzs4uISGBTtAsNjkhPz9fJBIpvstX1kmbp+CrLK9JkyYNHjx4ypQpYWFhK1eupAfL+hZevXqVnZ3t5ORUsh4+n//w4cMePXp07tx57dq1WVlZJcssXLhw27Ztly5dyszMfP36tYODg729fclJF8qLj4/38vIaOXLkihUrDh48WOF6AGoyxJ0A3zQHBwctLS0DAwMPD4+srKzY2Fh6nMfj2djYCAQCW1vbTZs2ZWRk7N69u1w1u7i4pKen+/r6ljyVlZX15s0bOtuvGBMTk0aNGvn5+a1cudLd3Z0QQjM+FovA+Hw+7fUs1XfffUcIefz4cbkaXF5SqXTgwIHHjh3Lzs4+dOjQ+PHj+/bte+TIkby8vEOHDo0YMYIQQuOVRYsWMf/177//lppJp3fv3v/5z39OnDiRk5Nz9+7diIiIPn36lBp3Konm+yy2kIXi8/kGBgbOzs6HDx+OiooKDAxs0KABIUQ+72Z2dnZubi43l/GLKlYnjUG/JjVpScuXL8/MzJSfeVnWtxAfH08IMTAwKLUebW3tRYsW/f3330VFRR07dvT3909JSeHOfvjwITg4eNKkSd27d5dIJObm5tu3b3///n1ISEgF2vzy5cvx48cPGjTI0dHx9u3bo0aN4vF4FagHoOZD3AkAhBBCR8lL7UVr27atWCwutZeuYqq6K67Se9HKMnbs2IyMjN9///3QoUMeHh5jx45NSUk5depUREQEHXanMc3atWvlh5lu3rxZsio/P7/u3buPGTNGS0tr4MCBQ4YMKVcuyZLo81Gcm93KykpdXT0qKsrc3Fwqlcqvxaad1i1btizvfctVZ35+PtfUSiGTyWbOnLlmzZqbN28uW7aMHizrW6A/WorT40skkjlz5ty5c6devXpdunSZN28eXesWHR1dWFjYsGFDrqSWlpaenl5UVFS5Gnz//n13d/dx48YNGDDgn3/+cXNzU1PD32Woy/DzDQBfJhAIEhMTK6u2qu6Kq4petFJ169bNzMxs2bJlhoaG+vr6PXv2NDIyWrJkibm5uZaWFiHExMREKBQqs/9NVFRUTExMYmKiTCaLjY3dtGmTrq7u17TN0NCQYZi0tDTuSFJSEl3czaHBk4mJCY/H692799WrV7l5EWfPnmUYRsFa+EqpkzaPzg2tFDNmzJg4ceKsWbNmz54dEBBAQ/yyvoXmzZurqanR9U+KCYXCadOm3bt3z8bGZv78+YSQRo0aEUJoDEplZGQkJyfTWdRKysvLmzNnzqRJk65fv96nTx/lLwSovRB3AsAXyGSy1NRU+oe2UlR1V1yl96KVhWGY0aNHP3/+fPTo0YQQdXX1kSNHRkVFjRw5khYQCoVjx449dOjQpk2b0tPTCwsL4+Pj5YMVzs8//2xqapqZmVmuBujp6b1///7t27cZGRnF+qrFYrGFhQUdSqYkEsn58+cvX76cnp4uk8nu378/evRoiUQye/ZsQoivr++nT5+WLFmSlZV18+bNkJCQMWPGWFtbE0I8PDzq169/7969kg2ocJ0UbV6LFi0IIWfPnlWQR0kZGzduNDY2HjhwICEkMDDQ1tZ2+PDh6enpZX0LBgYGgwcPDg8P37lzZ3p6+qNHj+QTppbE5/PHjRu3d+9eQoi5uXm3bt22b99+9erVnJycuLi4yZMnE0LGjx+v+InJEwgEly9fLnWCKUCdpbolTABKwHp2JZHy51Eqtvi32CppOqpL95KZPHmytrY2dyFdmLxlyxaWZUePHq2np8edorPZEhMT2S/l9JGXlZXFMEyfPn24I58/fx46dKh8GbqMfezYsSzLuru7m5mZFRYW0lNBQUEMwzx//rys+nfs2EEIodl8lFexn73Xr18bGhrSFdwsyz579szQ0FA+CU5eXp63t7epqSmPxzMwMBg0aFBUVNT69etpP65YLHZ1dWVZ9vLly/r6+txvZj6fb2Njc+zYseDgYBpAf/fddzExMfv376f9oI0aNXry5Mm9e/fMzMxEIlGnTp0+fvxYrG2enp58Pj87O5s74urqam5urqmpKRAILC0tPTw8Hj9+zJ29cuVK+/btBQKBkZHRvHnzuE2hBgwYQP43pYC8itVJubi4cJkHzpw5oyABwtu3b+3s7AghPB6vTZs24eHhxZ5h3759GYbR09OjKQVmzZpFB6y1tbXv3r1b6rfAsmxGRsbEiRP19fU1NTU7deq0ePFi+mwfPnyo8GtnWZb9/Pmzl5eXlZWVQCDQ1NR0dHT8/fffS31iN2/edHR05HroGzRo4ODgcOXKlS/e4ithPTvUQPiJhJoFcaeSqjrulEqlycnJMpns4cOHtra2pqamNGIICAgghPz+++/5+fkJCQk///wzF3dOnDhRJBK9efMmPT09Pz9fcRhhaWnZunVr7m1OTo6+vv6lS5fS0tLy8/Pv3bvXsWNHiURCI5gnT54IhcJFixZlZmbeuHFDX1+fxqMsy7q7uxsaGv7nP/+Rr9zPz48Q8uDBg3I9n+r92du4caOXlxf3Ni8vb9asWQKBQD5qLC+aJLW88XdJhYWFnTt33rlz51fWU8znz5+FQuGqVasqt9qaoIqeWHkh7oQaCOPsAN+EDRs2tGvXjhDi7e3dr1+/TZs2rV27lhDSsmXL169fb9++fc6cOYSQn376KTo6mhCSm5vbokULkUjUuXPnJk2a/PXXX3Q65rRp07p16zZ06FBra+uAgADaFUfTx0ydOtXQ0NDW1rZ3797JycmK2+Pi4hIVFcWtSRcKhY6OjhMmTDA2NpZKpW5ubo0bN7516xbNfdOsWbM///zz/Pnz+vr6gwYNGjdu3ObNm+mFNPwttp3jnTt3jI2NK7Amprp8/PjR09OTDtFSNA2TTCb7Yr4kBaysrPz9/f39/cs7fC+vsLAwIiIiIyPDw8OjwpWUys/Pr3Xr1p6enpVbbbWruicGUBdUd+AL8D+U6XPy9vbW09OT/zHm8Xj6+vqOjo4BAQG0763OI1W5X9HkyZPlB9OrQtV1xVW4F60a+ztTU1OFQqGXl9fHjx/z8/PfvXu3fft2qVSqIDe+8hYsWODi4pKamlqxyy9evDhs2LAPHz58fUvkrV69ulOnTsnJyZVbbU1QRU+sAtDfCTUQ+juh9gkKCoqJiaGvra2tZTLZ8+fP169fHxcX5+vra2NjU2qeGigXxYt+vl7VdcXVxl40bW3t8+fPP3nypEmTJiKRyNbWdvfu3UFBQXQJy1davny5p6fnihUrKna5k5PTgQMH6EzKynLixIm8vLzIyMivXLNfM1XFEwOoM5CZFmo9Ho9naWlpaWnZoUOHFi1afP78uV+/fjExMfI73EAN5OPjk5mZ6eHhceDAAW1t7QrUEBkZeezYsbNnz3KpQNesWfPgwYMzZ87QTX1qkc6dO1+4cKGKKnd2dnZ2dq6iyiugX79+/fr1q+5WAEA1QH8n1B0WFhY0WXdiYiLdrjAvL2/+/PmNGzemK22XLFlSVFS0Y8cODQ0NhmHEYvHVq1fd3Nz09fX19fW5rZb//PNPuqhFV1fXzs7u7t27ZVVVjR+26ixYsGD37t1paWnm5ubh4eFVeq/K7Yqr271oAAB1AOJOqFMcHR3pi8jISELI5MmTg4ODGzZs+ObNG5Zl/f39t2/fPmHCBLrJeE5Ojkgk2rNnT8+ePZOTk5cvX3779u2XL1+6urq2bt06KSnpr7/+KigooPuDl1pV9X3QKhQYGJiXl8ey7Js3b2gcX6WcnZ2DgoIqpap+/fr5+Ph8zd6SAABQpRB3Qp3CdX19/PgxISHht99+I4T07du3YcOG7du3J4Ts379fvryNjY1EIqH7gBNCnjx5cvPmzfz8/Pj4eJlM1rp164kTJxJClKkKAAAAFEPcCXUKwzDci/v379OhcLo7M53uyS1Iksdt2Jifn29paUkIOX36tLGx8fDhwzt06NCnTx/lqwIAAICyIO6EOiU1NZW+aNiwYUZGBn09ceJEhmHoHjZcwsiydOrUiaZRzMjIOHjwoIODw/79+ytWFQAAAMhD3Al1yvPnz+mLTp06cUukd+zYwWUOS0lJ+WIlO3bs+Pvvv+mePUVFRcHBwRWuCgAAADjIowR1R2Fh4bFjxwghurq6w4cPLyws5PF4BQUFb9++Vb6SLVu26OjoeHh4ODg4LFiwwNLSMicnx87OrgJVAQAAgDz0d0LtVlRUJJPJCgsLY2JiRowY8eLFC4lEcujQIV1d3Xr16tER861bt0ZGRspksrS0tBcvXnyxzuDg4Lt37+bn58fExBQVFfXt27fCVUFd1a5dO3V19datW5d69syZM9ra2n/88Ucl3vHixYs+Pj6EkODg4KZNm4pEIolE0rRpU19f3/T0dK7Y9evXHR0dxWKxkZGRt7d3Xl5eyapOnjwZHBxc1VsDqFJVPHB5RUVFa9eudXBwqKL6Ab4diDuh9vHx8aGrfwgh0dHRGhoaPB7P1tb23r1706ZNe/jwYc+ePenZDRs2LFu2TE9Pr2fPnhoaGjo6OpMnT96xY0dYWBgt0L9//9zc3NGjR9O33t7e2dnZ2traP/30k1QqnTBhwi+//BIYGFhWVSr/6FBT3Llzp1u3bmWdZVm2cm+3ZMmS0NDQBQsWEEKuXbs2ceLE2NjYT58+BQQEBAcHc+muoqKinJ2dnZycEhMTjx8/vmvXrqlTp5aszdXVVSgUOjk5cfOha7tKf+DyoqOju3TpMnv27Ozs7Kq7C8C3QqW7cgJ8Sbn2yJbJZLm5uTk5Obm5uVXaqhqIVOX+7N+m8u7P7uTk1Lp166prD2fFihVNmjTJycmhbwcMGMC9ZlnWzc2NEPL+/XuWZd3d3c3NzYuKiuipkJAQhmGePXtWarWenp729vYymayKm1+zZGdn29vbKyiQn5+/a9euUaNG0bcPHjwYOHDg/v37W7du3apVK65Ybm5u9+7dL126VLXN/TrYnx1qIPR3Qi3G4/EEAoFQKOQSIQH8P/buPR6q/H8c+HtizJVxiUiIRBcqtquoba0+baIUUe2W2i7SRqGlixQhsdhK7dbStt1Dn9pdaVu1FRvSupVuVEhEkcsYzOD8/nj/9nznM5jGbVx6Pf/YhznnfV7nfc5O9XLO+/16S5MUVuMsKCjw9fXdu3cvnU7HWy5dukT+jBDS1NRECHG53Obm5oSEhNmzZ5PVxL744guCIK5cudJu5D179mRnZ0dGRvbyFfQv0dHRFRUV7e5qamo6evSoqalpXl4euZbBxIkT4+PjV6xYIfKXDI1GCwsLO3r0qLm5eUJCQq/3G4DBAvJOAADoooKCgjFjxrBYLAaDYWFhkZKSghBKSUnR1tamUCiHDx/GzZKTk8eNG8fhcOh0urGx8R9//IG33759e+rUqUwmU0FBwdjYWHiYJungwYMEQdja2nbUh/z8fEVFRR0dnRcvXnC5XG1tbXIXHo6Sm5vb7oFKSkqzZ8+OjIwkCAIhdO3aNQUFhcDAwC7ei17m5uYmJydHLgyxadMmFotFoVDevXsncsOPHDnCYrGYTOaVK1e++OILBQWFESNGnDt3DiG0ZcsWT0/P58+fUygUfX19Mnh9fX14ePjkyZMrKipu374dFhamoaHxwS6ZmJjExsbGxMTEx8dPmzYtLi5usK6dC0APgrwTAAC6SElJ6dq1azU1Nffv3xcIBFZWVvn5+ebm5nfv3hVuVl5e7ujoWFhYWFpaymazV6xYgRCqr6+3tbW1t7evqqrKz883MDDg8/ltT5GQkGBoaMhkMkW2CwSC169fHz58OCkp6dChQ3JycnhBV7yoAUan0xkMRnl5eUf9NzExef36dU5ODkIITzPqt5nTwYMH8fK2WFRU1N69e/HPIjfc1dV169atDQ0N8vLyFy5ceP78uZ6e3rp16wQCQWRkpI2NzahRowiCKCgoQAjV1NQEBgaamZkRBJGWlubn56esrNypjhkYGMTExMTFxSUnJ0+dOvXUqVPNzc09ccUADE5QRwmAgcrR0ZFc4RP0iM6uRy8vLz9y5EiE0Pjx448fPz5hwoRjx46Fhoa2DUtGtrW13bFjx9u3bysqKmpra8ePH0+n0+l0Oi4BJqK+vv7ly5cLFixou0tLS6u8vFxFReXAgQP4a4AwHYWbAAAgAElEQVSnrossT0+lUsUscDB69GiE0IMHDyZNmmRtbd3uA9eBy8zMDA9IcHJySk5OLi4uJucjYgKBYOLEiTo6OikpKcL5ehdoaWl9//33jx8//vzzz3/77Tdy5iIAQATknQAMVFu2bJkxY0Zf92LwiIiI6M7hxsbGHA6no5faJDwktKWlRU9PT01N7csvv3R3d3d2dsb5q4iKigqCINo+7EQIvXr1qrq6Oisra/v27ceOHbt58ybOsUQetvH5fAaD0VFncGQxD0QHBzk5OYSQQCAQ2U6lUnNycg4dOmRhYbFq1ar169ezWKyunaKkpCQsLCwlJSU4OHj58uXd7TEAgxfkneAjtXbt2gsXLnC53KysrI6qMEpTa2vr999/HxsbK/KKVowZM2YIv3kE3RQbG9vNCFQqtW1ygxBKSEgIDQ3Ny8urra0lGzAYjJs3b/r4+AQGBvr7+y9duvTEiRMiOWJjYyNCqN1pc1QqVVVVde7cubq6ugYGBkFBQZs2bUIICT+z5PF4jY2NYoYq4tPhs3ycOBzOrl27tm7d+sMPP0yfPt3BwWHz5s1KSkqSR3j27FlISMjDhw+9vLzCw8OHDIHRawCIA39CwEfqp59+On78eF/34v+DAoGDQHNzc1VVlfC0Hqy4uNjOzk5dXT09Pb2mpiYkJITcNX78+N9++620tNTb2/vChQthYWEix+K8UHyBd319fRkZmby8PF1dXXl5+aKiInIXHsI4YcKEjo7FI0rFPBD9SLBYLE9Pz4yMjKFDh86aNWvbtm1lZWUfPCorK8vR0XHNmjV2dnbp6ekODg6QdALwQfCHBIA+lpOT4+Pjs3Hjxv7w2BV02V9//dXa2mpqaiqy/cGDBwKBwNXVVU9Pj06nk0WOSktLHz16hBBSVVUNDg42NTXFH4WpqalRKJSamhpyS2Vlpchr3Pz8/JaWFi0tLVlZ2fnz59+5c4ecG5SYmEihUMTMhceRhw0b1sVrli5ZWdl2Hyf3FDqd7urqmpmZOXbsWB8fH/GNm5qaPD09169fn5KS0u4AXABAuyDvBINEUVGRmPkT7SIzgL7VUYFA0P/x+fyamprm5ubMzEw3NzcdHR1nZ2eRNvgJaFJSUmNjY35+fnp6Ot5eWlrq4uLy5MkTPp+flZVVVFQ0ffp0kWOZTKaenl5JSQm5hcViXb9+/ebNm/iVfVZW1qpVq1gsloeHB0LI19e3vLzcz8+vvr4+NTU1NDTU2dnZ0NAQIeTk5DRs2LDMzEzh+DiysbExQigxMbE/11FCCOnr61dVVV2+fFkgELx9+1b4ya7klJWVS0tLCwsL6+rq2s1iqVTqmjVrTp48KT4OjUa7efOmpaVlF/oAwMcM8k4wIBEEERoaamBggJesHDdunK6u7gcXTMdHGRoa0mg0Doezbds2cldLS8vu3bu1tbUZDMaECRPwOh9iCgGiDoovthsHDEpffvmlurq6gYEBg8GYO3euiYnJnTt3FBQUDh8+PGXKFISQt7f3woULjY2Nvb29o6KiNDQ0du7c+emnnyKEzM3NGxsbW1pazMzMmEzmggULXFxcvvnmm7Znsba2zsvLI3+notPpM2fOXLt2raampry8vIODw8iRI9PS0oyMjBBC48eP/+OPP65fv66iorJkyZI1a9YcPXoUH8jn8ysqKkRqyGdkZGhqaop5Ed+vuLq6zpkzZ9myZYaGhgEBAXh4wIwZM7y9vYVv+JEjR/AUsQkTJrx48eL48eOenp4IoXnz5uXn52/cuFFNTW3cuHHz58+vqqr64EnT0tLMzc2HDx+enp6ek5OjoaExc+bMO3fu9PK1AjB49d1SSQC0Q8K1CoOCgigUyoEDB6qqqng8Hq4XnZWVJf6onTt3UiiU77777v379zweLyoqijzKy8uLRqPFxcW9f/9+x44dQ4YMycjIwIcghG7cuFFTU1NRUWFhYcFisfh8PpfLVVBQCAkJaWhoePPmzeLFi9++fSsmjiSmTZsmvBCfeAjWyexpnV0nUzry8/NlZWVPnTrVzTgtLS0WFhbR0dHklnfv3tHp9LCwsG5GBv0WrJMJ+iF43gkGHh6Pd+DAAUtLy23btikpKTEYDBUVlQ8e1dDQEBER8fnnn3t4eCgqKjIYDLJAdGNj45EjR+zs7JYsWaKoqLhr1y4qlXrixAnyWDMzMwUFBVVVVScnp/r6+uLi4sLCQrL44rBhw+Lj44cOHfrBOAB0lr6+vr+/v7+/P5fL7XKQlpaWy5cv19XVOTk5kRv37NkzadIkNze3nugmAABIBPJOMPDk5+dXV1d//vnnnTqqoKCAx+O1Ox7r6dOnPB4Pv6lECDEYDHV19SdPnrRtSRYCJIsv7tmzp7CwsLNxAJDc9u3bHRwcnJychCcYdcqtW7fi4+MTExPJUqDh4eHZ2dlXr16VwhLzAABAgrwTDDy4xImqqmqnjsJTKNo9qr6+HiG0a9cuyr+KiorElzTCxRfNzc0DAwP19PScnJwaGhq6EAcASQQGBrq5uQUHB3ftcEtLyzNnzpCLm1+5cqWpqenWrVudKlQJAADdB3knGHiGDh2KEKquru7UUXg1F7yWoAicjEZERAiPQUlNTRUfsG3xxa7FAUASc+fO3b9/f4+EWrhw4fbt20VW1AQAACmAvBMMPPr6+jQaLS0trVNHGRkZDRky5Pbt2213aWlp0en07OxsyaO1W3yxC3EAAACAjwfknWDgUVRUXLVq1aVLl44dO1ZXV8fj8SSp5Keqqmpvbx8XFxcdHV1bW5ubm3vs2DG8i06nr169+ty5c0eOHKmtrW1paSkpKRG/YEm7xRe7EAcAAAD4eEDeCQak8PDwr7/+eufOncrKylpaWj///LMkR0VHR69Zs8bb21tTU3PTpk0WFhYIIRsbm9zc3MjIyK1bt4aEhKioqGhoaGzZsuX9+/diCgFWV1e3W3yx3TjiewUFAgEAAHwkKARB9HUfAPg/Dg4OCKHY2NhOHRUfH29vb5+VlfXxLDVJoVAuXLiwdOnSvu5IT0pKSrpx40ZwcHBISMiJEyeKioqGDBmipaXl4OCwbds2BQUF3CwlJcXb2zsrK4vD4axcudLf37/tUk+//vrr48ePvby8JB/F2LXvHgD91sWLFx0dHeFfedCvwPNOMBj06qrNQDr8/PwOHjy4Y8cOhFBycvK6deuKi4vLy8sDAgJCQkLs7e1xs7y8vLlz51paWr59+/bSpUsxMTEbN25sG83W1pZOp1taWnZ2/hkAAIDeA3knGDyePHlC6ZhwxWzolRgNDQ1mZmZSDrJ///7z589fvHhRXl4eISQnJ7dp0yZVVVU2m+3g4LBo0aI///wTj5QNCAhQV1ffu3cvi8XCayT+/PPP7RZJdXd3nzhx4vz585ubm7t5OQAAAHoE5J1gwDt27JiLiwtCyNvbu6SkpKO1uc6fP98n3RszZoyYFcP6qldiREdHV1RUSDNIQUGBr6/v3r17ca0rhNClS5fInxFCmpqaCCEul9vc3JyQkDB79mwKhYJ3ffHFFwRBiCw7TtqzZ092dnZkZGTXrwQAAEDPgbwTDHjr16+vrq4mCKKoqAgnKAAjCCI8PHzs2LE0Gk1JSWnRokX4uaCbm5ucnBxZRXzTpk0sFotCobx7927Lli2enp7Pnz+nUCj6+voHDx6k0+lqamouLi4aGhp0Ot3MzCw9Pb1TQRBC165dU1BQCAwMbLefBw8eJAjC1ta2owvJz89XVFTU0dF58eIFl8vV1tYmd40aNQohlJub2+6BSkpKs2fPjoyM/DiHuCUlJW3fvh0hFBISMmbMGAaDwWKxxowZ4+vrW1tbSzZLSUmZOXMmk8nU0NDw9vZut8btr7/+GhIS0tLSIr3et6epqcnd3V1dXZ3JZF67du3q1ascDue3337rkeBr166Vl5enUCidKoXW2toaERHR9um+QCAICgrS19eXk5NTVFQ0MjIiFzbrcksABgHIOwEYtPbs2bN9+/adO3dWVFTcuXPn1atXFhYW5eXlBw8eFJ6QFBUVtXfvXvxzZGSkjY3NqFGjCIIoKChwc3Nzdnbm8Xju7u6FhYWZmZnNzc1WVlavXr2SPAhCCOcrra2t7fYzISHB0NCQXMKRJBAIXr9+ffjw4aSkpEOHDsnJyb158wYhhN/FY3Q6ncFglJeXd3QTTExMXr9+nZOT05k7NxgMyvGy33333bVr1548eRIZGcnlcnv214mffvrp+PHjnTokPz9/1qxZHh4ebZclc3R0/OWXX86cOcPj8R4/fjxq1Cgul9tuEMlbAjAIQN4JwODU0NAQHh6+ePHiL7/8ksPhGBsb//DDD+/evSOrlkpOVlYWPzQdN27ckSNH6urqTpw40akI1tbWtbW1vr6+bXfV19e/fPkSP7YUoaWlNWLEiD179hw4cMDR0RH9u9yUyBR1KpXa0NDQ0alHjx6NEHrw4EGnOtx7pDN8drCOl718+fLkyZMVFRXXr19vb29vbW1dU1NjY2MjnbMLBIITJ06sWrUKf8zJyfHx8dm4cWPbMhrnz5+/fPlybGzstGnTZGVlNTQ0rly5YmRk1DZmRy2bmposLS1v3rzZ61cFgHRB3gnA4JSXl8flcidPnkxumTJlipycHH5L3mWTJ09mMpnt5iVdU1FRQRBE24edCKFXr15VVFScPXv25MmTJiYmFRUVeNCnSN7D5/MZDEZH8XFkMQ9EpUwKw2cH8XjZkpISKpXae/HJ+yCiqanp6NGjpqameXl55GqlEydOjI+PX7FiRdsyXrixsbHxB8/YUUsajRYWFnb06FFzc/OEhITOXwoA/RTknQAMTvh9KJvNFt6oqKhYV1fXzcg0Gu3t27fdDEJqbGzEMdvuolKpqqqqc+fOPX/+fF5eXlBQEB5OKjw2kcfjNTY2amhodBQfp6T4LD2r/wyfFSG18bLih+32rD///FNfX7+srOzkyZMUCoXNZqekpGhra1MolMOHDyOEfv75ZzabTaFQlJSULl++fP/+fR0dHRkZmeXLlyOEWlpadu/era2tzWAwJkyYcOHCBRyWIIjQ0FBDQ0MajcbhcLZt2yZy3vr6+vDw8MmTJ1dUVNy+fTssLEzMlw3j8/lpaWmS1BIW39LExCQ2NjYmJiY+Pn7atGlxcXEdjVQBYACBvBOAwUlRUREhJJJlVldXjxgxojthBQJB94MIw3mh+Akr+vr6MjIyeXl5urq68vLywsui4vGjEyZM6OhYPp9PnqVn9Z/hsyKkNl5W/LDdnmVlZVVQUDBs2LBVq1YRBMHlcs3Nze/evUs2cHZ2zsjIYDKZCxcuXLRo0eTJk1esWHHs2LGzZ88ihHx8fA4cOBAREVFWVmZjY7N8+fL79+8jhHx9fb29vTds2FBeXv7mzRsfHx8yYE1NTWBgoJmZGUEQaWlpfn5+ysrKknS1tLSUz+f/888/c+bMwb9OjB07Nioqqu1oVElaGhgYxMTExMXFJScnT5069dSpU1AXDAxokHcCMDgZGRmx2Wz8jyuWnp7O5/M/+eQThJCsrGzXiu3funWLIIjp06d3J4gwNTU1CoVSU1NDbqmsrMTPqEj5+fktLS1aWlqysrLz58+/c+cOmeskJiZSKBQxz/Zw5GHDhnWznyL61fBZYdIcLytm2G6fGDt2bERExMmTJ8+cOXPu3Lmmpqavv/4aIdTY2HjkyBE7O7slS5YoKiru2rWLSqWeOHGioaEhIiLi888/9/DwUFRUZDAYZGYpEAgmTpx4/fr1lJQUT09PFosleTfwrCBVVdXAwMC8vLzy8vJFixZ98803OAPuWkstLa3vv//+1KlTPj4+In86ABhYIO8EYHCi0+menp6XLl06ffp0bW3tgwcPNm7cqKGhsWHDBoSQvr5+VVXV5cuXBQLB27dvhZ8gKisrl5aWFhYW1tXV4bSytbX1/fv3zc3Nubm5W7Zs0dbWdnZ27lSQxMTEjl7IMplMPT29kpIScguLxbp+/frNmzdra2sFAkFWVtaqVatYLJaHhwdCyNfXt7y83M/Pr76+PjU1NTQ01NnZ2dDQECHk5OQ0bNiwzMxM4fg4siQj7Tql3w6f/djGy4rA841cXFwuXrx44MABvPHp06c8Ho+c1sNgMNTV1Z88eVJQUMDj8SwtLdvGoVKpOTk5VlZWFhYWERER9fX1kvcBDxoZP368mZmZsrIyh8PZu3cvh8Np+zuJ5C1LSkq2bNny1VdfBQcHt81KARhAIO8EYNDy8/MLCgry9/cfOnTo7NmzR44ceevWLfzkxtXVdc6cOcuWLTM0NAwICMB5xowZM169erVx40Y1NbVx48bNnz+/qqoKIdTY2GhsbMxgMCwsLAwMDP766y/872WngohhbW2dl5dHPmOj0+kzZ85cu3atpqamvLy8g4PDyJEj09LScN4wfvz4P/744/r16yoqKkuWLFmzZs3Ro0fxgXw+v6KiQmROTEZGhqamppgX8V3Tb4fPDtzxsj0lMDCQy+UKz7vCWeOuXbvIdcKKiop4PB7+nURVVbXdOBwOZ9euXX///Xdra+v06dP9/f3fv38vSQfw3Xv37h25RU5OTkdH5/nz511o+ezZs6+//nrJkiUzZ868d+/eypUrZWVlJekGAP0TfH0BGLQoFIqXl5eXl1fbXcrKyiIlWsiHQ1paWiJlq+Xl5YWfR3YhyBdffCGc3IjYvHnzkSNH4uPjv/zyS7ylo/nU2KxZs9p9rBgXF/fpp5/q6OiQWyorK2/cuLFv376O5il3Wb8dPjtwx8v2CIFA4O7uHh4e7unpuW/fPj8/P/RvZhkREbFlyxbhxn/99Rf6d7BBR1gslqen56ZNm2JiYmbNmjVv3jwPDw/xU4vYbPbo0aMfPXokvLG5uZnD4XSqZVZW1v79+1+/fu3j4xMdHf3BawdgQIDnnQCAD+jtVWr09fX9/f39/f27Uy67paXl8uXLdXV1wkve79mzZ9KkSW5ubj3Rzf/Rb4fPDtDxsj1l8+bN69at27p1q4eHR0BAQGpqKkJIS0uLTqe3XYXIyMhoyJAht2/f/mBYOp3u6uqamZk5duxY4blHHXF0dMzKynrx4gX+yOPxioqK2h3s0VHLpqYmT0/P9evXp6SkLFiw4INnBGCggLwTAND3tm/f7uDg4OTkJJwwdcqtW7fi4+MTExPJoY3h4eHZ2dlXr17tjYqP/Wr4rHDHpDleVsyw3T4RFRWlqam5ePFihFBQUNC4ceNWrFhRW1tLp9NXr1597ty5I0eO1NbWtrS0lJSUlJWVqaqq2tvbx8XFRUdH19bW5ubmip8WRqVS16xZc/LkyQ/2xMPDQ0dHx9nZubi4uLKy0tvbu6GhASesIne1o5Y0Gu3mzZvtjj0FYGAjAOhP7O3t7e3t+7oXAwBC6MKFC719lu3bt8vJySGERo4cGRsb29un++OPP7y9vXsk1OXLl4OCgpqbmyU/pLPfvdbW1tDQ0NGjR1OpVCUlJTs7u6dPn+JdlZWVc+bModPpurq6mzdvxlUh9fX1i4uLMzMzdXR0GAyGubn5mzdvNmzYQKVSNTU1ZWVlFRQUFi1a9Pz5884GEemYm5sblUrl8XjkFltbW11dXTabTaPRRo0a5eTk9ODBA3Lv7du3p06dSqPRNDQ0tm3b1tjYiLfb2dkhhHbv3i0c3NraWlNTs7W1lSCIq1evysvL79u3T/Kb1mWFhYUmJiYIIVlZWVNT07i4uEOHDuHxqUwm09bW1sbGhkKhKCsr3717lyCIrVu3DhkyBCHE4XDu37/f1NTk7e2tra0tKyurqqq6ZMmSvLw8giDq6urWrVunoqLCZrPNzc13796NEBoxYkROTs4Hu5Samjpz5kzynbu6urqZmdnt27fx3levXi1btkxJSYlGo02dOjUxMRFvb3tXO2rZfbhMaU9FA6BHUIgeXd8WgG5ycHBACMXGxvZ1R/o7CoVy4cIF4RKPoJv65Lvn4uISGxtbWVnZgzELCgrGjh174sQJcrxs17S2tn766afOzs5r1qzBWyorK0eMGLFv3z5PT8+e6OnHqO1d7T0XL150dHSEf+VBvwLv2QEAoC/1+PDZgThe9iPR7l0F4KMCeScAAAw2A2687Eei7V0F4GMDeScAAPSNHTt2nDhxoqamRldXNy4urmeDBwYGurm5BQcHd+1wS0vLM2fOkAvEX7lypamp6datW0pKSj3Xx4+OyF0F4CME9TsBAKBvBAUFBQUF9V78uXPnzp07t0dCLVy4cOHChT0SCgDwMYPnnQAAAAAAQBog7wQAAAAAANIAeScAAAAAAJAGyDsBAAAAAIA0QN4JAAAAAACkAfJOAAAAAAAgDZB3AgAAAAAAaYD12UH/4uDg0OMFtAEA4KMF/8qDfgXyTtC/pKamvnr1qq97AcAHODo6btmyZcaMGX3dEQA+YOnSpX3dBQD+D+SdAADQaRQK5cKFC/AvOgAAdAqM7wQAAAAAANIAeScAAAAAAJAGyDsBAAAAAIA0QN4JAAAAAACkAfJOAAAAAAAgDZB3AgAAAAAAaYC8EwAAAAAASAPknQAAAAAAQBog7wQAAAAAANIAeScAAAAAAJAGyDsBAAAAAIA0QN4JAAAAAACkAfJOAAAAAAAgDZB3AgAAAAAAaYC8EwAAAAAASAPknQAAAAAAQBog7wQAAAAAANIAeScAAAAAAJAGyDsBAAAAAIA0QN4JAAAAAACkAfJOAAAAAAAgDZB3AgAAAAAAaYC8EwAAAAAASAPknQAAAAAAQBog7wQAAAAAANIAeScAAAAAAJAGyDsBAAAAAIA0QN4JAAAAAACkAfJOAAAAAAAgDZB3AgAAAAAAaYC8EwAAAAAASAOFIIi+7gMAAPR33377bWFhIfkxNjZ2+vTpWlpa5Jbvv/9eQ0OjD3oGAAADh2xfdwAAAAYAOTm52NhY4S1paWlpaWn455EjR0LSCQAAHwTv2QEA4MNWrFjR0S45OblVq1ZJszMAADBAwXt2AACQyLhx4x4/ftzuridPnhgaGkq5PwAAMODA804AAJDIypUrqVSqyEYKhTJhwgRIOgEAQBKQdwIAgESWL1/e3NwsslFWVnblypV90h8AABhw4D07AABIatq0affv329tbSW3UCiU4uLiESNG9GGvAABgoIDnnQAAIKmVK1dSKBTy45AhQ8zMzCDpBAAACUHeCQAAklq6dKnwRwqFAi/ZAQBAcpB3AgCApFRVVT/99FMZGRlyy5IlS/qwPwAAMLBA3gkAAJ3w1Vdf4WHxMjIyVlZWKioqfd0jAAAYMCDvBACATli8eLGsrCxCiCCIr776qq+7AwAAAwnknQAA0Any8vILFixACFGpVFtb277uDgAADCSQdwIAQOfgNTMXLVrEZrP7ui8AADCQQN4JAACdM3/+fAUFheXLl/d1RwAAYICBuvGgE1JTU8PDw/u6FwD0vdzcXCMjoyFD4Fd38LGbMWOGh4dHX/cCDBjwlybohFevXsXFxfV1L8DAExcXV1JS0te96Enjx4/v26QzLS0tLS2tDzsAAEIoLS0tNTW1r3sBBhLZvu4AGHhiY2P7ugtggKFQKFu3bhUpug66w8HBAcEfRtDX8PcQAMnB804AAAAAACANkHcCAAAAAABpgLwTAAAAAABIA+SdAAAAAABAGiDvBAAAAAAA0gB5JwAAAAAAkAbIOwEAAAAAgDRA3gkAAAAAAKQB8k4AAAAAACANkHcCAAD4gLCwMDU1NQqF8sMPP3QtQlJS0vbt2xFCISEhY8aMYTAYLBZrzJgxvr6+tbW1ZLOUlJSZM2cymUwNDQ1vb++mpqa2oX799deQkJCWlpau9USMpqYmd3d3dXV1JpN57dq1q1evcjic3377rUeCr127Vl5enkKhZGdnS35Ua2trRESEmZmZyHaBQBAUFKSvry8nJ6eoqGhkZFRYWNhuBMlbAiAFkHcCAAD4AC8vr7t373b5cD8/v4MHD+7YsQMhlJycvG7duuLi4vLy8oCAgJCQEHt7e9wsLy9v7ty5lpaWb9++vXTpUkxMzMaNG9tGs7W1pdPplpaW1dXVXe5Su7777rtr1649efIkMjKSy+USBNGDwX/66afjx4936pD8/PxZs2Z5eHjweDyRXY6Ojr/88suZM2d4PN7jx49HjRrF5XLbDSJ5SwCkgQBAYhcuXIDvDOgChNCFCxc6dUhCQoKCgsKvv/7aS13qmj///NPHx4cgiP379xsaGtLpdCaTaWhouGvXrpqaGrJZcnKymZkZg8FQV1f/9ttvGxsb24a6cuXK/v37m5ubu9YTe3t7e3v7rh3bNfn5+Qiho0ePdvbA4OBgAwODhoYG/NHOzo78mSAIvMB3aWkpQRCOjo66urqtra14V2hoKIVCefz4cbth3dzcZsyYIRAIOn0lHZsyZcry5ct7MKCIc+fOIYSysrLa3cvn82NiYlauXIk/ZmdnL168+PTp05MmTZo4caJIHAqFkpubK8kZ223Z2Nj42Wef3bhxo0vX8X+k/z0EAx087wQA9EdEjz5q6hED5aFdv1JQUODr67t37146nY63XLp0ifwZIaSpqYkQ4nK5zc3NCQkJs2fPplAoeNcXX3xBEMSVK1fajbxnz57s7OzIyMge7G1JSQmVSu3BgCLISxPR1NR09OhRU1PTvLy8/fv3440TJ06Mj49fsWIFjUYTaY8bGxsbf/CMHbWk0WhhYWFHjx41NzdPSEjo/KUA0EWQdwIA+iNra+uamhobG5teit/Q0NB2zJwY+/fvP3/+/MWLF+Xl5RFCcnJymzZtUlVVZbPZDg4OixYt+vPPP8vKyhBCAQEB6urqe/fuZbFYM2bM8Pb2/vnnn588edI2pru7+8SJE+fPn9/c3NxT19Wu27dvT506lclkKigoGBsbk+MpT506NXnyZDqdzmKxRo4cGRAQgBBKTk4eN24ch8Oh0+nGxsZ//PFHu2JIb4sAACAASURBVDFbWlp2796tra3NYDAmTJiAX4a0dfDgQYIgbG1tO+pbfn6+oqKijo7OixcvuFyutrY2uWvUqFEIodzc3HYPVFJSmj17dmRkJP4V5dq1awoKCoGBgRLdkTb+/PNPfX39srKykydPUigUNpudkpKira1NoVAOHz6MEPr555/ZbDaFQlFSUrp8+fL9+/d1dHRkZGSWL18u5m4QBBEaGmpoaEij0TgczrZt20TOW19fHx4ePnny5IqKitu3b4eFhWloaIjvKp/PT0tLmzRp0gcvSnxLExOT2NjYmJiY+Pj4adOmxcXFtba2fjAmAN0EeScA4GMUHR1dUVEhYeOB9dBORH19va2trb29fVVVVX5+voGBAZ/PRwhFRkauXLnS3t6+tLS0pKRkx44dT58+RQiVl5c7OjoWFhaWlpay2ewVK1a0G9bHx+fAgQMRERFlZWU2NjbLly+/f/9+22YJCQmGhoZMJlNku0AgeP369eHDh5OSkg4dOiQnJ/fmzRuEEE7rMTqdzmAwysvLO7o0ExOT169f5+TkIITwNKMuZ05WVlYFBQXDhg1btWoVQRBcLtfc3Fx4SKuzs3NGRgaTyVy4cOGiRYsmT568YsWKY8eOnT17Vszd8PX19fb23rBhQ3l5+Zs3b3x8fMiANTU1gYGBZmZmBEGkpaX5+fkpKytL0tXS0lI+n//PP//MmTNHQ0ODTqePHTs2Kiqq7SsCSVoaGBjExMTExcUlJydPnTr11KlTvf1bEPjY9dH7fTAgwfhO0DWok+M7k5OTtbS0EEKHDh0iCCIqKorJZDIYjMuXL8+bN09eXl5TU/Ps2bMEQXz//fc0Gk1VVXXDhg3q6uo0Gm3GjBlpaWkEQWzevJlKpQ4bNgzHdHV1xdnP27dv3d3d5eTk8N+Bo0aNIggiMTFRXl5+37597fZn8+bNMjIy9fX1HXXY2tpaUVGxqakJp267d+8mdzU0NCCExIwanDdvnqamJjmoUUKSj6t7+PAhQuj3338X3sjn8xUVFefMmUNuaW5uxs8OhQUFBSGEKioqiP8d39nQ0MBkMp2cnHAzHo9Ho9FcXV1FDudyuRQKxcbGpm2vhg0bhhBSUVH5/vvv+Xw+QRDXr19HCIWHhws3U1BQwJlZu2JiYhBCv/zyy4fugaTIvBN79eoV+SXEfvzxR4TQ6dOnz5496+HhgTd2dDd4PB6TybSysiIPJ8d38vl8HR2dWbNm1dbWfrBX06ZNEx7f+eDBA4SQlZXV33//XVlZWV1djdPZ06dPixwoeUvs0aNHw4cPd3Bw+GCXSDC+E3QWPO8EAPQ7Io+aXF1dt27d2tDQIC8vf+HChefPn+vp6a1bt04gELi5uTk7O/N4PHd398LCwszMzObmZisrq1evXh08eHDp0qVkkKioqL179+KfIyMjbWxscMZZUFCAPvS0TGoP7XqDnp6empral19+uWfPHrKATm5ubnV19X/+8x+ymYyMjLu7u8ixeLBj24pFT58+5fF4RkZG+COeQdV2LAFOWNveN4TQq1evKioqzp49e/LkSRMTk4qKCvz8WORhG5/PZzAYHV0ajizm3va49evX29vbu7i4XLx48cCBA3hjR3ejoKCAx+NZWlq2jUOlUnNycqysrCwsLCIiIurr6yXvAx7uOX78eDMzM2VlZQ6Hs3fvXg6Hc+zYsS63LCkp2bJly1dffRUcHIyf4ALQSyDvBAAMGGZmZgoKCqqqqk5OTvX19cXFxXi7rKzs2LFjaTTauHHjjhw5UldXd+LEiU5Ftra2rq2t9fX1bburvr7+5cuXeKyhCC0trREjRuzZs+fAgQOOjo4IIVxvUkZGRrgZlUrFTz3bNXr0aIQQfjTVGxgMxs2bN83NzQMDA/X09JycnBoaGvAQT0VFxbbtExISPv30U1VVVRqN9u2337YbE+dJu3btovyrqKioba2fxsZG9G/2I4JKpaqqqs6dO/f8+fN5eXlBQUHq6uoIIeFanjwer7GxUcx4R5yS4rNITWBgIJfLFR6k0dHdKCkpQQipqqq2G4fD4ezatevvv/9ubW2dPn26v7//+/fvJekAviHv3r0jt8jJyeno6Dx//rwLLZ89e/b1118vWbJk5syZ9+7dW7lypaysrCTdAKBrIO8EAAw8+C25QCBou2vy5MlMJrPdeTxdMwge2o0fP/63334rLS319va+cOFCWFjY8OHD0f9mJFhxcbGdnZ26unp6enpNTU1ISEi7AXEuFRERIfz6LDU1VaQZvmrxBd719fVlZGTy8vJ0dXXl5eWLiorIXfhR9IQJEzo6Fg9UFXNve5xAIHB3dw8PD09NTd23bx/e2NHdwF+Gdkvfk1gslqenZ0ZGxtChQ2fNmrVt2zY8O00MNps9evToR48eCW9sbm7mcDidapmVleXo6LhmzRo7O7v09HQHB4chQyAlAL0OvmQAgMGGRqO9ffu2p6IN9Id2paWlOPNQVVUNDg42NTV99OjRyJEjlZWV8ZBKYQ8ePBAIBK6urnp6enQ6vaO6P1paWnQ6/YPr7uAljmpqasgtlZWVeAI4KT8/v6WlRUtLS1ZWdv78+Xfu3CFHOyQmJlIoFDFz4XFkPFRUOjZv3rxu3bqtW7d6eHgEBATgVLuju2FkZDRkyJDbt29/MCydTnd1dc3MzBw7dqzw3KOOODo6ZmVlvXjxAn/k8XhFRUXtllXqqGVTU5Onp+f69etTUlIWLFjwwTMC0FMg7wQADCoCgaC6unrEiBE9FXCgP7QrLS11cXF58uQJn8/PysoqKiqaPn06jUbbsWPHnTt33NzcXr9+3draWldX9+jRI1zGKCkpqbGxMT8/Pz09vd2YdDp99erV586dO3LkSG1tbUtLS0lJSdsHdUwmU09PD79uxlgs1vXr12/evFlbWysQCLKyslatWsVisTw8PBBCvr6+5eXlfn5+9fX1qampoaGhzs7OhoaGCCEnJ6dhw4ZlZmYKx8eRcb6VmJjYnTpKkoiKitLU1Fy8eDFCKCgoaNy4cStWrKitre3obqiqqtrb28fFxUVHR9fW1ubm5rYdWCmMSqWuWbPm5MmTH+yJh4eHjo6Os7NzcXFxZWWlt7d3Q0MDTlhFblRHLWk02s2bN9sdewpAr4K8EwAwqNy6dYsgiOnTpyOEZGVl230X3ykD/aGdqqpqS0uLmZkZk8lcsGCBi4vLN998gxDy9PQ8fPjwrVu39PX1WSzW7Nmzb926ZWxs7O3tHRUVpaGhsXPnzk8//RQhZG5uvnXrVnNzc4SQl5fXkiVLEEKRkZFbt24NCQlRUVHR0NDYsmVLu8MTra2t8/LyyOGtdDp95syZa9eu1dTUlJeXd3BwGDlyZFpaGp6UM378+D/++OP69esqKipLlixZs2bN0aNH8YF8Pr+iokKkHFVGRoampqaYnF5yRUVFpqam5eXlZ86c+eSTT+Lj4w8fPjxlyhSEkLe398KFC21tbTdv3hwZGYmfcfr4+OTl5b18+VJbW/uff/7p6G5ER0evWbPG29tbU1Nz06ZNFhYWCCEbG5uOipIKS0tLMzc3Hz58eHp6ek5OjoaGxsyZM+/cuYMQUlJSSk5OHjFixKRJkzQ1Ne/du5eQkIDrdIrcKDEtAegb0ps6DwY+qKMEugZ1fp1MkRI2O3fuRAiR6yvida7xCoobNmyQl5evqqoSCAQ5OTnjxo3T1tbGS1PiQuj//e9/8T/GON96+/YtQRDr1q1jMBgvX76sra3l8/lXr14VU0dp1KhRkyZNIj82NDSoqKjcuHGjpqaGz+dnZmZOnz6dxWI9ePCAIIiHDx/S6fRdu3Zxudy7d++qqKisXr0aH+jo6KimpvbPP/8IB9+zZw9CKDs7u1P3Z6DUr8nPz5eVlT116lQ347S0tFhYWERHR5Nb3r17R6fTw8LCuhl5kGl7o3rVQPkegv4DnneCgergwYNUKhXPHuVyuX3dna4IDg6WlZXFl4C3XL58WVlZWeRZWjf1RszeJvKo6ciRIxEREQihCRMmvHjx4vjx456engihefPm4aKSjY2NxsbGDAbDwsLCwMDgr7/+wsMxXV1d58yZs2zZMkNDw4CAAPwue8aMGa9evdq4caOamtq4cePmz59fVVUlvj8D5aFdP6Svr+/v7+/v79+dP6QtLS2XL1+uq6tzcnIiN+7Zs2fSpElubm490c1Bot0bBUD/0teJLxhIJHne6eXlpaSkJPwdGzJkiLy8vJGR0ebNm0tKSnqwP+RKKnV1dSK7du/eraKigveqq6uXlZWRu/ALR4SQhoZGD1ac7pqFCxcK/0kkP757967HT9GDMTsLdf55p+Q2bNigrKzcS8GxfvjQbmA9Z9qxY4e1tXV1dXXXDk9KSlq+fLnwn+LvvvvO3Ny8qqqqhzo4SLS9Ub1tYH0PQX8AzztBDwsNDX327Bn+2dDQkCCI2traAwcOPHz48NChQxYWFkSbxdza+vbbbykUClnjugv27t2LD6dQKG/evFm2bBk5L+Tvv/+Oj4/X0dEpLS396quvunyK3rBy5UoOh+Po6EgmzV0gcvd6JGY/J37ST/fBQ7tuCgwMdHNzCw4O7trhlpaWZ86cwbUCEEJXrlxpamq6deuWyK+4QORGAdAPQd4Jeh2LxXJxcVFTU0MIvXz58oPZZElJyaFDhzp1io6qvSCEvLy8EEK3bt3avXt3p2L2icWLF1dXV58/f77LEdreve7HBAih7du3Ozg4ODk5CU8w6pRbt27Fx8cnJiaSpUDDw8Ozs7OvXr2KlwUa3ObOnbt///4eCbVw4cLt27eLFOcHAAwIkHcCKcGVtFksFi5Yfe/ePUtLy+HDh1OpVBaLZWpqil/i+/v7GxkZ4VqGurq6uPAyQiguLg6/H2exWLq6ulu3bhUOnpqaumTJEmVlZRUVlV27dgnvcnV1xY+XgoODr1271rZjra2t+/fvHzNmDI1GU1JSWrBgAV45JiYmRl5eHg++zMzMzM/Pnz9/PoPBOHz4sJycHIVCYTKZd+7csbe3V1JSUlZW3rNnz/Pnzzdv3qytrc1msxcuXEiufdfRxYoQGbGakpJCaQM/MZL87rUdBdvR9f7000/C1+Xg4KCiotL2fvY3O3bsOHHiRE1Nja6ublxcXK+eCx7aAQBAd/X1i34wkEg4n50s2Y3fs3O53O+++w4hJCcnd/r0adzm3Llzn3zySUZGRm1trZ2dHUJIRkbmxYsXBEHgKSMIoZcvX+LGUVFRuMGZM2caGhqioqJmzpxJCI3vvHfvHpfLXbZsGf6Ynp5OEERdXR0OUldXh0sAqqioFBcXEwSRmJioo6ODg+MHoqNHjy4tLcULkCgqKr5+/ZogiFOnTuGA+/fvJ5ODhoYG8rx37typq6vD/UcIhYWF1dXVkY8bw8PDP3ixIuM7hUesJicnW1lZVVRUNDY26urqIoQUFBTwGM1O3T2RUbBirlf8/ewO1JvjOz9OMK4O9AfwPQSdBc87QS96+vQphUJhs9menp50Ot3Nze2zzz4j927YsGHy5Mny8vKLFi1CCLW0tIgUhcYaGhp27NiBELK1tV2+fDmdTl+5cqXIe8mxY8eyWCy8QDZC6OHDh8J72Wx2XFwcg8GorKx0dHQULuhYX1+Pk9oFCxZoaGisW7cOIVRdXY3L9JD++9///vTTT9XV1WZmZsLbTUxM2Gw27j9CaMSIEWw2m5w5/vjx485erDANDQ03NzdVVdVjx469fPkSIfTtt9+SYzS7EFDy6xV/PwEAAICugbwT9CL8vFMgEDx+/Pizzz4LCwsbPXo0fhnq5OSEkx7071rbqIPltu/du4dH1OGSywghNpv9119/tW1JrmSIF4ARZmRkhPOt1NRUb29vcjtZHAdX7VZTU8MZ7b1794QP9/LyWrx4MYfD+fvvv8lX/ySy/wRBCH8kuyH5xQobNWrUggULuFwufiqprq5Oji7oWkDJrxcTcz8BAACALoC8E/Q6WVnZMWPG/Pzzzwih+vr6tWvXtra2Xr9+/YsvvhgxYgSTyRRfWpKsrTh06NDudGP16tXOzs4IoYiIiMuXL+ON5PRkMnvDaWXPFgSV/GLbCg8Pr6ioQAj5+fmR81G6HFA61wsAAAC0C/JOICWqqqosFgshVFNTk5SUZG1tfe3aNTMzs8LCwtOnT4s5EM9DQgjh8ZrdceTIEbyU848//oi3aGho4B+amprwD/hxILm9+/Ly8iS/WBHv3r0LCwtDCI0ePXrt2rUIoaysrO4ElML1AgAAAB2BvBNISXl5OZ7fjWex4Onty5cvV1NTGzLkf76HIkWR8MxrhFBaWlo3+8BgMOLi4uTl5ckturq6eA2b8vJy/F/csXHjxnXzXKSsrCwxFyteYGAgzrYDAwNlZWURQqtXrxYfUExJKSSV6wUAAAA6Ankn6EUEQeCaPm/evNmyZQveGBAQQGY59+7da2xsLCkpET5q1KhR+IfU1NSGhgY6ne7j44MQunDhwqlTp2pra7vTJQMDg2PHjpEf6XQ6XrP7999/Lysrw9NrlJSU8MPFHjF69Gj8Q7sXK0ZxcTFeX3Hy5Mn29vb19fW///57dXW1+IAid498rolJ4XpBfzNlyhQZGZlJkya1u/fq1ascDue3337rwTMmJSVt374dIRQSEjJmzBgGg8FiscaMGePr6yv85zclJWXmzJlMJlNDQ8Pb21vku4r9+uuvISEhvb0uAKmpqcnd3V1dXZ3JZF67dq1nb87atWtxabbs7GzJj2ptbY2IiBCZ0YgQEggEQUFB+vr6cnJyioqKRkZGHZVGlrwlANLQx/PpwYDStXUyMXl5+blz5yYkJOBmAQEBmpqaNBrN1NT04MGDuI2SklJeXl5TU9OaNWuGDh3KYDCmT59eUFBAEMTJkyenT5/OZrNlZGTU1dWXL19+/Phxcla7paVlQ0MDLk2PEFJQUPjPf/6Dp35zOBxnZ2eRTrq6upJ1lJqbm/39/fX09GRlZRUVFW1sbB4+fEgQRHR0NJvNxgFZLNY333yD24uct6ysTFlZWbj/c+fOxR+pVOoPP/wg5mIXL15M1r42MjLCy7Xjj7q6umSmLszU1LRTd2/t2rXCMcVcr/j7mZaW1p1vDoI6Sj2tU/VrLC0tJ06c2O6u33//XUFB4ddff+2pju3evdvGxqa2tpYgCGtr67CwsIqKirq6uosXL1KpVCsrK9zs4cOHDAbD19eXy+XevXt36NChq1evbjdgZGTk7Nmz379/31M9FCMwMNDAwOD9+/c//vhjbGxsj9+cc+fOIYSysrIkbP/s2bOZM2cihNr+77OzszM0NExLSxMIBKWlpba2tg8ePGg3iOQtuwDqKIHOgrwTdIKE9Tux5ubmpqYmLpdbU1PD4/F6tWOgn4O8s8d1Nu+cNGlSr/YHCw4ONjAwaGhowB/t7OzInwmCcHBwQAiVlpYSBOHo6Kirq9va2op3hYaGUiiUx48ftxvWzc1txowZAoGgl7tPTJkyZfny5b0XX3zeyefzY2JiVq5ciT9mZ2cvXrz49OnTkyZNEsk7z507R6FQcnNzJTljuy0bGxs/++yzGzdudOk6/g/knaCz4D076C0yMjJycnIsFktBQQGPKQQA9BUpLMVZUFDg6+u7d+9estbYpUuXhOuOaWpqIoS4XG5zc3NCQsLs2bPJ4chffPEFQRBXrlxpN/KePXuys7MjIyN7+QpQSUlJr96ojoZfNzU1HT161NTUNC8vj1xNdOLEifHx8StWrCArmpFwYzxLUryOWtJotLCwsKNHj5qbmyckJHT+UgDoIsg7AQBg8CsoKBgzZgyLxWIwGBYWFikpKQihlJQUbW1tCoVy+PBh3Cw5OXncuHEcDodOpxsbG//xxx94++3bt6dOncpkMhUUFIyNjdsdZn3w4EGCIGxtbTvqQ35+vqKioo6OzosXL7hcrra2NrkLj0vOzc1t90AlJaXZs2dHRkYSBIEQunbtmoKCQmBgYBfvRXv+/PNPfX39srKykydP4tUuRG7Ozz//zGazKRSKkpLS5cuX79+/r6OjIyMjgwuZtbS07N69W1tbm8FgTJgwgVwIlyCI0NBQQ0NDGo3G4XC2bdsmct76+vrw8PDJkydXVFTcvn07LCzsg8Ul+Hx+WlpaRwN2JW9pYmISGxsbExMTHx8/bdq0uLi41tbWD8YEoJsg7wQAgMFPSUnp2rVrNTU19+/fFwgEVlZW+fn55ubmd+/eFW5WXl7u6OhYWFhYWlrKZrPx0qn19fW2trb29vZVVVX5+fkGBgbtLiWQkJBgaGhIVpklCQSC169fHz58OCkp6dChQ3Jycm/evEEICVeWoNPpDAYDl1lol4mJyevXr3NychBCeJpRzyZJVlZWBQUFw4YNW7VqFUEQXC5X5OY4OztnZGQwmcyFCxcuWrRo8uTJK1asOHbs2NmzZxFCPj4+Bw4ciIiIKCsrs7GxWb58+f379xFCvr6+3t7eGzZsKC8vf/PmDZ4iidXU1AQGBpqZmREEkZaW5ufnR44UF6+0tJTP5//zzz9z5szR0NCg0+ljx46NiorCSXlnWxoYGMTExMTFxSUnJ0+dOvXUqVO4xgUAvaXP3vCDAahT4zsBIPX133ODU5fnFeHHil5eXgRBvHr1CiF06NChtkcFBQUhhCoqKvBCqb///ruYU3C5XAqFYmNj03YXXhxLRUXl+++/5/P5BEFcv34dIRQeHi7cTEFBASdh7YqJiUEI/fLLLx+61m4h806s7c3BpX9Pnz599uxZDw8PvLGhoYHJZDo5OeGPPB6PRqO5urryeDwmk0lOpSKExnfy+XwdHZ1Zs2bhCVjiTZs2Tfh/34MHDxBCVlZWf//9d2VlZXV1NU5nT58+LXKg5C2xR48eDR8+3MHB4YNdIsH4TtBZsn3xtyUA4KOzZcuWGTNm9HUvBo+IiIguH2tsbMzhcDp6qU3CIx1bWlr09PTU1NS+/PJLd3d3Z2fnkSNHtm1cUVFBEETbh50IoVevXlVXV2dlZW3fvv3YsWM3b97Egz5Fnqvx+XwxA8FxZDEPRKVj/fr1f/75p4uLy+eff46X/EUIPX36lMfjGRkZ4Y8MBkNdXf3JkycFBQU8Hs/S0rJtHCqVmpOTc+jQIQsLi1WrVq1fvx4vqyEJPNxz/PjxZHGlvXv3Hj169NixY/j5dBdalpSUhIWFpaSkBAcHd3ZNNQA6BfJO0MOmTJmSmZlpbGzcqRp1kli9evW5c+eamppwUc+eDS4dYWFhBw4cePv27dGjR11cXBBCV69eXbZs2enTp21sbLofv2ejtSUQCAICAk6fPl1SUqKqqrps2bKAgAAJJ43NmDFj6dKlvdGrj1NsbGx3DqdSqQKBoO32hISE0NDQvLy82tpasgGDwbh586aPj09gYKC/v//SpUtPnDgh8v8dV+ptOwMGn0tVVXXu3Lm6uroGBgZBQUGbNm1CCAkPEuXxeI2NjWKGNuLT4bP0rcDAwLi4OLx6LYZXxNi1a9euXbvIjRoaGri2rqqqartxOBzOrl27tm7d+sMPP0yfPt3BwWHz5s3tFqETge/Su3fvyC1ycnI6OjrPnz/vQstnz56FhIQ8fPjQy8srPDy8UwtbANAF8A0DPSwjI2POnDm9EfnEiRNeXl69EVlqvLy8RIbTET36Drpno7W1ZcuW0NDQoKCgysrKM2fOHD9+HArOD0TNzc1VVVXC03qw4uJiOzs7dXX19PT0mpqakJAQctf48eN/++230tJSb2/vCxcu4OVbheG8UHyBd319fRkZmby8PF1dXXl5+aKiInJXQUEBQmjChAkdHYtHlPZ5ZQyBQODu7h4eHp6amrpv3z68EWeWERERwi8TU1NT8a/H7dbDJ7FYLE9Pz4yMjKFDh86aNWvbtm1lZWXi+8Bms0ePHv3o0SPhjc3NzRwOp1Mts7KyHB0d16xZY2dnl56e7uDgAEknkAL4koFeIX61xrYaGhraLsjxMbC2tq6pqeny40mR+9bNaOK9ePHihx9+WLlypZOTk7y8/Keffurm5nb27NnHjx/3xulA7/nrr79aW1tNTU1Ftj948EAgELi6uurp6dHpdPJPcWlpKc5dVFVVg4ODTU1NRVIZhJCamhqFQqmpqSG3VFZWiryxzc/Pb2lp0dLSkpWVnT9//p07d8i5QYmJiRQKRcxceBwZDxXtQ5s3b163bt3WrVs9PDwCAgJSU1MRQlpaWnQ6ve0bHiMjoyFDhty+ffuDYel0uqura2Zm5tixY4XnHnXE0dExKyvrxYsX+COPxysqKmq3rFJHLZuamjw9PdevX5+SkrJgwYIPnhGAngJ5J+gVna2BFx0dLfzeSrzOJrWDWKfuWzdlZGS0trZOmzaN3DJv3jyEEFlqB/RnfD6/pqamubk5MzPTzc1NR0fH2dlZpA1+ApqUlNTY2Jifn5+eno63l5aWuri4PHnyhM/nZ2VlFRUVTZ8+XeRYJpOpp6cnvGori8W6fv36zZs38Sv7rKysVatWsVgsDw8PhJCvr295ebmfn199fX1qampoaKizs7OhoSFCyMnJadiwYZmZmcLxcWScWiUmJvZ4HSVJREVFaWpqLl68GCEUFBQ0bty4FStW1NbW0ul0PAroyJEjtbW1LS0tJSUlZWVlqqqq9vb2cXFx0dHRtbW1ubm5wov0tkWlUtesWXPy5MkP9sTDwwP/HywuLq6srPT29m5oaMAJq8jd66gljUa7efNmu2NPAehdfTKbCQxQEs5nt7S0VFJSwhVV6HS6ubl5cnIy3nXnzp2xY8cqKCjQaDQjI6Nr164RBOHu7i4nJ4e/kKNGjcItf/nll08++YRGozGZTB0dHX9/f4Igdu7cOWTIkPj4+Hnz5ikoKKirq0dHR4vvTFRUFJPJZDAYly9fnjdvnry8vKam5tmzZ/He1tbW7777bsyYMXjl4oULF+IVU0JCQhgMBpvNOEHUngAAIABJREFULi8v9/DwGD58uIuLC5PJpFAopqamampqsrKyTCbTxMTE3Nx8xIgRZHE+8rztXilBEPn5+Qiho0ePEgSRnJyspaWF/p0wi3eJuH79uoT3TSSamKsTf086cvHiRYSQcDM8yWP9+vUf+kbAekU9r1PziE+cODFnzhz8vVVRUVm2bFlRURFBEIcOHVJXV0cIMZlMW1tbgiC8vb2VlZUVFRUdHBxw3Ur81TIzM1NSUpKRkRk+fPjOnTubm5vbnsXNzY1KpQovTmZra6urq8tms2k02qhRo5ycnIRXaMQ1QWk0moaGxrZt2xobG/F2Ozs7hNDu3buFg1tbW2tqauL1ja5evSovL79v377O3TKxCgsLTUxMEEKysrKmpqZxcXEiN8fGxoZCoSgrK9+9e5cgiK1bt+K30hwO5/79+01NTd7e3tra2rKysqqqqkuWLMnLyyMIoq6ubt26dSoqKmw229zcfPfu3QihESNG5OTkfLBLqampM2fOJMe8qqurm5mZ3b59G+999erVsmXLlJSUaDTa1KlTExMTO7p7HbXsETCfHXQW5J2gEyTPO/X09F6+fCkQCB4+fDht2jQ6nf7s2TOCIGJjY/fs2VNVVVVZWTl9+nQVFRV8yJIlS8iMkyAIPFc3ODi4srKyqqrqxx9/XLFiBUEQO3fuRAjduHGjurq6qqpq/vz5NBqtvr5efH/Io2pqaioqKiwsLFgsFq7nsnv3bjk5uVOnTlVXV+fm5pqamg4dOvTNmzfkUe7u7ocOHVq8ePHjx4/9/PwQQunp6fX19e/evcNP+xISEt6+fVtfX+/m5oYQys7Oxift6EqF807ifwu15Ofn+/j44MspKytTUlIyMzNraWmR/L6JlH354NW1e086gqc/+/r6klvwfGQ7Ozvx95+AvLMX9MN/7/Pz82VlZU+dOtXNOC0tLRYWFsK/Ur57945Op4eFhXUz8seg7d3rVf3wewj6Ocg7QSdInnd2VCxQGFkdkPjf/InP5ysqKs6ZM4ds2dzcjJcqwdkSueLzL7/8ghB6+PCh+P6IHBUVFYUQwiVO2Gw2WXWPIIh79+4hhMhnq8JHEQSB8866ujr8Eb8OI5/f4GPPnz/ftgPCVyom7xRmZ2dHp9OfPHkiPpqYvLNTV0feE/F3ct68ecrKyjdu3GhoaCgrK7t48SKFQlmwYIH4owjIO3tB//z3PigoaPTo0eSfkS5obm6Oj4+fNGmS8O+T33zzzfTp08X/XgSIDu5er+qf30PQn0EdJdDrOioWSFYHFNmem5tbXV39n//8h9wiIyPj7u7eNjKO0G45GDHwu2mBQJCXl8flcidPnkzumjJlipycHDmsTZI4ZA1CMZ3p6Eo7cvHixf/+978hISF4uFvXonXq6sh7Ij7m+fPnvb29V65cWVVVpaGhMW3aNIIgVFRUPnhF4COxfft2Lpfr5OR05syZttOrJXHr1q34+PjExESyFGh4eHh2dvbVq1elsMT8QNf27gHQ30DeCaSBLBbYbnVAEbiqn6KiYm/3qrq6GiHEZrOFNyoqKtbV1XU/uCRX2q7KysrNmzdPmTLF09OzO9F64+o4HM4PP/xAfiwrKzt37tzw4cO7HBAMPoGBgdevXw8ODt6/f38XDre0tBSe7HLlypWmpqZbt27JyMj0XB8HLZG7B0A/BPPZQa8jiwWKqQ4oDOcxwrWOewlObUXysOrq6hEjRnQzsoRX2i53d/fq6uoTJ06Q/9B2LVrvXR0pIyMDIdRL5VrBwDV37tyuJZ1tLVy4cPv27ZB0AjBoQN4Jeh1ZLLCj6oAiRo4cqaysjFdw7lVGRkZsNvv+/fvklvT0dD6f/8knn3QzsoRX2lZCQsKZM2d8fX3Hjx+Pt2zbtq1r0Xrv6kjHjx/X1dWdPXt2TwUEAAAwuEHeCXpFu8UCO6oOiBBSVlYuLS0tLCysq6sbMmTIjh077ty54+bm9vr169bW1rq6urZ1qruPTqd7enpeunTp9OnTtbW1Dx482Lhxo4aGxoYNG7oZWcyVilFbW+vi4jJp0iRch6+xsfH+/fvZ2dkS3jeR9++9cXVTp04tKipqbm4uLCz08vJKSkqKjo4mazkBAAAAH9DXE5vAQCLhfPaOigUSHVQHLC4uzszM1NHRYTAY5ubmuNDP4cOHjY2N6XQ6nU43MTGJiorCNTURQqNHj37+/Pnp06fxWsYjRowQM6Ud16okjzp27JiCggJCSEdH59mzZ62traGhoaNHj6ZSqUpKSnZ2dk+fPiX+rd+JENLS0sJ1YSIjI3GckSNHJicn79+/H0+bGDZs2JkzZ86fP49XUlFSUjp37lxHV7plyxbcjMViLV68WKRAYNu1BxFC8+fPl/C+7dq1S6QWY0dXJ/6eiPk/a2VlpaioKCsrq6SkZG1tnZGRIeE3B8F89p4G84hBfwDfQ9BZFKKXF3QGg8nFixcdHR3hOwM6i0KhXLhwYenSpX3dkZ6UlJR048aN4ODgkJCQEydOFBUVDRkyREtLy8HBYdu2bTiVRwilpKR4e3tnZWVxOJyVK1f6+/vTaDSRUL/++uvjx4+9vLwkH8jo4OCAEIqNje3BKwKgs+B7CDoL3rMDAECn+fn5HTx4cMeOHQih5OTkdevWFRcXl5eXBwQEhISE2Nvb42Z5eXlz5861tLR8+/btpUuXYmJiNm7c2Daara0tnU63tLTEVQgAAGCwgrwTDHhPnjyhdMzJyamvOzhgDMQ72dDQYGZmJuUg+/8fe/cZF9XR/g18DuyyjaUKggiIooIdK8UaIncQOyDYib1EUNFgQxEERQwYbIkNS1QUNJhEJcYeLInedowKVjAqSoelLHCeF/O5978PC8uCuAj+vq92z5kzZ3ZoF3Nmrlm3LjY29siRI2KxmBCipaU1d+5cIyMjbW1tT0/PkSNH/vHHH69fvyaEhISEmJiYrF69WiQSOTg4BAQE7Nmz5+HDh4p1+vn5de3adciQIbKMsAAATQ/iTmj0bGxslEwliY2NbegGNhqNsSd37dqVkZGhzkpSU1MDAwNXr17N5/PpkWPHjsleE0LMzMwIIQUFBWVlZSdOnBgwYIAsBYGrqyvLssePH6+y5qCgoNu3b2/cuLHunwQA4NOGuBMAPgksy0ZGRtra2vJ4PH19/ZEjR9JxQV9fXy0tLbpkihAyd+5ckUjEMMz79+/nz5/v7+//5MkThmGsra2jo6P5fL6xsfGsWbNMTU35fL6joyNd/q96JYSQxMREHR2d0NDQKtsZHR3Nsuzw4cOr+yApKSl6enqWlpZPnz4tKCig6QioNm3aEEIU9+6i9PX1BwwYQLeErUMHNmpnzpxZunQpISQ8PNzGxkYgEIhEIhsbm8DAQLqRBJWUlOTk5CQUCk1NTQMCAkpKShSr+uWXX8LDw1XfHkxeSUmJn5+fiYmJUChMTEw8efKkrq7ur7/+WufPJW/atGlisZhhmNu3b6t+VUVFRVRUlOJ4vFQqDQsLs7a21tLS0tPT69Sp0/Pnz6usQfWSAGqAuBMAPglBQUFLly5dvnx5RkbGpUuX0tLS+vXr9/bt2+joaPkFSVu2bFm9ejV9vXHjxmHDhtEd6lNTU319fX18fCQSiZ+f3/Pnz2/evFlWVjZ48OC0tDTVKyH/24O0oqKiynaeOHGiffv2ivsQSqXSV69ebd68+cyZM5s2bdLS0nrz5g0hhD6Lp/h8vkAgePv2bXWdYGdn9+rVqzt37tSm5xq9T2ey7HfffZeYmPjw4cONGzcWFBTU7z8AO3fu3LFjR60uSUlJ6d+//8KFCyUSSaVTXl5e+/btO3DggEQi+eeff9q0aVNQUFBlJaqXBFADxJ0A0PCKiooiIyNHjx49YcIEXV3dzp07//DDD+/fv9++fXttq+JwOHTQtEOHDlu3bs3Pz4+JialVDW5ubnl5eYGBgYqnCgsLnz17RoctKzE3N2/ZsmVQUND69eu9vLwIIXQ0rtISdS6XW1RUVN2t27ZtSwi5d+9erRr8kahn7uwnNVk2ISGhZ8+eenp6M2bM8PDwcHNzy83NHTZsWK0qqTOpVBoTEzN58mT69s6dO0uWLJk9e3a3bt0qlYyNjU1ISIiLi+vTpw+HwzE1NT1+/HinTp0U66yuZElJibOz87lz5z76pwL4/yHuBICGl5ycXFBQ0LNnT9mRXr16aWlpqZhyvzo9e/YUCoVVhiZ1k5GRwbKs4mAnISQtLS0jI+PgwYN79+61s7PLyMigkz4rhT6lpaU0NWyVaM1KBkTVSQ1zZz+1ybLp6elcLrdWl9RKdZuNlZSUbNu2rXv37snJybItRrt27Xr06NHx48crJt6ihTt37lzjHasryePxNmzYsG3btr59+544caL2HwWgjhB3AkDDo49EtbW15Q/q6elV2l++Dng83rt37z6wEpni4mJap+IpLpdrZGTk4uISGxubnJwcFhZGp5PKT0+USCTFxcWmpqbV1U9DUnqXevTpzJ2tRG2TZZXP2SWE/PHHH9bW1q9fv967dy/DMNra2klJSRYWFgzD0J0a9uzZo62tzTCMvr5+QkLCjRs3LC0tNTU1x40bRwgpLy9fuXKlhYWFQCDo0qUL3WKD9nxERET79u15PJ6uru7ixYsr3bewsDAyMrJnz54ZGRkXL17csGGDkm8PqrS09Nq1a4qDoLUtaWdnFxcXt3v37qNHj/bp0yc+Pr66uSUA9QhxJwA0PD09PUJIpSgzJyenZcuWH1KtVCr98Erk0bhQ+ZoVa2trTU3N5ORkKysrsVj84sUL2Sk6f7RLly7VXVtaWiq7Sz36dObOVqK2ybLK5+wSQgYPHpyamtq8efPJkyezLFtQUNC3b98rV67ICvj4+Fy/fl0oFI4YMWLkyJE9e/YcP3789u3bDx48SAhZsmTJ+vXro6KiXr9+PWzYsHHjxt24cYMQEhgYGBAQMHPmzLdv375584ZugUvl5uaGhoY6OjqyLHvt2rVVq1YZGBhU1zx5//77b2lp6X//+99BgwbR/wFsbW23bNmiOBtVlZLt2rXbvXt3fHz8n3/+2bt37/379yOTF3xUiDsBoOF16tRJW1ub/qmm/vrrr9LS0h49ehBCOBxOpd3nVXThwgWWZe3t7T+kEnnGxsYMw+Tm5sqOZGZm0hEvmZSUlPLycnNzcw6HM2TIkEuXLsnCnVOnTjEMo2R4j9ZMN1OtL5/U3Fl56pwsq2TOrupsbW2joqL27t174MCBQ4cOlZSUTJ06lRBSXFy8devWUaNGubu76+nprVixgsvlxsTEFBUVRUVFffnllwsXLtTT0xMIBLLIUiqVdu3a9fTp00lJSf7+/iKRSPVm0FVBRkZGoaGhycnJb9++HTly5DfffEMj4LqVNDc3//777/fv379kyZJK388A9QtxJwA0PD6f7+/vf+zYsZ9++ikvL+/evXuzZ882NTWdOXMmIcTa2jorKyshIUEqlb57905+BNHAwODff/99/vx5fn4+DSsrKiqys7PLysru3r07f/58CwsLHx+fWlVy6tSp6p7JCoXC1q1bp6eny46IRKLTp0+fO3cuLy9PKpXeunVr8uTJIpFo4cKFhJDAwMC3b9+uWrWqsLDw6tWrERERPj4+7du3J4R4e3s3b9785s2b8vXTmlWZt6e6T3bubGOcLEvXG82aNevIkSPr16+nBx89eiSRSGTLegQCgYmJycOHD1NTUyUSibOzs2I9XC73zp07gwcP7tevX1RUVGFhoeptoNM8Onbs6OjoaGBgoKuru3r1al1dXcV/JFQvmZ6ePn/+/IkTJ65du1YxKgWoR4g7AeCTsGrVqrCwsODg4GbNmg0YMKBVq1YXLlyg40Bz5swZNGjQ2LFj27dvHxISQkMNBweHtLS02bNnGxsbd+jQYciQIVlZWYSQ4uLizp07CwSCfv36tWvX7vz58/Svb60qUcLNzS05OVk2zMbn852cnKZNm2ZmZiYWiz09PVu1anXt2jUahXTs2PH3338/ffq0oaGhu7v7lClTtm3bRi8sLS3NyMiotCzm+vXrZmZmSh7E18EnO3e2kU6WDQ0NLSgokF8sRaPGFStWyDb3evHihUQiof9FGBkZVVmPrq7uihUrLl++XFFRYW9vHxwcnJ2drUoD6Ed+//697IiWlpalpeWTJ0/qUPLx48dTp051d3d3cnL6+++/J02axOFwVGkGQN3g2wsAPgkMwyxatGjRokWKpwwMDColfJENNZmbm1dKgi0Wi+XHI+tQiaurq3x8U8m8efO2bt169OjRCRMm0CPVLamm+vfvX+XIYnx8/MCBAy0tLWVHMjMzz549u2bNmupWPdfNJzt3tjFOlpVKpX5+fpGRkf7+/mvWrFm1ahX5X2QZFRU1f/58+cLnz58n/5shUB2RSOTv7z937tzdu3f379//q6++WrhwofKlRdra2m3btn3w4IH8wbKyMl1d3VqVvHXr1rp16169erVkyZJdu3bV+NkB6gXGOwGgSanbRjWqs7a2Dg4ODg4O/pDk2+Xl5QkJCfn5+fK73gcFBXXr1s3X17c+mvl/Ptm5s41xsuy8efOmT5++YMGChQsXhoSEXL16lRBibm7O5/MVdyHq1KmThobGxYsXa6yWz+fPmTPn5s2btra28muPquPl5XXr1q2nT5/StxKJ5MWLF1VOz6iuZElJib+//4wZM5KSkoYOHVrjHQHqC+JOAIDaWbp0qaenp7e3t3zMVCsXLlw4evToqVOnZLMbIyMjb9++ffLkyXrPH/lJzZ2Vb5g6J8sqmbOrui1btpiZmY0ePZoQEhYW1qFDh/Hjx+fl5fH5/K+//vrQoUNbt27Ny8srLy9PT09//fq1kZGRh4dHfHz8rl278vLy7t69q3wtF5fLnTJlyt69e2tsycKFCy0tLX18fF6+fJmZmRkQEFBUVEQD1kpdUV1JHo937ty5KueeAnxcLIDKaFK6hm4FND6EkMOHD3/suyxdulRLS4sQ0qpVq7i4uI99u99//z0gIKBeqkpISAgLCysrK1P9Eg8PDw8PDxULV1RUREREtG3blsvl6uvrjxo16tGjR/RUZmbmoEGD+Hy+lZXVvHnzaIJJa2vrly9f3rx509LSUiAQ9O3b982bNzNnzuRyuWZmZhwOR0dHZ+TIkU+ePKltJZUa5uvry+VyJRKJ7Mjw4cOtrKy0tbV5PF6bNm28vb3v3bsnO3vx4sXevXvzeDxTU9PFixcXFxfT46NGjSKErFy5Ur5yNzc3MzOziooKlmVPnjwpFovXrFlTXRc9f/7czs6OEMLhcLp37x4fH79p0yY6qVQoFA4fPnzYsGEMwxgYGFy5coVl2QULFmhoaBBCdHV1b9y4UVJSEhAQYGFhweFwjIyM3N3dk5OTWZbNz8+fPn26oaGhtrZ23759V65cSQhp2bLlnTt3avyqXb161cnJSfbM3cTExNHR8eLFi/RsWlra2LFj9fX1eTxe7969T506VV1XVFeyXtTq+xCAZVmGrdf9Z6FpO3LkiJeXF75noLYYhjl8+LB8lkf4QJ6enoSQuLg4td1x1qxZcXFxmZmZ9Vhnamqqra1tTEyMbLJs3VRUVAwcONDHx2fKlCn0SGZmZsuWLdesWePv718fLW00FLvio1L/9yE0dnjODgAAKqn3ubONbrLsJ67KrgD4pCDuBACABtO4Jst+4hS7AuBTg7gTAABqsGzZspiYmNzcXCsrq/j4+PqtPDQ01NfXd+3atXW73NnZ+cCBA7IN4o8fP15SUnLhwgV9ff36a2PjUKkrAD5ByN8JAAA1CAsLCwsL+3j1u7i4uLi41EtVI0aMGDFiRL1UBQD1DuOdAAAAAKAOiDsBAAAAQB0QdwIAAACAOiDuBAAAAAB1QNwJAAAAAOqAuBMAAAAA1AFxJwAAAACoA/J3Qq0xDNPQTYDGx8vLy8vLq6Fb0dTghxEanIeHR0M3ARoThmXZhm4DNBrp6elXrlxp6FYANDwvL6/58+c7ODg0dEMAGpi5uTl+EEB1iDsBAGqNYZjDhw+PGTOmoRsCANCYYH4nAAAAAKgD4k4AAAAAUAfEnQAAAACgDog7AQAAAEAdEHcCAAAAgDog7gQAAAAAdUDcCQAAAADqgLgTAAAAANQBcScAAAAAqAPiTgAAAABQB8SdAAAAAKAOiDsBAAAAQB0QdwIAAACAOiDuBAAAAAB1QNwJAAAAAOqAuBMAAAAA1AFxJwAAAACoA+JOAAAAAFAHxJ0AAAAAoA6IOwEAAABAHRB3AgAAAIA6IO4EAAAAAHVA3AkAAAAA6oC4EwAAAADUAXEnAAAAAKgD4k4AAAAAUAfEnQAAAACgDog7AQAAAEAdEHcCAAAAgDog7gQAAAAAdUDcCQAAAADqwLAs29BtAAD41Lm6ul6+fFn2C1MikfB4PE1NTfqWy+Xev3+/RYsWDddAAIBGAOOdAAA1c3V1zc/PL/ifioqKoqIi+rqwsLBdu3YIOgEAaoS4EwCgZt7e3hoaVf/C1NTUnDx5sprbAwDQGCHuBACombGxcf/+/WUP1uWxLOvu7q7+JgEANDqIOwEAVDJx4kTFg5qaml9++aWxsbH62wMA0Ogg7gQAUImHh4fieCfLshMmTGiQ9gAANDqIOwEAVKKjo/PVV19xOBz5gxwOZ/jw4Q3VJACAxgVxJwCAqiZMmFBeXi57S4NOHR2dBmwSAEAjgrgTAEBVw4YNEwqFsrfl5eXjx49vwPYAADQuiDsBAFTF5/NHjx7N5XLpW5FI5Orq2rBNAgBoRBB3AgDUwrhx46RSKSGEy+WOGTOGx+M1dIsAABoN7JMJAFALZWVlzZs3z8rKIoScOXPG2dm5oVsEANBoYLwTAKAWOBzO2LFjCSGGhoYDBw5s6OYAADQmiDsBAGrH29ubEDJ+/Pgqty8CAIDq4Dk7AEDtsCxrZWUVGxtrb2/f0G0BAGhMEHc2Yp6eng3dBIDP1NOnT1u3bt3QrQD4TC1cuNDBwaGhWwF1gefsjVh8fHx6enpDt+Kzdu3atWvXrjV0K5qU9PT0+Pj4hm5FzRB0AjSU+Pj4tLS0hm4F1BGn5iLwCVuwYMGYMWMauhWfLzrkHBcX19ANaTqOHDni5eWFLgWA6jAM09BNgLrDeCcAAAAAqAPiTgAAAABQB8SdAAAAAKAOiDsBAAAAQB0QdwIAAACAOiDuBFCrkydP6urq/vrrrw3dkP/PmTNnli5dSggJDw+3sbERCAQikcjGxiYwMDAvL09WLCkpycnJSSgUmpqaBgQElJSUKFb1yy+/hIeHl5eXq6/1AADQSCDuBFCrT3CnhlWrVkVHRy9btowQ8ueff06fPv3ly5dv374NCQkJDw/38PCgxZKTk11cXJydnd+9e3fs2LHdu3fPnj1bsbbhw4fz+XxnZ+ecnBy1fgwAAPjkIe4EUCs3N7fc3Nxhw4Z9pPqLioocHR1VL79u3brY2NgjR46IxWJCiJaW1ty5c42MjLS1tT09PUeOHPnHH3+8fv2aEBISEmJiYrJ69WqRSOTg4BAQELBnz56HDx8q1unn59e1a9chQ4aUlZXV1+cCAIAmAHEnQJOya9eujIwMFQunpqYGBgauXr2az+fTI8eOHZO9JoSYmZkRQgoKCsrKyk6cODFgwABZxmZXV1eWZY8fP15lzUFBQbdv3964cWPdPwkAADQ5iDsB1CcpKcnCwoJhmM2bNxNCtm7dKhKJhELh8ePHXV1ddXR0WrZseejQIUJIdHQ0n883NjaeNWuWqakpn893dHT866+/CCG+vr5aWlomJia0zrlz54pEIoZh3r9/P3/+fH9//ydPnjAMY21tTQhJTEzU0dEJDQ2tsj3R0dEsyw4fPry6BqekpOjp6VlaWj59+rSgoMDCwkJ2qk2bNoSQu3fvVnmhvr7+gAEDNm7c+AnOKwAAgIaCuBNAffr27XvlyhXZ2zlz5ixYsKCoqEgsFh8+fPjJkyetW7eePn26VCr19fX18fGRSCR+fn7Pnz+/efNmWVnZ4MGD09LSoqOj5TdH3bJly+rVq+nrjRs3Dhs2rE2bNizLpqamEkLo+p6Kiooq23PixIn27dsLhcJKx6VS6atXrzZv3nzmzJlNmzZpaWm9efOGEEKfxVN8Pl8gELx9+7a6D2tnZ/fq1as7d+7UtpcAAKCpQtwJtZOQkGBgYDBu3LhGUW1j4ejoqKOjY2Rk5O3tXVhY+PLlS3qcw+HY2tryeLwOHTps3bo1Pz8/JiamVjW7ubnl5eUFBgYqniosLHz27BkdtqzE3Ny8ZcuWQUFB69ev9/LyIoTQpeuampryxbhcblFRUXW3btu2LSHk3r17tWowAAA0YYg7PyMeHh4MwzAMEx0dXedK9uzZk52dfejQoczMzHps20eqttHR0tIihEilUsVTPXv2FAqFVa7jqZuMjAyWZRUHOwkhaWlpGRkZBw8e3Lt3r52dXUZGBp30WWmdUGlpqUAgqK5+WrOSAVEAAPjcIO78XLx9+1aWM/LHH39U/cJvv/2WYZjnz5/Tt5MmTdLV1fXy8jI0NPyQ9nykaps2Ho/37t27+qqtuLiY1ql4isvlGhkZubi4xMbGJicnh4WF0emk8rk8JRJJcXGxqalpdfXTkJTeBQAAgCDu/Hzs3r3bxcXFzs6OEPLgwYOkpCRVrkpPT9+0aZP8kdGjR+fk5MTGxn5IYz5StU2bVCrNyclp2bJlfVVI40LlCd6tra01NTWTk5OtrKzEYvGLFy9kp+j80S5dulR3bWlpqewuAAAABHHnZ4Jl2R07dsycOXPq1Kn0yPbt2yuViY+Pd3R0FAqFIpHIyspqwYIFwcHBnTp1ouNVVlZWfD4/Ojqay+XSh/UFBQVGRkb0tVAo3Lt3LyHkzJkzurq6GhoaW7Zs+fvvv52dnVu0aMHlckUiUffu3Q8fPkwIqbFaQkhFRcW6detsbGx4PJ6+vv65icunAAAgAElEQVTQoUPpNMGdO3dqaWnRO166dMnT09PQ0NDQ0HDFihVq7M6GceHCBZZl7e3tCSEcDqfKZ/G1YmxszDBMbm6u7EhmZmalKbYpKSnl5eXm5uYcDmfIkCGXLl2SLVE6deoUwzBK1sLTmps3b/6B7QQAgKaDhUaLEHL48GFVSiYmJpqbm5eVlWVnZ9OJenw+PysrS1Zgy5YthBBNTc0DBw4UFRVt2bLFycmJZVl/f3/6ffLs2TNacvz48fRIfn7+/fv3aTbH8ePHy6r69ttv6dtDhw716NHj+vXreXl5o0aNovU/ffq0xmpZll20aBEhpG3btv/++++aNWsIIXp6eq9evZIv+ffffxcUFIwdO5a+/euvv+qhT2vJw8PDw8OjVpekpaURQjZt2kTfLl++nBBSVFRE3+7YsYMQ8s8//7AsO3PmTLFYnJWVJZVK79y506FDBwsLi+LiYpZlQ0JCCCE///xzaWlpRkbGN998Qwh59+4dy7LTp08XCATPnj3Ly8srLS09efKkWCxes2ZNlY1p06ZNt27dZG+LiooMDQ3Pnj2bm5tbWlp68+ZNe3t7kUh07949lmXv37/P5/NXrFhRUFBw5coVQ0PDr7/+ml7o5eVlbGz83//+V77yoKAgQsjt27dr1T/0n5NaXQIAnxXV//bBJwjjnZ+FH3/8cdq0aZqamnp6eqNHjyaEFBcX79u3j54tKiqieyQOHz583LhxfD5/0qRJXC63xmo7duzo6upKCDl8+DANp0pLS2NiYubPn08LzJw5s2fPnmKxeOTIkYSQ8vLymzdv1lhtYWEhjYOHDh1qamo6ffp0QkhOTg6NyWRsbW1FIhFdbU0IuX//voq90YA2b97cq1cvQkhAQMCIESO2bt0aFRVFCOnSpcvTp0937NhBI/KvvvoqJSWFEFJcXNy5c2eBQNCvX7927dqdP3+eTsecM2fOoEGDxo4d2759+5CQEPos28HBIS0tbfbs2cbGxh06dBgyZEhWVpby9ri5uSUnJ8vWpPP5fCcnp2nTppmZmYnFYk9Pz1atWl27dq1Tp06EkI4dO/7++++nT582NDR0d3efMmXKtm3b6IU0/K2UQ/769etmZmZKHsQDAMDnhtPQDYCP7vXr16dOnZLNp5w6derBgwcJIdu3b/fz8yOE/P333/SRaL9+/WgZbW3t8+fPq1L54sWLT548WVZWtnHjxu+++y4+Pr5t27Y9e/YkhHh7e8uK0WXapJqV2pXIIiH6iNbY2JjL5Uql0r///luxsGxZDJ1N+In75ptv6NikzJw5c2SvafJO+bNisTg9PV2xHgMDg3PnzskfWb9+PX1hbm4uW61FCHF1dZVfDFTJvHnztm7devTo0QkTJtAj1e0/RPXv35/mrq8kPj5+4MCBlpaWsiOZmZlnz55ds2aNbH8jAAAAjHc2fbt27SouLm7ZsiWdQOns7EyPy1YXyUbFmjVrVtvKBw4cSAfwduzYkZubu23bNtlg5+nTp11dXVu2bCkUCmuVmJNO8SRy0SqdGyA7/vlQvujnw1lbWwcHBwcHB39I35aXlyckJOTn58v/pxEUFNStWzdfX9/6aCYAADQRiDubuIqKip07dx49elR+doUsizhNqNSiRQv6Nj8/vw63oHMx8/PzfX19X758SadyJicnu7m5JSYmOjo6Pn/+/KefflK9QllqHpqrnBBChz+VpOyBOlu6dKmnp6e3t7f8AqNauXDhwtGjR0+dOiVLBRoZGXn79u2TJ0+qMlsDAAA+H4g7m7jExMTCwsKhQ4fKH5w2bZqGhgYhJD4+Pisriy4bJ4Rcu3at0uWqPCR1d3dv3bo1IWTfvn1z587lcDiEkFu3btEc4+PGjTM2Nqa3U7FaKysrOmGRphx/+/YtrapDhw41NqbJWLZsWUxMTG5urpWVVXx8/Ee9V2hoqK+v79q1a+t2ubOz84EDB2T7xR8/frykpOTChQv6+vr118ZG7MyZM0uXLiWEhIeH29jYCAQCkUhkY2MTGBgoPwUiKSnJyclJKBSampoGBATI/umS98svv4SHh9f7KHhJSYmfn5+JiYlQKExMTDx58qSurq4s3e8HmjZtmlgsZhjm9u3bKl5y8ODBXr16icViS0vLr7/+mu7RWiVVOu3o0aOtW7dm5PD5fCsrqylTpjx79kyxzMSJE+Uvd3FxEYvFmpqaHTt2XL58eaWqtLS0jI2NBw4cGBERkZ2drXKvkEePHs2bN69jx45isZjD4ejq6rZr187Nze3q1auyMmfOnPHw8DA3N+fxeNra2h07dlywYIEsl5mKbe7Vq5dIJGIYhsvldu3a9Z9//pEV2717t4WFBcMwzZs337Nnj3wNd+7c8fb2trKy4vF4zZo169q1K13fWcnBgwcZhnF0dJQd8fb2ZpT67bffVO8laJoaakETfDiiwpq+4cOH+/n5KR7/6quv6DdAVFQUy7KrVq0ihGhpae3bty83N1dWTLZw5ODBgzRPeKWF5xSdPCoUCmVr5GUh7NKlS4uKiiIiIujbQ4cOqVLt4sWLCSHW1tb//vsvXbutr69faT07LXnq1Cn6dtu2bR/Yn3VQh/XsoFwTW8++cuXKYcOG5eXlsSzr5ua2YcOGjIyM/Pz8I0eOcLncwYMH02L3798XCASBgYE0V0CzZs1kuQIq2bhx44ABA7Kzs+uxkaGhoe3atcvOzv7xxx/j4uJ+++03HR2dX375pb7qP3ToECHk1q1bqhSmSXzDw8NzcnJu3brVunXrbt26SaVSxZKqdxrLsm3atNHV1WVZtry8/O3bt/v27RMKhcbGxu/fv5cvQ/et+O233+SvPXXq1IgRIxSrqqioyM7OPn/+vI+PD8Mwpqam169fV+Uz7ty5k8vl9u/fPzExMTs7u7i4+MmTJ7GxsY6Ojj/++CMtExAQQAj5+uuvb926VVRUlJubm5iY2KNHDx0dnbNnz9aqzXfu3CGE9OnTR7Elz58/b9GiRWlpqfzBu3fvCoVCPz+/Z8+eFRUVPXr06Ntvv3V2dla83M3NjW60m5KSQo94eXmdPn06JydHKpW+fv2aEDJ8+PDS0tLCwsKMjIzp06f/+uuvqnSRcqr87YNPVtP5/f4ZqvFnb8SIEYQQPp/fu3dv+eN9+vSRPQDlcDhr165lWXbv3r329vba2tqampomJibjxo1jWbakpGTKlCnNmjUTCAT29vbTpk2jw5mEECsrK1mFhYWFhoaGs2bNkr9LSEiImZkZj8fr3r27bGdOfX395OTkGqstKysLDg5u3bo1h8PR09MbNmzY/fv3WZbdsWOHrOXOzs5FRUXGxsb0rY6OzrVr1+qvd1WCuLPeqSfulEgkDg4OH7uStWvXtmvXTpYka9SoUbLXLMt6enoSQv7991+WZb28vKysrCoqKuipiIgIhmFoOi1Fvr6+Dg4OVYZiddOrVy/68/6RKI87S0tLd+/ePWnSJPp20KBBLVq0kHXF5s2bCSFJSUmKF9aq02TBosy3335LCImNjZUvc+DAAQ0NDTMzs5ycHNnx6uJOeXFxcRoaGsbGxvIXVunq1auamppffPGF4lcwMTGRZlhLSEgghMyYMaNSgfz8/Hbt2hkaGsrCZRXb3LdvX0JIpUxnLMsuWbJkxYoVlQ5OmjSpRYsW8kdKSkqGDh1aqdj79++trKzoHKrAwEB60Nvbu7CwkL6mcad8M3744Yf4+PgvvvhCPnSuA8SdjRrizkYMP3sNDnFnvVNP3Llp06Y2bdp81EpSUlI4HA4d4K8SXYH3+PFjqVSqra3t4+MjO0WTgq1bt67KC7OysgQCQURExIc0Xp6pqenkyZPrqzZFdAhTMe4sLi7eunVrp06d/P39afzNsqy1tXWPHj1kZWiChQMHDlS6tradphgs0r0zNm7cKF/m2bNnCxcuJIRMmzZNdlyVuJNl2SlTpihpgIybmxupKd8wDRNfvnypeOqHH36Qv4uKbaZfgilTpshXVVJS0qJFi7S0NMUWikSizMxM5R9k69at33zzTV5eHp/Pb9WqlewfABnFuJO6efOmh4eHk5NTpTFa1eFvX6OG+Z0A0IixLBsZGWlra0u3tho5cuTDhw8JIb6+vlpaWrJZp3PnzqWz3N6/fz9//nx/f/8nT54wDGNtbR0dHc3n842NjWfNmmVqasrn8x0dHWm6KNUrUWxYdHQ0y7JK9nNKSUnR09OztLR8+vRpQUGBhYWF7BR9dnn37t0qL9TX1x8wYAANmAghiYmJOjo6oaGh1d1Iyaf4448/rK2tX79+vXfvXoZhtLW1k5KS6Jw/OtC4Z88ebW1thmH09fUTEhJu3LhhaWmpqalJM1SUl5evXLnSwsJCIBB06dKF/s9AvygRERHt27fn8Xi6urp02oy8wsLCyMjInj17ZmRkXLx4ccOGDbJVg61bt87IyJCVpJM76QxyebXtNEU0RW7Xrl0rHV+zZk27du127tx55swZFauifHx8CCGymT9VKi0tPXv2rKGhYe/evasrI5FIrl27ZmFhYW5urnjWwcGBEPLHH3/Uqs3u7u4tWrSIjY3NycmRHYyPj+/Tp4/i1ru9evUqLCz84osvLl++rOSzHDx4cPTo0WKx2MXF5fnz53/++aeSwvLs7Ozi4uJ279599OjRPn36xMfHy3ZBg89Cw4a98CEI/udraBjvrHe1He9cuXKllpbW/v37c3Jy7t69271792bNmr1584Zl2fHjxzdv3lxWkk4yprs6ubu7yw9Vzpw5UyQSPXjwoLi4ODk5mS5qoaNNqldSSevWrTt06KB4vLS0ND09fdOmTTweb//+/SzLXrx4kRBSafxSIBBUOaOOoguV6Ajib7/9JhaLg4ODlfSSkk/Bsmzz5s3lxzsrban14MEDoVAoK7B06dKdO3fS14sWLeLxePHx8dnZ2cuWLdPQ0KATHJcvX84wzHfffZednS2RSOg2ELS1OTk5a9as6dKly4YNGwoKChSbeuHCBS6XGx0dnZeXd//+fVtb2//85z+KxWrbafKDlNnZ2Xv27BEKhW5ubpXK0B3Urly5oqGh0apVK9pCFcc76Soxc3PzKhtAPX78mBBib2+vpAxd+tOzZ88qz9LVlrJpTiq2mf3f/mGRkZGyI3379j1z5oziLSQSCc3BTAjp0KFDeHi44tjnixcvjIyMysrKWJbdv38/IWTq1KmVylQ33inv5cuXvr6+PXr02Ldvn+pTR/C3r1HDeCcANFZFRUWRkZGjR4+eMGGCrq5u586df/jhh/fv39NHqLXC4XDooGmHDh22bt2an58fExNT54YVFhY+e/aMjsBVYm5u3rJly6CgoPXr19PdtugqbE1NTfliXC5Xto+UorZt2xJC7t27Rwhxc3PLy8uTJUerd7a2tlFRUXv37j1w4MChQ4dKSkqmTp1KCKFPyUeNGuXu7q6np7dixQoulxsTE1NUVBQVFfXll18uXLhQT09PIBAYGBjQqqRSadeuXU+fPp2UlOTv7y8SiRRvN2DAgICAAF9fXx0dnU6dOuXn5+/cuVOxWB06LTc3ly6p1tfX//rrr5ctW/bzzz9XWdLBwWHBggXPnz9fsmSJyv1E6LJ95dnoaGyqra2tpAxNpqujo1PlWT09PVJVzrsa2zxz5kwul/vDDz+wLEsIuXfv3vv372XpnOUJBIIrV658//33NjY2Dx48CAgIsLW1pYG+zMGDB4cOHUr7f/jw4TweLy4uTknnV8fc3Pz777/fv3//kiVLapXmGRovxJ0AHyQ+Pl553hCoFdnGp6pITk4uKCiQjc0QQnr16qWlpVXlpkqq69mzp1AopM/r6yYjI4NlWVlCU3lpaWkZGRkHDx7cu3evnZ1dRkYG3RaBJguTKS0tpdnEqkRrpkNfajBjxgwPD49Zs2YdOXJEtjPWo0ePJBIJ3UOVECIQCExMTB4+fJiamiqRSKoMaLhc7p07dwYPHtyvX7+oqKjCwkLFMsuXL9++ffvZs2cLCgqePn3q6OhIN4CtVKwOnSYbpFy8eDHLsrq6ukryy65Zs6Z9+/Zbtmyhm2uogq6nqS5epGjEKZFIlJQRi8WEEPkH4vLoNh9V3kV5m01MTNzd3R8/fkyfxW/btm327NnVtYHL5fr6+v7zzz/Xrl0bOXJkRkaGp6enfKIo+pCdvtbR0XFxccnLy1O+21mV0tPT58+fP3HixLVr19KN9KDJwz6ZUP9Onjw5duzYn376adiwYZ9mhZWEh4fHxMS8ePFCQ0PD3Nzc09Nz8eLFyv9+yNjb2y9YsOBjtOrzdPXq1Y0bN6pYmP5trjR6pKenV7cdEOTxeLx3797V+fLi4mIit4mrPC6Xa2Rk5OLiYmVl1a5du7CwsLlz55L/jYRRNLmYko0SaHRF76IeoaGh8fHx8jMvadS4YsWKFStWyA6amprSnV2NjIyqrEdXV3fFihULFiz44Ycf7O3tPT09582bJ0v1+vr16/Dw8KVLl37xxReEECsrqx07dujr60dERMhyYlB0umqtOk0mMDBw//79y5YtGzFiRJVzKAkhfD4/Jiamb9++U6ZMCQ8Pr7FOQgh9hm5jY6OkTKtWrfh8Pi1ZHUtLSy6XW90/FXTCKx3wrm2bv/nmm9jY2K1bt9rb2//888+q/GfVp0+fn3/+ec6cOdu2bTt//jyNNe/fv3/v3j3F38b79u2T37RMucePH4eHh9+/f3/RokWRkZGVcjxDE4a4E+offY7zKVdYyZ9//jl9+vRJkyYJBIJTp06NHz/+r7/+On36tCrXtmzZcsyYMR+1eZ8b1ePOKp855uTkKC6VqBWpVPqBldC4UHmCd2tra01NzeTkZCsrK7FYLMsHTghJTU0lhHTp0qW6a0tLS2V3UQOpVOrn5xcZGenv779mzRqa7pdGllFRUbKtcanz588Tuc3GqiQSifz9/efOnbt79+7+/ft/9dVXCxcuNDU1TUlJKS8vl+2gRgjR0dExMDBITk6uVEMdOk1GLBavW7fOx8dnzpw5StLjOzg4LFy4cMOGDSEhIfILmKqTmJhICHF1dVVShsfj/ec//zl+/Pjly5ednJwqnc3Kyvr222937tzZr1+/c+fOPXv2zMrKqlIZOpb5n//8pw5tdnJysrOz+/XXX9euXTtixAhdXd0qK3F3dz98+LAstx0hZOLEidu2bZMN0x44cGDs2LHyw5PZ2dlmZmanT59+8+aNbAVbdW7durVu3bpXr14tWbJk165dygtD04P/MKAeFBUVyW9Z4ebmlpub+yFjk/VeoXJaWlpz5841MjLS1tb29PQcOXLkH3/8QSfFw6esU6dO2traN27ckB3566+/SktLe/ToQQjhcDhSqbQO1V64cIFlWXt7+zpXYmxszDCM/NajmZmZlaav0RjL3Nycw+EMGTLk0qVLslW9p06dYhhGyVp4WnPz5s1VbE+du4KaN2/e9OnTFyxYsHDhwpCQELqnjrm5OZ/PV9yFqFOnThoaGpWmA1aJz+fPmTPn5s2btra2dFYijfXlf/Ty8/OzsrIURyXr0GnyJk2a1KdPn99+++3IkSNKioWEhNjY2Ny6davGCt+8eRMVFdWyZUuaTUmJoKAgHo+3cOFCxdmQ9+/fp9Ee7Y3g4OBKBfLy8qKiooyNjZXcRXmb586dW15evm7dujlz5lRXQ0lJyYMHD+SPPHr0iPwvpmdZNjY2lg7Sy+jr63t6epaXl9f4rLykpMTf33/GjBlJSUmVNtKDzwTizs/Oixcv6jD7W7ldu3bJP4D7BCtU7tixY3S6GGVmZkb+N7sfPmV8Pt/f3//YsWM//fRTXl7evXv3Zs+ebWpqOnPmTEKItbV1VlZWQkKCVCp99+6d/NiYgYHBv//++/z58/z8fBqQ0b1nysrK7t69O3/+fAsLC5oWp1aVyAiFwtatW9MnzpRIJDp9+vS5c+fy8vKkUumtW7cmT54sEolo5sXAwMC3b9+uWrWqsLDw6tWrERERPj4+7du3J4R4e3s3b9785s2b8vXTmjt37kwIOXXqlPI8Sso/RY22bNliZmZGH7CGhYV16NBh/PjxNGvj119/fejQoa1bt+bl5ZWXl6enp79+/drIyMjDwyM+Pn7Xrl15eXl3795VvsyLy+VOmTJl7969hBArK6tBgwbt2LHj0qVLRUVFaWlp9EtJVzJV6oradpo8hmGio6MZhvH19VWyvyV9cl1p9RIhhGXZgoICmrHy3bt3hw8fdnJy0tTUTEhIqHF+Trdu3Q4cOHD//v1+/fqdPHkyNzdXKpU+e/Zsx44dU6dOpVNOBw8evHbt2r179/r4+Ny5c6e4uDgvL+/06dODBg3Kzs6Oj4+vbqhSSZupcePGGRgYODk5yQ8MK3bXqFGjjhw5kpOTk5ube/z48SVLlowYMYJecuXKFR0dHcXBWjpbdN++fco/Po/HO3fuXJXTf+Fz0RCL6KF+EBVySVRUVKxfv75t27ZcLldXV9fW1pZhmBo3rLt06ZKtra2Ojg6Px+vUqVNiYqLs1L59+3r06MHj8YRCoaWlZXBwsJ+fn5aWFv12atOmzZ9//kkHJ2geFjrbiWGY7t2703n3dOokj8eLiYmp8kbKK6Qf6rvvvrOxsdHS0tLT0xsxYgTdpGTLli1CoVAgECQkJHz11VdisdjMzOzgwYO17Vg3Nzc9Pb2SkpIaSyKPUr2rbR6lioqKiIgI+h2ur68/atSoR48e0VOZmZmDBg2im3HPmzdPtvnqy5cvb968aWlpKRAI+vbt++bNG7rU18zMjMPh6OjojBw58smTJ7WtpFLDfH19uVyuRCKRHRk+fLiVlZW2tjaPx2vTpo23t/e9e/dkZy9evNi7d28ej2dqarp48eLi4mJ6fNSoUYSQlStXylfu5uZmZmZG456TJ0+KxeI1a9Yo6aXqPsWff/5pZ2dHCOFwON27d4+Pj9+0aRN9TioUCocPHz5s2DCGYQwMDK5cucKy7IIFC+g8PF1d3Rs3bpSUlAQEBFhYWHA4HCMjI3d39+TkZJZl8/Pzp0+fbmhoqK2t3bdv35UrVxJCWrZseefOnRq/oDQ3qrW1Nd2U3MnJ6eeff66uK1TptMuXL7dr147+PmnRooX8tmr0Xws9Pb3evXvT5APNmjX75ptvKjVp8eLFNBnQL7/80qVLF6FQqKWlRfuBYRh6eXBwcI2J1uW9fPly0aJFnTt3plvE6enp2dnZTZ069fLly7IyV69eHTdunIWFhZaWlkgkogn209PT6dljx46p0mZFixcvrvRbsVLHnj592svLq02bNjweT0tLq3379kFBQbRvp06dKhKJOBxO165db968KashJCRENrPWzMxs3bp1/fv3p3kMNDQ0rK2tQ0NDVe+cGqnytw8+WYg7GzFVfvbCwsIYhlm/fn1WVpZEIqG5oGuMO+Pi4oKCgrKysjIzM+3t7Q0NDenxqKgoQsjatWszMzOzsrJ+/PHH8ePHswqJDOXz/5WVlbVq1crCwoJmeqMWLFhA94Wv7kZKKmSVpmxcvnw5IeTs2bO5ubkZGRn9+vUTiUSVdh+ujmJixRoh7qx3DbI/+8yZMw0MDOq3TrpfkYrfSEqUl5f369dv165dsiPv37/n8/kbNmz4wJobHcWu+PCSwDbC7kLc2agh7mzEavzZKyws1NPT+/LLL2VHlG+UXKWwsDBCSEZGRmlpqZ6e3qBBg2SnysrK6KYpysNEGq0eOXJE1ioLC4vc3NzqbqS8QolEoq2t7e3tLTv7999/E0Jo3mwad8p2waYJq1NTU1X5pHS2nKGh4ffff69iqIq4s941VNxZZSbwDxQWFta2bdv8/Pw611BWVnb06NFu3brJ9rxmWfabb76xt7dX8Vu0yaiyKz6wJLCNs7sQdzZqmN/ZlKWkpOTk5Hz55ZcfUgmdb1ReXn737t2cnBz5dZSampp+fn411jBt2jRdXV3ZIuWffvpp5MiRirOgZDdSXlutUjbS5/UqrqhQTKyoylVN0pkzZ+iOOOHh4TY2NgKBQCQS2djYBAYGymeuSUpKcnJyEgqFpqamAQEBVS5h/uWXX8LDw2v8sjZJS5cu9fT09Pb2ll9gVCsXLlw4evToqVOnZKlAIyMjb9++ffLkSSW5J5skxa748JIfw8OHD5Wkp1U9zZDaNGx3wWcIcWdTRpeFVpdIT4kTJ04MHDjQyMiIx+N9++239CANOGjmmlrR1taeMWPGlStX6MDktm3bfH19ldxIuY+XslGWWDE2NjY5OZmOv36GVq1aFR0dvWzZMvK/DFMvX758+/ZtSEhIeHi4h4cHLZacnOzi4uLs7Pzu3btjx47t3r27yjTUw4cP5/P5zs7O1eXBbnDLli2LiYnJzc21srKKj4+v38pDQ0N9fX3Xrl1bt8udnZ0PHDggS0xz/PjxkpKSCxcuyBJefj4qdUW9lPwYbGxslIz0xMbGNkirlGjY7oLPEOLOpqxZs2ak+n0vqvPy5ctRo0aZmJj89ddfubm5svzDNKne+/fv69ASusYiKirq0qVL5ubmdDp8dTdS7iOlbJQnS6xYXxXWTaVkUuqpZN26dbGxsUeOHKGbpijJMBUSEmJiYrJ69WqRSOTg4BAQELBnz54qM1H7+fl17dp1yJAhlXaX+USEhYXRNWTPnj2TRdX1yMXFZd26dfVS1YgRI5YuXVrdUmUAgE8f4s6mjK4JvXbtWq2uunfvnlQqnTNnTuvWrfl8PsMw9HirVq0MDAxUzKZeCU2uHh8fHxgYKMsyXd2NlFOesrEOlCRWrFuF9aVekknVqpLU1NTAwMDVq1fLskpVl2GqrKzsxIkTAwYMkH3VXF1dWZatbqO8oKCg27dvq54QHgAAmiTEnU2Znp7e5MmTjx07tn379vz8fIlEokrePrrLxZkzZ4qLi1NSUmTzJnk83rJlyy5duuTr6/vq1auKior8/HyaXlhJIkMZf3//srKy7OxsuhUVNHsAACAASURBVAOekhspr1B5ysY6UJ5YsV6wLBsZGWlra8vj8fT19UeOHEnHBX19fbW0tGRPuObOnSsSiRiGoalk/P39nzx5wjCMtbV1dHQ0n883NjaeNWuWqakpn893dHSkPaZ6JYSQxMREJbkeo6OjWZZVknk7JSVFT0/P0tLy6dOnBQUF8hui0DHsu3fvVnmhvr7+gAED6Cq0OnQgAAA0EepYvAQfB1FhTV9BQcGMGTOaNWvG4XAMDAxoNs0a17MHBAQYGBjo6el5enrS1Ett2rR5+fIly7KbN2/u3Lkzn8/n8/l2dnZbtmxhWVY+keGKFSvk8//JVzto0KCdO3eqciPlFVaXspHm7ySEtG3b9smTJ9u3b6erlywtLR8/fqzk8ypPrKiEiuvZlSR+Gj9+fPPmzWUlIyIiCCHv3r1jFRb1z5w5UyQSPXjwoLi4ODk5uVevXmKxmH5RVK/kt99+E4vFdO2/otatW3fo0EHxuGKGKbobTUREhHwxgUDg7OxcXSfQhUo1fu81yHp2AGhEVPnbB58s/H5vxOrws0eXTdQqjxIooUrcqTzxU63iTvlcP9evXyeErF69ulaVKFFQUMAwzLBhwxRPKWaYotMtIiMj5Yvp6Og4OjpWV//u3bsJIfv27VPeDMSdAKAc4s5GDc/ZPy8fskcz1E2tEj+prmfPnkKhsMp1PHVDM6dWmUtFMcMUnfRZaZ1QaWmpQCCorn5a89u3b+urwQAA0Ogg7vwcNboMcx+oYT/vx0v8xOPx3r1794GVyBQXF9M6FU8pZpiiMx/kc3lKJJLi4mLZXnmKaEhK7wIAAJ8nTkM3ANRn+/btNEdmQEBAeno6XZv8OaAZ9Rrq7h8p8ZNUKq3f7FE0LlSe4F2WYcrKykosFssvU0tNTSWEdOnSpbprS0tLZXcBAIDPE8Y7PyMzZszIyclhWfbFixefT9DZ4JQnfuJwOHWb/HDhwgWWZe3t7T+kEnnGxsYMw8jvrKMkwxSHwxkyZMilS5cqKiroqVOnTjEMo2QtPK2ZThUFAIDPE+JOgI9LeeIna2vrrKyshIQEqVT67t07+RFExWRSFRUV2dnZZWVld+/enT9/voWFhY+PT60qOXXqVHV5lIRCYevWrdPT02VHlGeYCgwMfPv27apVqwoLC69evRoREeHj49O+fXtCiLe3d/PmzW/evClfP625c+fO9dm5AADQqCDuBPjoVq1aFRYWFhwc3KxZswEDBrRq1erChQsikYgQMmfOnEGDBo0dO7Z9+/YhISH0MbSDg0NaWtrs2bONjY07dOgwZMiQrKwsQkhxcXHnzp0FAkG/fv3atWt3/vx5Oh2zVpUo4ebmlpycXFRURN/y+XwnJ6dp06aZmZmJxWJPT89WrVpdu3atU6dOhJCOHTv+/vvvp0+fNjQ0dHd3nzJlyrZt2+iFpaWlGRkZlXLIX79+3czMTMmDeAAAaPKYBpz3Bh+IYZjDhw+PGTOmoRvy+fL09CSExMXFqeFes2bNiouLy8zM/Hi3SE1NtbW1jYmJmTBhwofUU1FRMXDgQB8fnylTptAjmZmZLVu2XLNmjb+/v/Jrjxw54uXlhd9LAFAd/O1r1DDeCdBoKF/08+Gsra2Dg4ODg4MLCgrqXEl5eXlCQkJ+fr58ooCgoKBu3br5+vrWRzMBAKCxQtwJAP9n6dKlnp6e3t7e8guMauXChQtHjx49deqULBVoZGTk7du3T548yeVy66+lAADQ+CDuBGgEli1bFhMTk5uba2VlRTed+nhCQ0N9fX3Xrl1bt8udnZ0PHDgg2y/++PHjJSUlFy5c0NfXr782AgBAo4T8nQCNQFhYWFhYmNpu5+Li4uLiUi9VjRgxYsSIEfVSFQAANHYY7wQAAAAAdUDcCQAAAADqgLgTAAAAANQBcScAAAAAqAPWFTVuV69ebegmfNbo3o9Hjhxp6IY0HfRbGl0KANAkYb+iRoxhmIZuAgAAgLphv6LGC3EnAECtYac+AIA6wPxOAAAAAFAHxJ0AAAAAoA6IOwEAAABAHRB3AgAAAIA6IO4EAAAAAHVA3AkAAAAA6oC4EwAAAADUAXEnAAAAAKgD4k4AAAAAUAfEnQAAAACgDog7AQAAAEAdEHcCAAAAgDog7gQAAAAAdUDcCQAAAADqgLgTAAAAANQBcScAAAAAqAPiTgAAAABQB8SdAAAAAKAOiDsBAAAAQB0QdwIAAACAOiDuBAAAAAB1QNwJAAAAAOqAuBMAAAAA1AFxJwAAAACoA+JOAAAAAFAHxJ0AAAAAoA6IOwEAAABAHRB3AgAAAIA6IO4EAAAAAHVA3AkAAAAA6oC4EwAAAADUgdPQDQAAaARycnJYlpU/UlhYmJ2dLXsrFos5HPxGBQBQhqn0mxQAABQ5OzufO3euurMcDufVq1fGxsbqbBIAQKOD5+wAADUbO3Zsdac0NDQGDBiAoBMAoEaIOwEAaubh4cHlcqs7O2nSJHU2BgCgkULcCQBQMz09va+++qrKGZyampojRoxQf5MAABodxJ0AACoZP358eXl5pYMcDmfo0KG6uroN0iQAgMYFcScAgEqGDRvG5/MrHSwvL58wYUKDtAcAoNFB3AkAoBKhUDh69OhKszwFAoGrq2tDNQkAoHFB3AkAoKpx48ZJpVLZWy6XO2bMGIFA0IBNAgBoRBB3AgCoysXFRV9fX/ZWKpWOGzeuAdsDANC4IO4EAFAVh8Px9vbW0tKib/X19QcNGtSwTQIAaEQQdwIA1MLYsWNLS0sJIVpaWhMnTsTemAAAqsM+mQAAtVBRUWFmZvbmzRtCyOXLlx0dHRu6RQAAjQbGOwEAakFDQ2PixImEkBYtWjg4ODR0cwAAGhPEnQAAtUP3ap88eTLDMA3dFgCAxgTP2QEAaq1Tp06xsbGdOnVq6IYAADQmiDuh0Tty5IiXl1dDtwIA4OPy8PCIi4tr6FYAfBCsxIQm4vDhww3dBLXy8vKaP38+5hfWFvoNGqmoqKiGbgJAPUDcCU3EmDFjGroJauXl5eXg4PC5feoPh36DRgojndA0YF0RAAAAAKgD4k4AAAAAUAfEnQAAAACgDog7AQAAAEAdEHcCAAAAgDog7gQAAAAAdUDcCQAAAADqgLgTAAAAANQBcScAwMdy8uRJXV3dX3/9VXmxr7/+ms/nMwxTXFxc53udOXNm6dKlhJDw8HAbGxuBQCASiWxsbAIDA/Py8mTFkpKSnJychEKhqalpQEBASUlJbW9UXFxsY2OzYsUKQsgvv/wSHh5eXl5e20pKSkr8/PxMTEyEQmFiYqKKHaWiadOmicVihmFu376t+lUVFRVRUVGOjo6Vjkul0rCwMGtray0tLT09vU6dOj1//rzKGlQvCfDZQtwJAPCxsCyrSrGYmJhFixZ9yI1WrVoVHR29bNkyQsiff/45ffr0ly9fvn37NiQkJDw83MPDgxZLTk52cXFxdnZ+9+7dsWPHdu/ePXv27Nrea/ny5Y8ePaKvhw8fzufznZ2dc3JyalXJd999l5iY+PDhw40bNxYUFKjYUSrauXPnjh07anVJSkpK//79Fy5cKJFIKp3y8vLat2/fgQMHJBLJP//806ZNm4KCgiorUb0kwOeLBWjk6M7sDd0KdSOEHD58uKFb0fh8sv22fPlyQkhRUZHiKYlE4uDgoOTatWvXtmvXTnbtqFGj5Ovx9PQkhPz7778sy3p5eVlZWVVUVNBTERERDMP8888/qrfz8uXLLi4uhJDly5fLDvr6+jo4OEilUtXr6dWr17hx41QvX1uHDh0ihNy6davKs6Wlpbt37540aRJ9e/v27dGjR//000/dunXr2rVrpXoYhrl7964qd6yyZHFx8RdffHH27Nk6fY7/4+Hh4eHh8YGVADQ4jHcCNFn1++yyvtTj4+A6P+T9RLAsGxcXt337dtkRhmEUi+3atSsjI6O6SlJTUwMDA1evXs3n8+mRY8eOyV4TQszMzAghBQUFZWVlJ06cGDBggOwurq6uLMseP35cxQYXFRUtXrx448aNlY4HBQXdvn1b8bgS6enpXC5X9fK1VWVPEkJKSkq2bdvWvXv35OTkdevW0YNdu3Y9evTo+PHjeTxepfK0cOfOnWu8Y3UleTzehg0btm3b1rdv3xMnTtT+owA0KYg7AZostl6fXdaL+n0cXOeHvCrq2bMnwzAMw3Tp0iUtLa3S2aCgIAMDAz6fv2bNmvLy8pUrV1pYWAgEgi5dutAx+KSkJAsLC4ZhNm/eTC8pLy8PCwtr3769QCBo1qyZlZVVWFjYmDFj6FkNDY0TJ064urrq6uqampru3r2bEDJ//nx/f/8nT54wDGNtba3YyOjoaJZlhw8fXt2nSElJ0dPTs7S0fPr0aUFBgYWFhexUmzZtCCF3795VsUOWL18+d+5cIyOjSsf19fUHDBiwceNG+i2XmJioo6MTGhpaZSV//PGHtbX169ev9+7dyzCMtrZ2pY7as2ePtrY2wzD6+voJCQk3btywtLTU1NQcN24c7UPFriaEsCwbERHRvn17Ho+nq6u7ePHiSvctLCyMjIzs2bNnRkbGxYsXN2zYYGpqqvzzlpaWXrt2rVu3bjX2jPKSdnZ2cXFxu3fvPnr0aJ8+feLj4ysqKmqsE6BpasjBVoD6gOfsDaXG57+VfKTHwbV6yFvbfnNycjI3N5e15Ndff23Xrp3sbHR0dGhoKMuyixYt4vF48fHx2dnZy5Yt09DQuH79OsuyNFrdtGkTLR8aGqqpqXn8+HGJRPLf//63efPmAwcOpKfoc/azZ8/m5ORkZWUNGTKEx+MVFhayLOvu7t6mTZvqWti6desOHTooHi8tLU1PT9+0aROPx9u/fz/LshcvXiSEREREyBcTCATOzs6qdEVSUtLw4cNZln337h35/5+zsyxLx7Dpc+3ffvtNLBYHBwcrqa158+aTJ0+Wva3UUQ8ePBAKhbICS5cu3blzJ31dXVcvX76cYZjvvvsuOztbIpFs2bJF1p6cnJw1a9Z06dJlw4YNdC5pdfr06SP/nP3Zs2eEkG7dug0cONDExITH49nY2GzevFn2/VCHki9fvvT19e3Ro8e+fftqNTMBz9mhafjs/lpD04O4s6Fs2rRJSTxUSUpKCofDOXToUHUF5s+fTwh5/PixVCrV1tb28fGRnbp//z4hZN26dVVemJWVJRAIKoVT1altv9HlKefOnaNv6YjslStX6FsnJ6cXL14UFRUJhUJvb296UCKR8Hi8OXPmsArhVK9evXr37i2rfMaMGRoaGiUlJazC/M59+/YRQu7fv88qjTsLCgoYhhk2bJjiqebNmxNCDA0Nv//++9LSUpZlT58+TQiJjIyUL6ajo+Po6FhjP0gkkp49e6anp7PVxJ10dHbfvn01ViVrnpK4k2XZH3/8kRDy008/HTx4cOHChfRgdV0tkUiEQuHgwYNll8vmd5aWllpaWvbv3z8vL6/GVlWKO+/du0cIGTx48OXLlzMzM3NycpYsWUJbVelC1UtSDx48aNGihaenZ41NkkHcCU0DnrMDNE2Vnl1u3bpVJBIJhcLjx4+7urrq6Oi0bNmS/m2Ojo7m8/nGxsazZs0yNTXl8/mOjo5//fUXIcTX11dLS8vExITWOXfuXJFIxDDM+/fvFZ//Kn+6+vEeB1d6yFu/vLy8hEIhjQKzs7OfPHnC4/Ho2+fPn2tpaVlYWDx69EgikXTq1IleIhAITExMHj58qFhbcXGxfCPLy8u5XK6mpqZiSTr3USqVKm9eRkYGy7JCoVDxVFpaWkZGxsGDB/fu3WtnZ5eRkUEnfZaVlckXKy0tFQgEyu9CCFm2bNmMGTPoVNEq0Ta8ffu2xqpUNGPGDA8Pj1mzZh05cmT9+vX0YHVdnZqaKpFInJ2dFevhcrl37twZPHhwv379oqKiCgsLVW8Dne7ZsWNHR0dHAwMDXV3d1atX6+rqyk/JrW3J9PT0+fPnT5w4ce3atQcPHlS9MQBNA+JOgKapb9++V65ckb2dM2fOggULioqKxGLx4cOHnzx50rp16+nTp0ulUl9fXx8fH4lE4ufn9/z585s3b5aVlQ0ePDgtLS06Olo2+5AQsmXLltWrV9PXGzduHDZsGB2HS01NJYTQ9T3VTVw7ceJE+/btFSMkqVT66tWrzZs3nzlzZtOmTVpaWm/evCGEiMViWRk+ny8QCJTENHZ2dq9evbpz505te6lGYrF49OjRR48elUgkhw4dmjp16rBhww4fPlxSUnLo0KEJEyYQQmgos2LFCuZ/Xrx4oZiOhxAyZMiQ//73v8ePHy8qKrpx40ZCQsLQoUOrjDtVRPN9Kq6GIYRwuVwjIyMXF5fY2Njk5OSwsDD6/4P84i2JRFJcXFzjNMekpKR79+5NmzZNSRkavH5I/lFFoaGhBQUF8muqquvq9PR0QojixFNKV1d3xYoVly9frqiosLe3Dw4Ozs7OVqUBtGfev38vO6KlpWVpafnkyZM6lHz8+PHUqVPd3d2dnJz+/vvvSZMmcTgcVZoB0JQg7gT4vDg6Ouro6BgZGXl7excWFr58+ZIe53A4tra2PB6vQ4cOW7duzc/P/3/t3WlAU0e7AOA5CCQkQAjKJpsCylJQpNgqgkup2oqCCxQUq0gRFBUQtAiIAgKKWqCoaFWktlo36Ie2gl1UVBS3shaLCipLXdjXhCTAuT/O/XJzAwkBSVjyPr/IZM6cyZDWlzMz76SmpvarZQcHh5aWlvDw8J5vtbe3v3z5knhsyUdXV1dHRyciImL//v2urq4IIWLrOl80Jicnx2QyBd160qRJCCFirnPQrVu3rrW19T//+c+5c+fc3NzWrVvX2Nj466+/ZmRkENPuRLiTkJDAO5eUm5vbs6mIiIhPPvnEw8NDWVl5+fLlX3zxRX/TTPIhoj3hO/qNjIzGjBlTUlIyceJEJSWliooK7lvEHwxTpkwRfpeUlJTr16/LyMgQoR7xeWNiYjAMe/z4MVGHzWZz+zMoOByOv79/fHx8bm5udHQ0UShoqIlHucJz4FOp1KCgoEePHo0bN2727Nnbt29/8+aN8D4oKipOmjTpyZMnvIWdnZ00Gq1fNfPz811dXT09PZctW/bgwQMXFxcZGfjHF0gp+OoDIKXk5eWRgJlca2trCoXS60zxwIh7OnjQJ3l5zZs3T19fPzo6Wl1dfezYsQsXLtTS0tq9e/fEiROVlZURQrq6umQyWZSjcUpKSsrLy2trazkcTmVlZXJyMp1Of5++qaurYxjW3NzMLamvryf2fXM9f/68q6tLV1dXVlZ20aJFt2/f5j6TzsrKwjBMyOIHQmpqKm+cx7u+09ramqhD9IFYVDootmzZsn79+q1btwYGBu7Zs4eI4wUNtbm5uYyMDLFxSjgymezr65uXl2dqakoswRTO1dU1Pz//xYsXxEsGg1FRUdFrWiVBNVksVlBQkLe3d05OzuLFi/u8IwCjG8SdAIBekEgkIrwYFOKeDhbHJC8XhmFr164tLS1du3YtQmjMmDFffvllSUnJl19+SVQgk8nr1q07d+5ccnJyS0tLV1dXdXV1r8/SNm/erKen198zbFRVVV+/fv3q1avW1la+vxMoFIqBgQExy0ygUqm///77jRs3WlpaOBxOfn7+2rVrqVRqYGAgQig8PPzdu3e7d+9ub2/Pzc09cOCAh4eHsbExQsjNzU1DQyMvL6+fw/O/iD4QAVlWVpaQlb6iOHLkiLa29vLlyxFCsbGxZmZm7u7uLS0tgoZaTU3N2dk5LS0tJSWlpaWlqKio58JKXnJycp6enqdPn+6zJ4GBgfr6+h4eHpWVlfX19cHBwUwmkwhY+UZMUE0SiXTjxo1e154CIIUg7gQA8ONwOE1NTTo6OoPVoLingwd9kpePh4eHurr6559/Trxct26durr6woULuRUSExO3bt0aFxc3duxYLS2tgICAxsbGw4cPT58+HSEUHBzs5OSEEIqNjf3777/pdDoxYS0vL29mZvbzzz/v378/Pj6e+IwvXrw4e/asr68vQmjJkiUlJSUbN25UV1c3MzNbtGhRQ0MDX98cHBxKSkq4ixDIZPKsWbO8vLy0tbWVlJRcXFwmTJhw//59Yi/OBx988Ntvv/3+++9jx45dsWKFp6fn0aNHuWNYU1Mjeg55Po8ePdLW1u5zyh4hVFFRYWVl9e7du7Nnz3744Yfp6el8A+Xo6Lhly5bExETiGeeOHTtKSkpevnypp6f3119/9TrUCKGUlBRPT8/g4GBtbe1NmzbZ2dkRAyhKdtL79+/b2tqOHz/+wYMHhYWFWlpas2bNun37NkKITqffuXNHR0fH0tJSW1v74cOHV69eJfJ08o2YkJoAgP8jzs3yAEgC5FEShC83DV+mHmJlIZEU08fHh0ajcS8kEu4cO3YMx/G1a9eqqqpy3zpw4ABCqLa2Fu8rrySv9vZ2DMMWL17MLamrq1u5ciVvHeLI73Xr1uE47urqqq+v39XVRby1b98+DMNKS0sFtX/y5EmEEJGlUjhRxk18jhw5EhAQwH3JYrG2bt1KIpEYDMaA2yQSVIny2YXr6uqys7NLSUkZwLV1dXVkMvngwYPv2YeR5X1GbAAgjxIYHeB5JwAAIYS6u7sbGxs7OzuLiooCAgL09PQ8PDwQQkZGRg0NDRkZGRwOp7a2lvcxJN/8r5DZVXFPB/NO8g5bb9++9fPz++qrr7glRBomDofTZ74kIYyMjKKioqKiovo7fc+rq6srIyOjtbXVzc1tAJdHRERYWlr6+fkNuAMjznuOGABSC+JOAEYnvrnL5OTkhIQE9N+Z3BMnTgQFBSGEPvvss+fPnyOEOjo6LCwsFBQU7OzsJk+efPPmTWI5pq+v77x581auXGlsbLxnzx5iLnvmzJlVVVXC53/5iHU6WPRJ3iGkoKAgJyeXkpLy7t07Dofz+vXrkydP7tq1y83NjdifNGAhISEuLi5ubm68G4z6JTs7Oz09PSsrq9e9X8LFx8cXFBRkZmaK9bz14eZ9RgwAqTbUD1wBeF+izLMHBwerqqryfvNlZWXHjh07a9asPXv2ELPGIwsa1PliHx8f3sl0cRDfdHC/JnkHd9z66/bt259++qmysvKYMWNoNJqNjc2RI0f6dViiEL/99ltwcPCgNCW6jIyM2NjYzs5OCd9XCsE8Oxgd4HknkAr79u3jJnA2NjbmcDilpaWHDh2qqqoKDw83NTXtNduiVBG+6ef9iW86eARN8trZ2f3xxx/Nzc2dnZ1NTU1379719fUdrOThCxYs2Ldv36A0JTonJ6eQkJD3SX0PAJAqEHcCaSQrK2toaLhy5cqbN29SKJS6ujonJ6fW1tah7tcoJ47pYOmc5AUAgBEK4k4g1QwMDIgjZ2pra4lDt1ks1o4dOyZMmEAikQwNDXfv3t3d3X3y5El5eXkMwygUyu3bt11cXMaOHTt27NidO3cS7fz2228zZsygUql0On3atGnEIS69NjWEH1aQ0NDQ1NTU5ubmiRMnpqWlifVeMTExfn5+e/fuHdjl9vb2Z8+e5Z4Xf/nyZRaLlZ2d/Z7Z1wEAAEgGxJ1A2s2aNYv4ITs7GyHk4+MTFxc3fvz4ly9f4jgeFRV14sQJLy8v4phyJpOpoKDw/fffL1y4sKGhISYm5uHDh8+ePXN0dLS0tKyvr79582ZnZydxwnivTQ3dBxUoNjaWxWLhOP7y5UsiCherQZwOhkleAAAYWSDuBNKO+/Ds7du3NTU1P/74I0JoyZIl48eP/+ijjxBCZ86c4a1vampKpVKJk8QRQn///Xdubi6bza6uruZwOJaWluvXr0cIidIUAAAAIFUg7gTSDsMw7g/5+fnEVLiamhpCSElJCSHE3ZDEi3vkI5vNNjQ0RAhdvXpVW1vb3d39448/Xrx4sehNAQAAAFIC4k4g7Zqamogfxo8fz91atH79egzDiFNwuCknBbG1tSWSgbe2tv700082NjZnzpwZWFMAAADAKAZxJ5B2paWlxA+2trY0Go34+eTJk9xkY8Tpz8KdPHny7t27Pj4+SkpK3d3dcXFxA24KAAAAGK0GJ28cACNUV1dXeno6QohOp7u7u3d1dcnKynZ2dr569Ur0Ro4dO6aiouLm5mZjYxMaGmpoaMhkMqdNmzaApgAAAIBRDJ53AqnT3d3N4XC6urrKy8tXr1799OlTKpV67tw5Op0+btw4Ysb8u+++y87O5nA4zc3NT58+7bPNuLi4x48fs9ns8vLy7u7uJUuWDLgpMHxMnz59zJgxlpaWvb6bmZlJo9F++eWXQbzjn3/+GRISwlfY0dFhYmLCTdrF68qVK3FxceLO+S8OLBbL399fU1OTQqFcu3ZtcAfTy8tLSUkJw7CCggLRr+ru7k5ISLCxseEr53A4sbGxRkZG8vLyKioq5ubmgv6YFL0mAFIL4k4gFUJCQojdPwih58+fy8vLy8rKmpmZ5eXl+fr6FhYWLly4kHj38OHD0dHRqqqqCxcuJP7x8PHxOXny5MWLF4kKS5cu7ejoWLt2LfEyODiYwWDQaLTPPvtMSUnJy8vr66+/jo2NFdSUxD86GLhHjx7NmzdP0Ls4jg/u7Xbv3p2UlBQaGspXHhYWJugvFkdHRzKZbG9vz12mPFJ88803165dKy0tTUxMbGtrG9zBPHnyZH9zlj1//nz27NmBgYEMBoPvLVdX1x9++OHs2bMMBuOff/4xNDQUdOaW6DUBkF4SPZUTADEQ5Xx2Lg6H09HRwWQyOzo6xNorcUNDes74yNXfcbO3t7e0tBRff7j27t07efJkJpPJV3737t0FCxYghMLCwgRd6+fnN3PmzME6510ypk+fvmrVKvG1f+7cOYRQfn5+r++y2exTp06tWbOGeFlQULB8+fIzZ85YWlpOnTqVrx0Mw4qKikS5Y681Ozo6Pvnkk+vXrw/oc/wfOJ8djA7wvBNIF1lZWRKJs/9NbgAAIABJREFURCaTuYmQABBOAidwlpWVhYeHR0ZGkslk3nImk7l9+/bExEThl0dERBQUFPRZbViprq4W68By86PxYbFYR48etbKyKikp4Z5fMHXq1PT0dHd3957/WyAqW1hY9HlHQTVJJNLBgwePHj1qa2t79erV/n8UAEYViDsBAECYsrIyExMTKpWqoKBgZ2eXk5ODEMrJydHT08Mw7PDhw0S1O3fumJmZ0Wg0MplsYWHx22+/EeW3bt366KOPKBSKsrKyhYVFS0tLz1skJSXhOO7o6MhXHhYWtmnTJiIFrBB0On3OnDmJiYk4jiOErl27pqysHBMT854fXEz++OMPIyOjN2/enD59GsMwRUVFvsH8/vvvFRUVMQyj0+kZGRmPHz/W19cfM2bMqlWrEEJdXV27du3S09NTUFCYMmUKMd2BEMJx/MCBA8bGxiQSiUajbd++ne++7e3t8fHx1tbWNTU1t27dOnjwoJaWlvCustns+/fvC1rgK3rNadOmXbp06dSpU+np6R9//HFaWtrwPDIXAAmA/ewAjFS5ublD3QWpQKfTr127pqOj8/Tp06+++mr+/PlFRUW2trb37t3T1dXlVnv37p2rq6ufnx+O4w4ODu7u7nV1de3t7Y6OjmFhYbdv325ubvb19WWz2T1vcfXqVWNjYwqFwlt49+7d8vLy+Pj4urq6Pjs5bdq0a9euFRYWWlpaEtuMhm1kM3/+/LKyMk1Nzc8+++z7778nCnkH08PD4+OPP7a2tnZyclq6dClCyN3d3dDQkNiot2PHjkOHDp09e9be3v7AgQOrVq0yNDS0trYODw+PjY09ePCgp6cniURKTU3dtGkT0WBzc/Phw4cvXry4Zs2a+/fvU6lUEbv6+vVrNpv9119/zZs3r7S0tLGxceLEiZs3b/b19eV7nipKzcmTJ586daqqqurgwYP79u3z9/dfuXKlrCz8KwykzNBO8wPw/vq1vnPUGOr/c4xg/V3fybvgr6ioCCG0bds2HMerqqoQQocOHep5FbGxrKam5u+//0YI/frrr0Ju0dbWhmHYkiVLeAsZDIa1tXV1dTWO47W1tUjo+k4cx0+dOoUQ+uGHH0T/aENLQ0Nj7dq13Jc9B/O7775DCJ05c+ann34KDAwkCplMJoVCcXNzI14yGAwSieTr68tgMCgUyvz587mXc9d3stlsfX392bNnt7S09Nmrjz/+mPfXXVxcjBCaP3/+3bt36+vrm5qaduzYQfSK70LRaxKePHkyfvx4FxeXPrvEBes7wegA8+wAjFSwr2gA3nPMLSwsaDQaEX0KQaxc7OrqMjAwUFdXX716dUREhKCUOjU1NTiO8z3sDA0N9fb21tbWFrFjxOXv3r0Tsf7w5+3t7ezsvGHDhosXL+7fv58ofPr0KYPBMDc3J14qKChoamqWlpaWlZUxGAx7e/ue7cjJyRUWFs6fP9/Ozi4hIaG9vV30PhDLPT/44AMbGxtVVVUajRYZGUmj0Y4fPz7gmtXV1QEBAV9++eXevXt/+ukn0TsDwOgAcSeQRgNL7ycOcXFxJiYmCgoKVCrVxMQkPDy81/V/YPiQk5PjcDg9y69evTp37lw1NTUSifT1118ThQoKCjdu3LC1tY2JiTEwMHBzc+t5VmpHRwf6b+BCyMnJKS4u9vLyEr1XCgoK3KZGjZiYmLa2tpqaGm4JETXu3LkT+6+KigoGg1FdXY0QErQQlkaj7dy58+7du93d3TNmzIiKihLx5DBiASjvOgd5eXl9ff3y8vIB1Hz27NlXX321YsWKWbNmPXz4cM2aNTDJDqQQxJ1AGg0gvZ+Y3LlzZ/369ZWVle/evduzZ09cXJyzs/NQdwoI1NnZ2dDQoKenx1deWVm5bNkyTU3NBw8eNDc3x8XFcd/64IMPfvnll9evXwcHB1+4cOHgwYN81xIhI2/u95SUlOvXr8vIyBChFRFOxcTEYBj2+PHjXjtGLBslmhodOByOv79/fHx8bm5udHQ0UUgMRUJCAu8z7NzcXCIPAIvFEtIglUoNCgp69OjRuHHjZs+evX379jdv3gjvg6Ki4qRJk548ecJb2NnZyT0FV8Sa+fn5rq6unp6ey5Yte/DggYuLi4wM/OMLpBR89QEYSvLy8sSGZUVFRRcXl6VLl/7xxx99/nMIhsrNmze7u7utrKz4youLizkcjq+vr4GBAZlM5m4lef36NRGLqKmp7d2718rKii80QQipq6tjGNbc3MwtSU1N5Y2reNd3Wltb99ox4nINDY1B+qBDb8uWLevXr9+6dWtgYOCePXuIXXS6urpkMrnnNIW5ubmMjMytW7f6bJZMJvv6+ubl5ZmamhJLMIVzdXXNz89/8eIF8ZLBYFRUVPSaVklQTRaLFRQU5O3tnZOTs3jx4j7vCMDoBnEnkFKC0vtJ2M8//8ybspFYzwdnnAwrbDa7ubm5s7MzLy/Pz89PX1/fw8ODrw7xBPTPP//s6Oh4/vz5gwcPiPLXr19v2LChtLSUzWbn5+dXVFTMmDGD71oKhWJgYEDMFIvCzc1NQ0MjLy+Pt5C4nIiHsrKyhnMeJVEcOXJEW1t7+fLlCKHY2FgzMzN3d/eWlhYymbxu3bpz584lJye3tLR0dXVVV1e/efNGTU3N2dk5LS0tJSWlpaWlqKio58JKXnJycp6enqdPn+6zJ4GBgcRvvLKysr6+Pjg4mMlkEgEr3y9CUE0SiXTjxo1e154CIIUg7gTSAhec3q/XjIDJyclUKpVCoVy+fPnzzz9XVlbW0dEhNskiAUkZBWUWFN3z589VVFT09fUH6UOD97V69WpNTc3JkycrKCgsWLBg2rRpt2/fVlZWPnz48PTp0xFCwcHBTk5OFhYWwcHBR44c0dLSCgsLmzt3LkLI1ta2o6Ojq6vLxsaGQqEsXrx4w4YNmzdv7nkXBweHkpKSnks/e8Vms2tqai5fvsxb+OjRI21t7SlTpgzCZxaziooKKyurd+/enT179sMPP0xPT+cbTEdHxy1btiQmJhLPOHfs2FFSUvLy5Us9Pb2//vorMTFx69atcXFxY8eO1dLSCggIIBZrpqSkeHp6BgcHa2trb9q0yc7ODiG0ZMmSPjeBIYTu379va2s7fvz4Bw8eFBYWamlpzZo16/bt2wghOp1+584dHR0dS0tLbW3thw8fXr16lcjTyfeLEFITAPB/JLePFADxEDGPUlhYGIZh33zzTWNjI4PBOHLkCPrvMXrbtm0jkUhpaWmNjY2hoaEyMjKPHj0iLkEIXb9+vbm5uaamxs7OjkqlstnstrY2ZWXluLg4JpP59u3b5cuX19bWCmmnT2w2u7q6+tChQyQS6ccffxTlEgT72QdkeI7b8+fPZWVlRfzVd3V12dnZpaSkcEvq6urIZPLBgwfF1kHQi56/CLGCPEpgdIC4E4x4osSdQtL7CcoIiP837uQemU2EqmVlZb0mZRTSTp+IZXljx4799ttv2Wy2KJcMz/hp+Bu24xYbGztp0qTW1lbh1To7O9PT0y0tLdvb27mFmzdvnjFjhojfHDAoev1FiBXEnWB0gHl2IBWEpPcTlBGwZ015eXmEEIfD6TUpo+jt9FRVVVVTU/PTTz+dPn162rRpvIljgJQICQlxcXFxc3Pj3WDUU3Z2dnp6elZWFjffZ3x8fEFBQWZmpgTOkQdcPX8RAABRQNwJpIKQ9H6CMgIKaa3XpIwDaIdLTk5OTU1twYIF58+fLykpIU67AdImJibGz89v7969QurY29ufPXtWU1OTeHn58mUWi5WdnU2n0yXSR/C/+H4RAAARQdwJpIKQ9H6CMgIKb7BnUsaBtcPHyMhozJgxJSUl/boKjBoLFizYt2+f6PWdnJxCQkLGjBkjvi4BAMAggrgTSAUh6f0EZQQUotekjANop76+ftWqVbwlz58/7+rq0tXVFb0RAAAAYKSAuBNIBSHp/QRlBBTSWq9JGQfQDpVK/f3332/cuNHS0sLhcPLz89euXUulUgMDAwfzwwMAAADDA8SdQFoISe/Xa0bA5OTkhIQEhNCUKVNevHhx4sSJoKAghNBnn33W1NTUa1JGQZkFBSGTybNmzfLy8tLW1lZSUnJxcZkwYcL9+/e5m5OkzZ9//hkSEsJX2NHRYWJisnPnzp71r1y5EhcXx3vCJAAAgOEMw3F8qPsAwHu5ePGiq6urtH2TMQy7cOHCF198MdQdGTS7d+/Oz88/e/askpISb3lQUFB8fHxYWBj3kG5e33777X/+85+MjAwVFRVR7jL6xg1ICRcXF4TQpUuXhrojALwXeN4JAPh/mEymjY2NhBvZt2/f+fPnL168yBd03rt3j8iWKoi/v//UqVMXLVrU2dk5wL4CAACQFIg7ARCj0tJSTDA3N7eh7mAvUlJS3j+BaL8aKSsrCw8Pj4yM5D2qHiHEZDK3b9+emJgo/PKIiIiCgoI+qwEAABhyEHcCIEYmJiZCjm04f/68WO+O43h8fLypqSmJRKLT6UuXLiXy2Pv5+cnLy3NTD27atIlKpWIYVldXFxAQEBQUVF5ejmGYkZFRUlISmUxWV1ffsGGDlpYWmUy2sbF58OBBvxpBCF27dk1ZWTkmJqbXfiYlJeE47ujoyFceFha2adOmXrOu8qLT6XPmzElMTJS2tRYAADDiQNwJwKgVEREREhISFhZWU1Nz+/btqqoqOzu7d+/eJSUl8S5wPHLkSGRkJPFzYmLikiVLDA0NcRwvKyvz8/Pz8PBgMBj+/v6vXr3Ky8vr7OycP39+VVWV6I0ghIitP93d3b328+rVq8bGxnznvty9e7e8vJwvz5Qg06ZN+/fffwsLC/sxOqPFCN2MxWKx/P39NTU1KRTKtWvXMjMzaTTaL7/8MiiNe3l5KSkpYRjWr7xm3d3dCQkJPdeHcDic2NhYIyMjeXl5FRUVc3Nz7illA64JgNSCuBOA0YnJZMbHxy9fvnz16tU0Gs3CwuLYsWN1dXXcBFKik5WVJR6ampmZJScnt7a2pqam9qsFBweHlpaW8PDwnm+1t7e/fPnS0NCQr/MBAQHJyckitj9p0iSEUHFxcb96NQrs3r07KSkpNDSUrzwsLOzp06e9XuLo6Egmk+3t7ZuamsTfQYG++eaba9eulZaWJiYmtrW1De6z6pMnT544caJflzx//nz27NmBgYE9zxhzdXX94Ycfzp49y2Aw/vnnH0NDw7a2tl4bEb0mAFJLdqg7AAAQi5KSkra2Nmtra27J9OnT5eXliVnyAbO2tqZQKCKeOy+KmpoaHMf5HnaGhoZ6e3tra2uL2Ahx+bt37warV++JyWTa29vfu3dPrI0Qm7EKCwv51sWKshnrxYsXixYtun37tqzs0PwrkJGRYW1traKi4u3tTZQIP5h+cHE4nDNnzmRnZ58+fRohVFhYGBUVtXHjxvb2dr4I+Pz58xkZGYWFhRYWFgghLS2ty5cv99qmoJosFmvRokVhYWGffPKJ2D8YAMMePO8EYHQinmYpKiryFqqoqLS2tr5nyyQSqba29j0b4ero6CDa5Jbk5OQUFxd7eXmJ3oiCggK3qeFAAnuzRvpmrOrqajk5OfG1j2FYr+UsFuvo0aNWVlYlJSXcI0mnTp2anp7u7u7O+z0kEJWJUFI4QTVJJNLBgwePHj1qa2t79erV/n8UAEYViDsBGJ2IfJZ8UWZTU5OOjs77NMvhcN6/EV5EyMi73DAlJeX69esyMjLErn9iX1FMTAyGYY8fP+61ETabzW1qcA2fvVl8BnczlvCNX4Prjz/+MDIyevPmzenTpzEMU1RUzMnJ0dPTwzDs8OHDCKHvv/9eUVERwzA6nZ6RkfH48WN9ff0xY8YQi327urp27dqlp6enoKAwZcqUCxcuEM3iOH7gwAFjY2MSiUSj0bZv38533/b29vj4eGtr65qamlu3bh08eFBLS0t4V9ls9v379y0tLfv8UMJrTps27dKlS6dOnUpPT//444/T0tIErXUGYNSDuBOA0cnc3FxRUZE3UHvw4AGbzf7www8RQrKyshwOZwDNZmdn4zg+Y8aM92mEl7q6OoZhvHOsqampvLv+iWerYWFhOI7zLhvgRVyuoaHxnp3pafjszeIzuJuxhG/8Glzz588vKyvT0NBYu3YtjuNtbW22tra8ywk8PDwePXpEoVCcnJyWLl1qbW3t7u5+/Pjxn376CSG0Y8eO/fv3JyQkvHnzZsmSJatWrSK+5OHh4cHBwT4+Pu/evXv79u2OHTu4DTY3N8fExNjY2OA4fv/+/d27d6uqqorS1devX7PZ7L/++mvevHnE3wympqZHjhzpuRpVlJqTJ08+depUWlranTt3Pvroox9//BGSzgIpBHEnAKMTmUwOCgr6+eefz5w509LSUlxcvHHjRi0tLR8fH4SQkZFRQ0NDRkYGh8Opra2tqKjgXqiqqvr69etXr161trYSYWV3d3djY2NnZ2dRUVFAQICenp6Hh0e/GsnKyhL0OI1CoRgYGFRXV4v4udzc3DQ0NPLy8ngLictFmQztl2G1N4vXoG/GErLxa0iYmpomJCScPn367Nmz586dY7FYX331FUKoo6MjOTl52bJlK1asUFFR2blzp5ycXGpqKpPJTEhI+PTTTwMDA1VUVBQUFLiRJYfDmTp16u+//56TkxMUFESlUkXvBrErSE1NLSYmpqSk5N27d0uXLt28eTMRAQ+spq6u7rfffvvjjz/u2LFDxL8QABhNIO4EYNTavXt3bGxsVFTUuHHj5syZM2HChOzsbOLfXV9f33nz5q1cudLY2HjPnj3EDPXMmTOrqqo2btyorq5uZma2aNGihoYGhFBHR4eFhYWCgoKdnd3kyZNv3rxJLIPrVyNCODg4lJSUMJlMUT4Um82uqanh29vx6NEjbW3tKVOmDGicBBq2e7NG5WYsPt7e3s7Ozhs2bLh48eL+/fuJwqdPnzIYDHNzc+KlgoKCpqZmaWlpWVkZg8Gwt7fv2Y6cnFxhYeH8+fPt7OwSEhLa29tF7wPxPf/ggw9sbGxUVVVpNFpkZCSNRuv5h4foNaurqwMCAr788su9e/f2jEoBGPVgPzsAoxaGYdu2bdu2bVvPt1RVVW/cuMFbwv2nXVdXly/poJKSUq/PI0Vv5PPPP29paRHUzy1btiQnJ6enp69evbrnu+PGjeOdrExLS5s7d66+vj63pL6+/vr169HR0YK2kgzYsN2bJWgzVnx8vOiNDLfNWD3FxMSkpaXxbq4iosadO3fypibV0tIivp+CVrXSaLSdO3du3br12LFjM2bMcHFx2bJlC51O77MDxALQuro6bom8vLy+vn55efkAaj579iwuLu7vv//etm1bfHy8jAw89wHSCL73AIA+iDvHuJGRUVRUVFRUVJ/JDru6ujIyMlpbW3mPGI2IiLC0tPTz8xv0jg3bvVnDfDPWoOBwOP7+/vHx8bm5udHR0UQh8bkSEhJ4VwDn5uYSm/pZLJaQBqlUalBQ0KNHj8aNGzd79uzt27e/efNGeB8UFRUnTZr05MkT3sLOzk4ajdavmvn5+a6urp6ensuWLXvw4IGLiwsEnUBqwVcfADD0QkJCXFxc3NzchCdxzM7OTk9Pz8rK4k4xx8fHFxQUZGZmiiMpz7DdmzXMN2MNii1btqxfv37r1q2BgYF79uzJzc1FCOnq6pLJ5J6nEJmbm8vIyNy6davPZslksq+vb15enqmpKe/eI0FcXV3z8/NfvHhBvGQwGBUVFb2uJBZUk8ViBQUFeXt75+TkLF68uM87AjC6QdwJABAoNDQ0NTW1ubl54sSJaWlpYr1XTEyMn5/f3r17hdSxt7c/e/YsN/HQ5cuXWSxWdna2KHOmAzCs9mbxdmzQN2MJ2fg1JI4cOaKtrb18+XKEUGxsrJmZmbu7e0tLC5lMXrdu3blz55KTk1taWrq6uqqrq9+8eaOmpubs7JyWlpaSktLS0lJUVCR875ecnJynpyeRNF64wMBAfX19Dw+PysrK+vr64OBgJpNJBKx8oyqoJolEunHjRq9rTwGQRjgAIxyRwG+oeyFpCKELFy4MdS9Gnv6OW3d394EDByZNmiQnJ0en05ctW/b06VPirfr6+nnz5pHJ5IkTJ27ZsoVIGGlkZFRZWZmXl6evr6+goGBra/v27VsfHx85OTltbW1ZWVllZeWlS5eWl5f3txG+jvn5+cnJyTEYjF67zfu8E8fxZcuWIYR27drFW8fBwUFbW7u7uxvH8czMTCUlpejoaNFHZsBevXo1bdo0hJCsrKyVlVVaWtqhQ4eIvyUoFIqjo+OSJUswDFNVVb137x6O41u3biVmpWk02uPHj1ksVnBwsJ6enqysrJqa2ooVK0pKSnAcb21tXb9+/dixYxUVFW1tbXft2oUQ0tHRKSws7LNLubm5s2bN4qbz1NTUtLGxuXXrFvFuVVXVypUr6XQ6iUT66KOPsrKyiPKeoyqo5qBwdnZ2dnYexAYBGBIYPqin4gIgeRcvXnR1dZW2bzKGYRcuXODN/ghEMSTjtmHDhkuXLtXX1w9im2VlZaampqmpqb1uxuLT3d09d+5cDw8PT09PoqS+vl5HRyc6OjooKGgQeyVVeo6qWLm4uCCELl26JIF7ASA+MM8OAABiN+h7s4btZiwp0euoAgD6BHEnAACMSMNzM5aU6DmqAABRQNwJAABiJNa9WcNwM5aU4BtVAICIIG88AACIUWxsbGxsrPjaX7BgwYIFC0Sv7+Tk5OTkJL7+AACAEPC8EwAAAAAASALEnQAAAAAAQBIg7gQAAAAAAJIAcScAAAAAAJAEiDsBAAAAAIAkQNwJAAAAAAAkAfIogVHi4sWLQ90FScvNzR3qLoxIMG5gJKqurtbR0RnqXgDwvuB8djDiEeezD3UvAABAvJydneF8djDSQdwJAAD9hmHYhQsXvvjii6HuCAAAjCSwvhMAAAAAAEgCxJ0AAAAAAEASIO4EAAAAAACSAHEnAAAAAACQBIg7AQAAAACAJEDcCQAAAAAAJAHiTgAAAAAAIAkQdwIAAAAAAEmAuBMAAAAAAEgCxJ0AAAAAAEASIO4EAAAAAACSAHEnAAAAAACQBIg7AQAAAACAJEDcCQAAAAAAJAHiTgAAAAAAIAkQdwIAAAAAAEmAuBMAAAAAAEgCxJ0AAAAAAEASIO4EAAAAAACSAHEnAAAAAACQBIg7AQAAAACAJEDcCQAAAAAAJAHiTgAAAAAAIAkQdwIAAAAAAEmAuBMAAAAAAEgCxJ0AAAAAAEASIO4EAAAAAACSAHEnAAAAAACQBIg7AQAAAACAJEDcCQAAAAAAJAHiTgAAAAAAIAmyQ90BAAAYAXJycjo6OnhLiouLVVVVuS+nT59Oo9Ek3i8AABhJMBzHh7oPAAAw3Lm6ul68eFHQuxQKpaamhkqlSrJLAAAw4sA8OwAA9M3NzU3QW7Kyso6OjhB0AgBAnyDuBACAvjk4OCgpKfX6Vmdn5+rVqyXcHwAAGIkg7gQAgL7Jy8s7OzvLy8v3fEtZWXn+/PmS7xIAAIw4EHcCAIBIVq1axWaz+Qrl5ORWrlzZazwKAACAD+wrAgAAkXR3d2toaNTV1fGV37p1a/bs2UPSJQAAGFngeScAAIhERkbG3d2d79Gmmpqara3tUHUJAABGFog7AQBAVCtXruSdapeXl1+7dq2MDPyPFAAARALz7AAA0A8TJkyoqKjgvvzrr7+srKyGsD8AADCCwJ/pAADQD19++aWcnBzx88SJEyHoBAAA0UHcCQAA/eDu7s7hcNB/J9mHujsAADCSwDw7AAD0zwcffPDkyROEUGlpqbGx8VB3BwAARgx43gkAAP2zZs0ahNCUKVMg6AQAgH6BuBMAAPrHzc0NwzAi+gQAACA6iDsBAKB/9PX17ezsXF1dh7ojAAAwwsD6TjCyubi4pKWlDXUvAABAQuBfbTCiyQ51BwB4XzNmzNi6detQ92I0cHV1DQgImDlz5lB3ZISBcQOSkZubm5iYONS9AOC9QNwJRjwdHZ0vvvhiqHsxGri6us6cORMGs79g3IDEQNwJRjpY3wkAAAAAACQB4k4AAAAAACAJEHcCAAAAAABJgLgTAAAAAABIAsSdAAAAAABAEiDuBAAMXGZmJo1G++WXX4a6I//Pn3/+GRISwlfY0dFhYmKyc+fOnvWvXLkSFxfX1dUlkd4BAID0grgTADBwwzCF9e7du5OSkkJDQ/nKw8LCnj592usljo6OZDLZ3t6+qalJ/B0EAADpBfk7AQAD5+Dg0NzcLL72mUymvb39vXv3RKy/b9++8+fPFxYWkslk3vJ79+79/fffQi709/d/8eLFokWLbt++LSsL/2MEAACxgOedAIDhKyUlpaamRsTKZWVl4eHhkZGRfEEnk8ncvn17nwm3IyIiCgoKIC83AACID8SdAIABysnJ0dPTwzDs8OHDCKHk5GQqlUqhUC5fvvz5558rKyvr6OicO3cOIZSUlEQmk9XV1Tds2KClpUUmk21sbB48eIAQ8vPzk5eX19TUJNrctGkTlUrFMKyuri4gICAoKKi8vBzDMCMjI4TQtWvXlJWVY2Jieu1PUlISjuOOjo585WFhYZs2bVJTUxP+ceh0+pw5cxITE4fh4gEAABgdIO4EoA937tyZO3cunU4nk8kHDhwY6u4MI7a2trwz4L6+vlu3bmUymUpKShcuXCgvLzcwMFi/fj2Hw/Hz8/Pw8GAwGP7+/q9evcrLy+vs7Jw/f35VVVVSUhLvCZNHjhyJjIwkfk5MTFyyZImhoSGO42VlZQghYutPd3d3r/25evWqsbExhULhLbx79255efmqVatE+UTTpk37999/CwsL+zkSAAAARAJxJ5AWP/3005w5c+h0+pgxY5SUlExNTdesWdPnVeXl5Z999tmtW7d27dp15coVsa5lHDVsbGyUlZXV1NTc3Nza29srKyuJcllZWVPY/TgSAAAbw0lEQVRTUxKJZGZmlpyc3Nrampqa2q+WHRwcWlpawsPDe77V3t7+8uVLQ0ND3kImkxkQEJCcnCxi+5MmTUIIFRcX96tXAAAARARxJ5AK3377rbu7+4QJEwoKCtrb2+/du2dpaZmZmdnnhb/88guDwUAIzZ8/f8GCBdHR0Qihr7/+GsOwV69eibvbI528vDxCiMPh9HzL2tqaQqGUlpYO1r1qampwHOd72BkaGurt7a2trS1iI8Tl7969G6xeAQAA4AVxJ5AKx44dQwiFhobq6+uTyWQLC4t9+/aJcmF1dTXxA3erSnV19aFDh8TUT6lCIpFqa2sHq7WOjg6iTW5JTk5OcXGxl5eX6I0oKChwmwIAADDoIO4EUqGtrQ0htHv3bu5Eub6+/smTJ4mfu7u79+3bZ2JiQiKR6HT64sWLiZnW5cuXc3c3T5o0SVNTMyoqytzcnIhLJk6cSCaTT548KS8vj2EYhUK5ffu2s7MznU5XVVWNiIgoLy/fsmWLnp6eoqKik5NTe3s70dTDhw/t7e3Hjx8vJydHpVKtrKwuXLiAEPL29sb+y8rKCiFkbm6OYZiOjo6gFY0jF4fDaWpq0tHRGawGiZCRN/d7SkrK9evXZWRkiCEl9hXFxMRgGPb48eNeG2Gz2dymAAAADDqIO4FUmDNnDkLowoUL48ePX7Vq1eXLlzs7O5cuXUq8GxwcHBIS0t3d/erVq23btl29enX27NmvX7/++eefAwICiDrPnz9/+/btrl27uM/PXr582dHR4eXlRWyLYTKZGIZ9//338+bNa2xsjIyMzMjI2Lt379dff93e3n7lypXjx48TF7548aK5ufnKlSsNDQ0LFy7Mz893d3d/+fLl8ePHAwMDiTrEhL6Tk5OtrW15ebmMzGj7TzU7OxvH8RkzZiCEZGVle52L7xd1dXUMw3gX4KampuI8iGerYWFhOI5bW1v32ghxuYaGxnt2BgAAQK9G2z9mAPQqISHBxMQEIcRgMM6dO7d06dKJEycSpzu2t7cfOXIEIbR48WItLa3169cjhJqamk6cONHfu0ybNk1RUZEbzuro6CgqKnJ3Uv/zzz/cmj4+PtbW1kpKSkTlrq6uvLw8hFB0dDSRMMjb2/ubb765dOlSRkYG79zxiNbd3d3Y2NjZ2VlUVBQQEKCnp+fh4YEQMjIyamhoyMjI4HA4tbW1FRUV3EtUVVVfv3796tWr1tZWDoeTlZUlKI8ShUIxMDDgrovok5ubm4aGBjHsXMTlFhYWA/6MAAAAhIC4E0gFNTW1/Pz8hIQEc3NzoqS6unr58uV3794tKSlhMpnov0+51NXV5eTkEEIPHz4c2L2IzTTov2dIcl8Sc7gIITc3NyK65X2XeOCnoKCQkpKCYdi///4bERGRmZk5duzYgXVDAg4fPjx9+nSEUHBwsJOTU3JyckJCAkJoypQpL168OHHiRFBQEELos88+e/78OUKoo6PDwsJCQUHBzs5u8uTJN2/eJEJqX1/fefPmrVy50tjYeM+ePcQ098yZM6uqqjZu3Kiurm5mZrZo0aKGhgbh/XFwcOD+NvvEZrNramouX77MW/jo0SNtbe0pU6YMZDgAAAD0BY6DA9KCTCYHBAQEBAQ8ffr06NGjhw4d6uzsTEpK8vHxISpwQ0AymczhcIgloeLw+++/JyQkFBcXNzQ09NzCMnv2bC8vrxMnTrS3t1dVVRGPP4enzZs3b968mbfE19eX+zORvJP3XSUlpV6fR6qqqt64cYO3ZP/+/cQPurq6vHkDPv/885aWFkH92bJlS3Jycnp6+urVq3u+O27cON6E8GlpaXPnztXX1+eW1NfXX79+PTo6GsMwQbcAAADwPuB5J5AK6urq3JjD2Ng4MTGRiGzq6uq0tLSIchaLRfxAPDDjlg+ukpISBweHa9eu2djYvHr16syZM3wV6uvrb926paKiguO4l5cXdzfSKMC76UccjIyMoqKioqKi+vyboaurKyMjo7W11c3NjVsYERFhaWnp5+cn1k4CAIA0g7gTSIWGhoZnz57xlhC7m01MTCZOnEhM7BJZG9+9e9fZ2YkQMjMz67Wp93wYlp+fT7S/atUqdXV1vg1DLBbLycnpyy+/PH/+PELoxYsXoaGh73M7aRMSEuLi4uLm5iY8w392dnZ6enpWVhY332d8fHxBQUFmZiaxygIAAIA4QNwJpIWbm1tmZmZra2tbW9vNmzcjIyOVlZX9/f3JZDIxWfzrr7++efOG2E5Ep9MF5X3knoiTm5vLZDK5T0lFRJyIgxB6+PBhR0cH77wzjuNr1qwxMTHZuXPnwoULiQ4cOnTozp07/f+4w0toaGhqampzc/PEiRPT0tLEeq+YmBg/P7+9e/cKqWNvb3/27FnuofCXL19msVjZ2dl0Ol2sfRsp/vzzz5CQEL7Cjo4O4svZs/6VK1fi4uIG8DybxWL5+/trampSKJRr165lZmbSaDRiw9/78/LyUlJSwjCsoKBA9Ku6u7sTEhJsbGz4yjkcTmxsrJGRkby8vIqKirm5uaCTI0SvCYA0wgEYyZydnZ2dnfusFhkZ+cknn2hpacnJycnJyenr669bt+7Zs2fEu52dnVFRUQYGBrKysioqKkuWLPn7779xHD958iR3L7mqqmp8fDyO4ywWy9PTc9y4cQoKCjNmzNixYwf3CZm9vf2bN29UVVWJl3Q6vaSkZMGCBcRLOTm5Y8eO4Ti+Z88ebW1tEolkZWWVlJTErUwsMNXS0mIwGA8fPqTRaMRbJBLpP//5jzhH8X8hhC5cuCCBG40yo2zcdu3atWTJkpaWFr5yIskXkYiqp8TExDlz5jQ2NvbrXjExMZMnT25sbPzuu+8uXbr066+/KisrX7lyZYBd7+HcuXMIofz8fBHrP3v2bNasWQihqVOn8r21bNkyY2Pj+/fvczic169fOzo6FhcX99qI6DX7i0j0OyhNATBU4BsMRjYR404gilEWP0mMZMaNwWDMnDlT3I3s3bt38uTJTCaTr/zu3bvEX1CC4k4cx/38/GbOnMnhcETvz/Tp01etWiV6/f4SHney2exTp06tWbOGeFlQULB8+fIzZ85YWlryxZ3nzp3DMKyoqEiUO/Zas6Oj45NPPrl+/fqAPsf/grgTjAIwzw4AACNASkpKTU2NWBspKysLDw+PjIzkngpLYDKZ27dv557dJUhERERBQUGf1XhVV1eLdUGtoNXYLBbr6NGjVlZWJSUl3CNzp06dmp6e7u7u3jNjLlFZlMSugmqSSKSDBw8ePXrU1tb26tWr/f8oAIwSEHcCAIBE4TgeHx9vampKnMu6dOnS0tJShJCfn5+8vDx31emmTZuoVCqGYXV1dQEBAUFBQeXl5RiGGRkZJSUlkclkdXX1DRs2aGlpkclkGxubBw8e9KuRnh1LSkrCcdzR0ZGvPCwsbNOmTcRWPCHodPqcOXMSExNxHEcIXbt2TVCSf4TQH3/8YWRk9ObNm9OnT2MYpqiomJOTo6enh2HY4cOHEULff/+9oqIihmF0Oj0jI+Px48f6+vpjxowhDmLo6uratWuXnp6egoLClClTiAeBxNgeOHDA2NiYRCLRaLTt27fz3be9vT0+Pt7a2rqmpubWrVsHDx7sM3MFm82+f/++paWl8Gp91pw2bdqlS5dOnTqVnp7+8ccfp6Wljb7zbwHo29A+bgXgPcE8+yBCMM8+IP0dt127dsnLy//4449NTU1FRUVWVlbjxo17+/YtjuPu7u4aGhrcmgcOHEAI1dbW4ji+YsUKQ0ND7ls+Pj5UKvXJkycdHR0lJSXTp09XUlKqrKzsVyN8DAwMzMzM+ApzcnIcHR3x/3/QqCDEbiRiXvvXX39VUlKKiooSUl9DQ2Pt2rXcl1VVVQihQ4cOES+fPHlCoVC4FUJCQk6ePEn8vG3bNhKJlJaW1tjYGBoaKiMj8+jRIxzHw8LCMAz75ptvGhsbGQwGcRQZ0Z+mpqbo6OgpU6YcPHiwra1NSK8+/vhj3nn2ly9fIoQsLS3nzp2rqalJIpFMTEwOHz7c3d3Nd6HoNSsrK/38/D788MMffvhB9JUJMM8ORgHIGw8A+D+5ublD3YVRjslkxsfHL1++nEhub2FhcezYsY8++uj48ePh4eH9akpWVtbU1BQhZGZmlpycPH369NTU1F27dg2sY+3t7S9fvly8eDFfbwMCAjIyMkRshEjXUFxcbGlp6eDgICTJvyhMTU0TEhJ8fHzmz58vIyPDYrG++uorhFBHR0dycvKyZctWrFiBENq5c+c333yTmpr6wQcfJCQkfPrpp8QWKIQQd5Mfh8OZOnWqvr5+Tk6OkpJSv7pBpINVU1OLiIgwMTEZM2bMvn37Nm/erKKi4u7uPrCaurq633777T///PPpp5/+8ssvFy9eHOAYATDSQNwJAPg/iYmJ/VqfB/qrpKSkra3N2tqaWzJ9+nR5eXlilnzArK2tKRQKMV8/MDU1NTiOcxOaEkJDQ729vbW1tUVshLicSIU7KLy9vf/4448NGzZ8+umn3AxcT58+ZTAY3DNvFRQUNDU1S0tLy8rKGAyGvb19z3bk5OQKCwsPHTpkZ2e3du1ab29vKpUqYh+I5Z4ffPABN7lSZGTk0aNHjx8/zhdNil6zurr64MGDOTk5e/fuJVYOACAlYH0nAH0b3LSC4miwV4IyEQoB8+wD0K9fSlNTE0JIUVGRt1BFRaW1tbVf7fREIpGIqfCBIY5s5d1Sk5OTU1xcLCiRba+IIxh6nv76PmJiYtra2ni3QxGHeO3cuRP7r4qKCgaDQWTDFbQOlUaj7dy58+7du93d3TNmzIiKimpsbBSlA8QC0Lq6Om6JvLy8vr5+eXn5AGo+e/bsq6++WrFixaxZsx4+fLhmzRpZWXgABKQIxJ0A9K2/sYXkG+zp+fPns2fPDgwMZDAY4r4XEJ2KigpCiC/KbGpq0tHReZ9mORzOezZChIy8ud9TUlKuX78uIyNDxHZEPBcTE4Nh2OPHj3tthM1mc5saFBwOx9/fPz4+Pjc3Nzo6migkepKQkMAb/efm5hLb8IUf5UClUoOCgh49ejRu3LjZs2dv3779zZs3wvugqKg4adKkJ0+e8BZ2dnZyM+yKWDM/P9/V1dXT03PZsmUPHjxwcXHhO64MAGkAX3oAesFkMnkfEzo4ODQ3Ny9ZsmT4NChcYWHhjh07Nm7cKMomXCBJ5ubmioqKvHHbgwcP2Gz2hx9+iBCSlZXlcDgDaDY7OxvH8RkzZgy4EXV1dQzDeM8XTU1N5Q3sePcV8a4T4EVcrqGhMYCP0KstW7asX79+69atgYGBe/bsIdYf6+rqksnknqcQmZuby8jI3Lp1q89myWSyr69vXl6eqanpjh07+qzv6uqan5//4sUL4iWDwaioqOg1rZKgmiwWKygoyNvbOycnh28RLQBSBeJOAHoxKLkSxdqgcEIyEYKhRSaTg4KCfv755zNnzrS0tBQXF2/cuFFLS8vHxwchZGRk1NDQkJGRweFwamtrKyoquBeqqqq+fv361atXra2tRFjZ3d3d2NjY2dlZVFQUEBCgp6fn4eHR30a4KBSKgYEB78Gtwrm5uWloaOTl5fEWEpcTAVlWVpaQPEqiOHLkiLa29vLlyxFCsbGxZmZm7u7uLS0tZDJ53bp1586dS05Obmlp6erqqq6ufvPmjZqamrOzc1paWkpKSktLS1FR0fHjx4W0Lycn5+npefr06T57EhgYqK+v7+HhUVlZWV9fHxwczGQyiYCVbxwE1SSRSDdu3Oh17SkA0kViS6AAEAcR8yjdvn3b1NRUWVmZRCKZm5tfu3aN+9YPP/zw4YcfkkgkCoWir68fFRXl7+9PHFmJEDI0NLxz546uri76b3oXExMThBCGYVZWVu3t7TiOb9++nWg5NTW11xsJbxDH8e7u7m+++cbExIQ40NnJyemff/7BcfzIkSMUCkVBQSEjI+Ozzz5TUlLS1tb+6aefRB8fvowwwiFY3zkg/R237u7uAwcOTJo0SU5Ojk6nL1u27OnTp8Rb9fX18+bNI5PJEydO3LJlC5F+0sjIqLKyMi8vT19fX0FBwdbW9u3btz4+PnJyctra2rKyssrKykuXLi0vL+9vI3wd8/Pzk5OTYzAYvXabL4/SsmXLEEK7du3irePg4KCtrU2kDcrMzFRSUoqOju61tVevXk2bNg0hJCsra2VllZaWdujQISLtKIVCcXR0XLJkCYZhqqqq9+7dw3F869atxKw0jUZ7/Pgxi8UKDg7W09OTlZVVU1NbsWJFSUkJjuOtra3r168fO3asoqKira0tsbtfR0ensLCwz99Lbm7urFmzuOk8NTU1bWxsbt26RbxbVVW1cuVKOp1OIpE++uijrKwsQeMgqOb7gzxKYBSAbzAY2USMOy9duhQREdHQ0FBfXz9jxoyxY8cS5QkJCQihvXv31tfXNzQ0fPfdd+7u7niPNIe8aQU7OzsnTJigp6fX2dnJrbB161ZitZmgGwlpEBea0DEsLAwhdP369ebm5pqaGjs7OyqVymazRRwfiDslYEjGzcfHR1VVdXDbfP78uays7I8//ihK5a6uLjs7u5SUFG5JXV0dmUw+ePDg4PZqmOs5DuIDcScYBWCeHUgFZ2fn3bt30+l0VVVVR0fH+vr62tpaDocTGRk5b968HTt2qKqq0un0r776avr06cKbGjNmjL+/f2Vl5c8//0yUMBiM9PR0T09PQTcS3iBvQkcajUYkdKyrq+OdIrSxsVFWVlZTU3Nzc2tvb6+srHy/8QCjAe8eoEFhZGQUFRUVFRVF5KEUfuuMjIzW1lY3NzduYUREhKWlpZ+f3+D2ajjrdRwAAEJA3AmkDnEedFdXV1FRUVNT08KFC7lvETFlny14eXnRaDRunsszZ84sXbpUWVlZ0I2Et9avhI7EfP3Atp5Ipz///JM4RIdXR0eHiYnJzp07e9a/cuVKXFzcoId0I0VISIiLi4ubmxvvBqOesrOz09PTs7KyuPk+4+PjCwoKMjMzxXre+nDTcxwAAMJB3AmkwtWrV+fOnaumpkYikb7++muikDhMhchr0y+Kiore3t737t17+PAhQujo0aPcZzy93kg48SV0BLt3705KSgoNDeUrDwsLe/r0aa+XODo6kslke3t74vcyPIWGhqampjY3N0+cOJGbTX2wxMTE+Pn57d27V0gde3v7s2fPck+Bv3z5MovFys7OptPpg9uZYY5vHAAAfYK4E4x+lZWVy5Yt09TUfPDgQXNzc1xcHFE+fvx49P+TPIuO2IGRkJBw+/ZtXV1dQ0NDITcSTkwJHYcVvjRSkmlk375958+fv3jxIt+5iPfu3fv777+FXOjv7z916tRFixZ1dnYOsK9iFhsby2KxcBx/+fKls7PzoLe/YMGCffv2iV7fyckpJCRkzJgxg94TAMAoA3EnGP2Ki4s5HI6vr6+BgQGZTMYwjCifMGGCqqrq77//PoA2dXR0vvjii7S0tPDw8ICAAOE3Ek54QsfRYVDSSPWrkbKysvDw8MjISCKXOBeTydy+fXufZ4FGREQUFBTAkaEAADC4IO4Eo5+enh5C6M8//+zo6Hj+/Dl33SSJRAoNDb19+7afn9+///7b3d3d2tpKnDUiJM0hV1BQUGdnZ2Nj4yeffCL8RsIbFJ7QcbjBcTw+Pt7U1JREItHp9KVLlxJngvv5+cnLy3MnHDdt2kSlUjEMq6urCwgICAoKKi8vxzDMyMgoKSmJTCarq6tv2LBBS0uLTCbb2NgQYyV6Iwiha9euCUkPmZSUhOO4o6MjX3lYWNimTZsEHaXIRafT58yZk5iYiIv/ZCkAAJAiQ7udHoD3JGIepeDgYFVVVRUVFRcXl8OHDyOEDA0NKysrcRw/fPiwhYUFmUwmk8nTpk07cuQIjuO8aQ537tzJm1aQt9l58+adPHlSlBsJb1BQQkcifydCaNKkSeXl5cePHyd2L+nr6z979kzI5xWeiVAQJEI+ICEpn9zd3TU0NLg1Dxw4gBCqra3Fe6SR8vHxoVKpT5486ejoKCkpmT59upKSEvHrEL2RX3/9VUlJKSoqqtd+GhgYmJmZ8RXm5OQQA86XirJXxG6k/Px84QOCQ/4pICmQRwmMAvANBiObiHEnEEWf8RODwVBUVHRzc+OWEDuriOCvX3EnjUbjvnz06BFCKDIysl+NCNHW1oZh2JIlS/g6b21tXV1djYsWd546dQoh9MMPP/R5O4g7gWRA3AlGAZhnBwCIql8pn0RnbW1NoVCI+fpBUVNTg+M4X2qb0NBQb29vbW1tERshLn/37t1g9QoAAADEnQCMPKWlpZhg4kthLb6UTyQSqc8E+6Lr6Ogg2uSW5OTkFBcXe3l5id6IgoICtykAAACDAuJOAEYeExMTIbMY58+fF9N9xZTyicPhDG7eKCJk5M39npKScv36dRkZGSI0J/YVxcTEYBjGm0mAF5vN5jYFAABgUEDcCQAQlfCUT7KysgM7SCk7OxvH8RkzZrxPI7zU1dUxDOM9cSc1NZU3NOdd38m7bIAXcbmGhsZ7dgYAAAAXxJ0AAFEJT/lkZGTU0NCQkZHB4XBqa2srKiq4F/ZMI9Xd3d3Y2NjZ2VlUVBQQEKCnp+fh4dGvRrKysgTlUaJQKAYGBtXV1SJ+Ljc3Nw0Njby8PN5C4nILC4v+jhIAAABBIO4EAPTD7t27Y2Njo6Kixo0bN2fOnAkTJmRnZ1OpVISQr6/vvHnzVq5caWxsvGfPHmKGeubMmVVVVRs3blRXVzczM1u0aFFDQwNCqKOjw8LCQkFBwc7ObvLkyTdv3iSWY/arESEcHBxKSkqYTKYoH4rNZtfU1Fy+fJm38NGjR9ra2lOmTBnQOAEAAOiF7FB3AAAwkmAYtm3btm3btvV8S1VV9caNG7wl+/fvJ37Q1dV99eoV71tKSkq9Po8UvZHPP/+8paVFUD+3bNmSnJycnp6+evXqnu+OGzcO50kIn5aWNnfuXH19fW5JfX399evXo6OjRTx0CgAAgCjgeScAYAjwbvoRByMjo6ioqKioqLa2tj57kpGR0draypsHICIiwtLS0s/PT6ydBAAAaQNxJwBgdAoJCXFxcXFzc+PdYNRTdnZ2enp6VlYWN99nfHx8QUFBZmamnJycRHoKAADSAuJOAIBEhYaGpqamNjc3T5w4MS0tTaz3iomJ8fPz27t3r5A69vb2Z8+e5R4Kf/nyZRaLlZ2dTafTxdo3AACQQrC+EwAgUbGxsbGxsRK73YIFCxYsWCB6fScnJycnJ/H1BwAApBk87wQAAAAAAJIAcScAAAAAAJAEiDsBAAAAAIAkQNwJAAAAAAAkAfYVgRHv/v37Li4uQ92LUSIhIeHSpUtD3YuRB8YNSIDoR78CMGxhvId2ADDixMfH5+bmDnUvAABAQuAvHDCiQdwJAAAAAAAkAdZ3AgAAAAAASYC4EwAAAAAASALEnQAAAAAAQBIg7gQAAAAAAJLwP6rUjpCWy31VAAAAAElFTkSuQmCC",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "execution_count": 72,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls4ml.utils.plot_model(q_hls_model_test, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "4/4 [==============================] - 0s 19ms/step\n",
      "Model Prunned\n",
      "100\n",
      "Accuracy: 100.0%\n",
      "\n",
      "HLS Model\n",
      "100\n",
      "Accuracy: 100.0%\n"
     ]
    }
   ],
   "source": [
    "samples=100 #number of samples to test the model\n",
    "x_train_reduced=x_train[:samples]\n",
    "\n",
    "x_train_reduced=x_train_reduced.astype('float32') #Invalid type (int16)\n",
    "x_train_reduced=np.ascontiguousarray(x_train_reduced)\n",
    "\n",
    "y_pruned=qmodel_sequencial.predict(x_train_reduced)\n",
    "y_pruned= np.argmax(y_pruned, axis=1)\n",
    "n_correct=np.sum(np.equal(y_pruned,y_train[:samples])) #n_correct is the number of correct predictions\n",
    "print('Model Prunned')\n",
    "print(n_correct)\n",
    "print('Accuracy: {}%'.format((n_correct/samples)*100))\n",
    "print('')\n",
    "\n",
    "\n",
    "print('HLS Model')\n",
    "y_hls=q_hls_model_test.predict(x_train_reduced)\n",
    "y_hls = np.argmax(y_hls, axis=1)\n",
    "n_correct=np.sum(np.equal(y_hls,y_train[:samples]))    #n_correct is the number of correct predictions\n",
    "print(n_correct)\n",
    "print('Accuracy: {}%'.format((n_correct/samples)*100))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'jovyan' on host '711b01861e5c' (Linux_x86_64 version 6.8.0-40-generic) on Mon Aug 19 12:08:41 UTC 2024\n",
      "INFO: [HLS 200-10] In directory '/home/jovyan/work/model_quantized_pruned_Andre'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:47:85\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:47:89\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:84:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:84:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:81\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:100:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:100:81\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:108:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:108:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 16 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 797.133 ; gain = 393.035 ; free physical = 19157 ; free virtual = 28201\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 797.133 ; gain = 393.035 ; free physical = 19157 ; free virtual = 28201\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config12>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, config8>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, config8>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config8>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config9>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:297).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config12>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config12>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config12>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:03:21 . Memory (MB): peak = 1261.137 ; gain = 857.039 ; free physical = 18599 ; free virtual = 27736\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config24>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config24>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:18 ; elapsed = 00:03:25 . Memory (MB): peak = 1261.137 ; gain = 857.039 ; free physical = 18583 ; free virtual = 27726\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 240-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 240-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 480-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 480-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 256-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:31).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' (firmware/nnet_utils/nnet_activation_stream.h:41:31).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:181) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 255.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:181) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 127.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 0.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config22>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config22>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config18>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config18>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 270.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 30.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w22.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w22.V' : incorrect reshape factor 1.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 64.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 16.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w18.V'  in dimension 1 with a block factor of 3.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w14.V'  in dimension 1 with a block factor of 270.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:106) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer24_out.V.data.V' (firmware/myproject.cpp:8) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:57) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:61) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:69) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:73) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:53) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out.V.data.V' (firmware/myproject.cpp:98) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:102) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:86) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:90) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:77) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:45) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:49) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:94) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:82) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'q_conv2d_batchnorm_input.V.data.V' (firmware/myproject.cpp:7) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's20.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b20.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's16.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.15' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.2'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.16' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv_stream.h:214:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:106) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer24_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer20_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:77) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'q_conv2d_batchnorm_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config24>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config24>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 17 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config18>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config22>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>'... converting 21 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>'... converting 193 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>'... converting 91 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>'... converting 91 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.144i16P.i8' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.288i16P.i9' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.288i16P.i9' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:23:17)...270 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (aesl_mux_load.288i16P.i9:1)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...27 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:33:58 ; elapsed = 00:34:10 . Memory (MB): peak = 8701.141 ; gain = 8297.043 ; free physical = 10936 ; free virtual = 20610\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' : \n",
      "\n",
      "more than one sub loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' : \n",
      "\n",
      "more than one sub loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config24>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config24>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config7>' to 'relu<array<ap_ufixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config11>' to 'relu<array<ap_fixed,64u>,array<ap_ufixed<8,0,4,0,0>,64u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:41:31)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, relu_config6>' to 'relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:31)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config21>' to 'relu<array<ap_fixed,30u>,array<ap_ufixed<8,0,4,0,0>,30u>,relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:31)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, relu_config17>' to 'relu<array<ap_fixed,30u>,array<ap_ufixed<8,0,4,0,0>,30u>,relu_config17>' (firmware/nnet_utils/nnet_activation_stream.h:41:31)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config12>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config20>' to 'normalize<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config16>' to 'normalize<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' to 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config22>' to 'dense<array<ap_ufixed,30u>,array<ap_fixed<16,6,5,3,0>,4u>,config22>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config18>' to 'dense<array<ap_ufixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config18>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config14>' to 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,30u>,config14>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' to 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>' (aesl_mux_load.288i16P.i9:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>'.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:38:35 ; elapsed = 00:38:47 . Memory (MB): peak = 8701.141 ; gain = 8297.043 ; free physical = 11472 ; free virtual = 21117\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config6>' to 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_ufixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config7>' to 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_ufixed<8,0,4,0,0>,64u>,relu_config11>' to 'relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config12>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,30u>,config14>' to 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config16>' to 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,30u>,array<ap_ufixed<8,0,4,0,0>,30u>,relu_config17>' to 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' to 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config18>' to 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config20>' to 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,30u>,array<ap_ufixed<8,0,4,0,0>,30u>,relu_config21>' to 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>' to 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,30u>,array<ap_fixed<16,6,5,3,0>,4u>,config22>' to 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config24>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config24>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 256, Final II = 3, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2333.1 seconds; current allocated memory: 895.806 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 896.529 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 897.076 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 898.005 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.78 seconds; current allocated memory: 904.086 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 10.45 seconds; current allocated memory: 912.429 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 10.21 seconds; current allocated memory: 914.843 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.9 seconds; current allocated memory: 918.086 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.93 seconds; current allocated memory: 918.742 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 919.734 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 922.818 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.44 seconds; current allocated memory: 926.542 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 140.55 seconds; current allocated memory: 949.793 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 34.65 seconds; current allocated memory: 964.936 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 24.32 seconds; current allocated memory: 969.576 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.18 seconds; current allocated memory: 975.951 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 10.03 seconds; current allocated memory: 983.112 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.32 seconds; current allocated memory: 990.630 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 103.08 seconds; current allocated memory: 1.002 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 85.97 seconds; current allocated memory: 1.060 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 414.82 seconds; current allocated memory: 1.095 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 64.58 seconds; current allocated memory: 1.125 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config16>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 30, Final II = 25, Depth = 25.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 66.92 seconds; current allocated memory: 1.129 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 1.131 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,30u>,array<ap_ufixed<8,0,4,0,0>,30u>,relu_config17>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 1.133 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.32 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 1.137 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.140 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,30u>,config20>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 30, Final II = 28, Depth = 28.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1.141 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.142 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,30u>,array<ap_ufixed<8,0,4,0,0>,30u>,relu_config21>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config24>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 11.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.154 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 38.1 seconds; current allocated memory: 1.197 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1373' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4376' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2374' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5377' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1372_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufcud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 17.43 seconds; current allocated memory: 1.204 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_eOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_V_3_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_sc4' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.209 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_butde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buudo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_line_buYie' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 1.219 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.8 seconds; current allocated memory: 1.250 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.23 seconds; current allocated memory: 1.263 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_127' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_brm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_btn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_V_4_0_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_bun' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 32 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 1.271 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_175' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_147' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_223' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_0' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_1' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_2' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_3' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubyn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_4' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_5' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_6' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_7' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubCo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_8' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_9' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_10' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubFp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_11' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubGp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_12' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_13' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_14' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_15' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubKp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_16' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_17' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_18' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubNq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_19' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubOq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_20' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_21' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubQq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_22' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubRq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_23' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubSr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_24' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubTr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_25' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubUr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_26' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubVr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_27' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubWr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_28' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubXr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_29' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubYs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_30' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubZs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_0_31' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub0s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_0' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub1s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_1' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub2s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_2' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub3s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_3' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub4t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_4' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub5t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_5' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub6t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_6' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub7t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_7' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub8t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_8' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bub9t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_9' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucau' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_10' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucbu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_11' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buccu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_12' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucdu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_13' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buceu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_14' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_15' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucgu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_16' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buchv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_17' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buciv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_18' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucjv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_19' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buckv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_20' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buclv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_21' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucmv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_22' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucnw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_23' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucow' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_24' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucpw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_25' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucqw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_26' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucrw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_27' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucsw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_28' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buctx' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_29' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucux' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_30' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucvx' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_buffer_Array_V_2_1_31' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bucwx' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10s_16s_23_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_23_1_1': 62 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7s_23_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 11.97 seconds; current allocated memory: 1.305 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 28.99 seconds; current allocated memory: 1.377 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_239' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycyx' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayczy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycAy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycBy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycCy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycDy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycEy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycFz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycGz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycHz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycIz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycJz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycKz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycLz' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycMA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycNA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycOA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycPA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycQA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycRA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycSB' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycTB' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycUB' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycVB' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycWB' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycXB' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycYC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraycZC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc0C' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc1C' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc2C' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_32' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc3C' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_33' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc4D' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_34' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc5D' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_35' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc6D' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_36' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc7D' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_37' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc8D' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_38' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arrayc9D' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_39' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydaE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_40' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydbE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_41' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydcE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_42' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArrayddE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_43' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydeE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_44' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_45' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydgE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_46' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydhF' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_47' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydiF' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_48' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydjF' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_49' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydkF' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_50' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydlF' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_51' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydmF' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_52' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydnG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_53' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydoG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_54' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydpG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_55' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydqG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_56' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydrG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_57' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydsG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_58' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydtH' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_59' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArrayduH' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_60' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydvH' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_61' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydwH' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_62' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydxH' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Array_V_5_0_63' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_ArraydyH' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 64 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 14.55 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' is 73728, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_20089_p6 == 1'd0), (ap_phi_mux_do_init_phi_fu_20089_p6 == 1'd1)\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_23_1_1': 269 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.46 seconds; current allocated memory: 1.511 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 97.88 seconds; current allocated memory: 1.784 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 66.04 seconds; current allocated memory: 1.913 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 1.922 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_305_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.27 seconds; current allocated memory: 1.936 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.945 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.949 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 1.958 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_8ns_12s_20_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_305_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.71 seconds; current allocated memory: 1.969 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 1.974 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_table5' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.976 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 1.978 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/q_conv2d_batchnorm_input_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out_V_data_1_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out_V_data_2_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out_V_data_3_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0' to 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0' to 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0' to 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_U0' to 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_U0' to 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_U0' to 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_U0' to 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_U0' to 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.37 seconds; current allocated memory: 2.000 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 229.04 MHz\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d1860_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w16_d930_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_16_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_17_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_18_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_19_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_20_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_21_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_22_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_23_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_24_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_25_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_26_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_27_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_28_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_29_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_30_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_31_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_9_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_10_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_11_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_12_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_13_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_14_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_15_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_16_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_17_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_18_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_19_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_20_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_21_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_22_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_23_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_24_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_25_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_26_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_27_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_28_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_29_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_30_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_31_V_U(fifo_w8_d812_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_16_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_17_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_18_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_19_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_20_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_21_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_22_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_23_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_24_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_25_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_26_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_27_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_28_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_29_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_30_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_31_V_U(fifo_w16_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_20_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_21_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_22_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_23_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_24_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_25_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_26_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_27_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_28_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_29_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_30_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_31_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_32_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_33_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_34_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_35_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_36_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_37_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_38_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_39_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_40_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_41_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_42_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_43_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_44_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_45_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_46_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_47_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_48_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_49_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_50_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_51_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_52_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_53_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_54_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_55_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_56_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_57_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_58_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_59_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_60_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_61_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_62_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_63_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_5_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_6_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_7_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_8_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_9_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_10_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_11_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_12_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_13_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_14_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_15_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_16_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_17_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_18_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_19_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_20_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_21_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_22_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_23_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_24_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_25_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_26_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_27_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_28_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_29_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_30_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_31_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_32_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_33_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_34_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_35_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_36_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_37_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_38_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_39_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_40_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_41_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_42_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_43_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_44_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_45_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_46_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_47_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_48_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_49_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_50_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_51_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_52_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_53_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_54_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_55_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_56_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_57_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_58_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_59_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_60_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_61_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_62_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_63_V_U(fifo_w8_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_10_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_11_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_12_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_13_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_14_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_15_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_16_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_17_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_18_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_19_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_20_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_21_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_22_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_23_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_24_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_25_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_26_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_27_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_28_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_29_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_30_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_31_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_32_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_33_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_34_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_35_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_36_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_37_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_38_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_39_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_40_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_41_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_42_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_43_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_44_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_45_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_46_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_47_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_48_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_49_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_50_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_51_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_52_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_53_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_54_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_55_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_56_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_57_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_58_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_59_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_60_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_61_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_62_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_63_V_U(fifo_w16_d36_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI_U(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0_U(start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI_U(start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI_U(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI_U(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0_U(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI_U(start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ_U(start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0_U(start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ_U(start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ_U(start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0_U(start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:02:31 ; elapsed = 01:03:17 . Memory (MB): peak = 8701.148 ; gain = 8297.051 ; free physical = 9302 ; free virtual = 20086\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 1h3m15s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcu250-figd2104-2L-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcu250-figd2104-2L-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 7569 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.988 ; gain = 208.711 ; free physical = 8313 ; free virtual = 19503\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:38]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:7334]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:78]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:124]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:127]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:147]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:150]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:170]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:259]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:304]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core' (1#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' (2#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1372_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:318]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:332]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (3#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (4#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (5#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' (6#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:78]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:7398]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:123]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:147]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:150]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:206]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:312]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:340]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 30 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 30 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core' (7#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' (8#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:354]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:368]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:382]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:396]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:410]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:424]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:438]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:452]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:466]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:480]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:494]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:508]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:522]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:536]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_3_0_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:550]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s' (9#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s.vhd:123]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:7507]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:171]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:578]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:581]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:835]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:853]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:941]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:995]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:998]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1002]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1006]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1009]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1022]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1128]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1136]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1138]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1143]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1147]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1232]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1250]\n",
      "\tParameter DataWidth bound to: 1 - type: integer \n",
      "\tParameter AddressRange bound to: 288 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:65' bound to instance 'outidx8_U' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1494]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:78]\n",
      "\tParameter DataWidth bound to: 1 - type: integer \n",
      "\tParameter AddressRange bound to: 288 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom_U' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:24]\n",
      "\tParameter DWIDTH bound to: 1 - type: integer \n",
      "\tParameter AWIDTH bound to: 9 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 288 - type: integer \n",
      "INFO: [Synth 8-5534] Detected attribute (* rom_style = \"distributed\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:28]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom' (10#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8' (11#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8.vhd:78]\n",
      "\tParameter DataWidth bound to: 155 - type: integer \n",
      "\tParameter AddressRange bound to: 288 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:240' bound to instance 'w5_V_U' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1506]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:253]\n",
      "\tParameter DataWidth bound to: 155 - type: integer \n",
      "\tParameter AddressRange bound to: 288 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:265]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 155 - type: integer \n",
      "\tParameter AWIDTH bound to: 9 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 288 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom' (12#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V' (13#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V.vhd:253]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1518]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1532]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1546]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1560]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1574]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1588]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1602]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1616]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1630]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1644]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1658]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1672]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1686]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1700]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1714]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1728]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1742]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1756]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1770]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1784]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1798]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1812]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1826]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1840]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1854]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1868]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1882]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1896]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1910]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1924]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1938]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 30 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1952]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U53' of component 'myproject_mux_164_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:1966]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (14#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U54' of component 'myproject_mux_164_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2008]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U55' of component 'myproject_mux_164_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2050]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U56' of component 'myproject_mux_164_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2092]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U57' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2134]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1_DSP48_0' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U' of component 'myproject_mul_mul_16s_10s_26_1_1_DSP48_0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:55]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_26_1_1_DSP48_0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_26_1_1_DSP48_0' (15#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_26_1_1' (16#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U58' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2146]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U59' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2158]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U60' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2170]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U61' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2182]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U62' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2194]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U63' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2206]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U64' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2218]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U65' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2230]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U66' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2242]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U67' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2254]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U68' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2266]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U69' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2278]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U70' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2290]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U71' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2302]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s' (17#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:171]\n",
      "INFO: [Synth 8-3491] module 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:12' bound to instance 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0' of component 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:7664]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:248]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:251]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:255]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:912]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s' (18#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:12' bound to instance 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0' of component 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:7869]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:239]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:242]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:246]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:327]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s' (19#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:8074]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:245]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:248]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:416]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1097]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1146]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:74]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 28 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 28 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core' (20#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' (21#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:74]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1160]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1174]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1188]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1202]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1216]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1230]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1244]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1258]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1272]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1286]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1300]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1314]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' declared at '/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio.vhd:59' bound to instance 'line_buffer_Array_V_4_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:1328]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (22#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' (23#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.vhd:219]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:315]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:904]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:907]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1398]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1432]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1599]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1701]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1704]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1708]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1712]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1715]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1730]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1875]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1883]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1885]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1890]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:1894]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:2042]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:2076]\n",
      "\tParameter DataWidth bound to: 637 - type: integer \n",
      "\tParameter AddressRange bound to: 288 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V.vhd:361]\n",
      "\tParameter DataWidth bound to: 637 - type: integer \n",
      "\tParameter AddressRange bound to: 288 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 637 - type: integer \n",
      "\tParameter AWIDTH bound to: 9 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 288 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom' (24#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V' (25#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V.vhd:361]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core' (26#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn' (27#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 14 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_16_1_1' (28#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 10 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_10s_16s_23_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10s_16s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 10 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_10s_16s_23_1_1_DSP48_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10s_16s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_10s_16s_23_1_1_DSP48_1' (29#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10s_16s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_10s_16s_23_1_1' (30#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10s_16s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_23_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_23_1_1_DSP48_2' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_23_1_1_DSP48_2' (31#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_23_1_1' (32#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_7s_23_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_7s_23_1_1_DSP48_3' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_7s_23_1_1_DSP48_3' (33#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_7s_23_1_1' (34#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:44]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s' (35#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd:315]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s.vhd:411]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s.vhd:439]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s.vhd:442]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s.vhd:446]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s.vhd:1743]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s' (36#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s.vhd:411]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd:411]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd:436]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd:439]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd:799]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd:2104]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx.vhd:74]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core' (37#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx' (38#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx.vhd:74]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s' (39#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd:411]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:309]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:392]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:395]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:399]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:467]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:508]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:2357]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:3167]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:3170]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:3173]\n",
      "\tParameter DataWidth bound to: 2157 - type: integer \n",
      "\tParameter AddressRange bound to: 256 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V.vhd:329]\n",
      "\tParameter DataWidth bound to: 2157 - type: integer \n",
      "\tParameter AddressRange bound to: 256 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 2157 - type: integer \n",
      "\tParameter AWIDTH bound to: 8 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 256 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom' (40#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V' (41#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V.vhd:329]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din129_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din130_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din131_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din132_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din133_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din134_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din135_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din136_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din137_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din138_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din139_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din140_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din141_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din142_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din143_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din144_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din145_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din146_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din147_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din148_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din149_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din150_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din151_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din152_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din153_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din154_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din155_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din156_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din157_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din158_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din159_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din160_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din161_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din162_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din163_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din164_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din165_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din166_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din167_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din168_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din169_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din170_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din171_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din172_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din173_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din174_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din175_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din176_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din177_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din178_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din179_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din180_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din181_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din182_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din183_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din184_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din185_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din186_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din187_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din188_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din189_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din190_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din191_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din192_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din193_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din194_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din195_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din196_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din197_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din198_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din199_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din200_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din201_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din202_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din203_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din204_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din205_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din206_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din207_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din208_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din209_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din210_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din211_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din212_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din213_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din214_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din215_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din216_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din217_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din218_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din219_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din220_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din221_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din222_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din223_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din224_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din225_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din226_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din227_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din228_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din229_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din230_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din231_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din232_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din233_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din234_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din235_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din236_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din237_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din238_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din239_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din240_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din241_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din242_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din243_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din244_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din245_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din246_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din247_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din248_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din249_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din250_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din251_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din252_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din253_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din254_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din255_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din256_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_2568_16_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_2568_16_1_1.vhd:533]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din129_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din130_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din131_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din132_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din133_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din134_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din135_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din136_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din137_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din138_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din139_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din140_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din141_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din142_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din143_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din144_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din145_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din146_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din147_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din148_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din149_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din150_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din151_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din152_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din153_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din154_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din155_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din156_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din157_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din158_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din159_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din160_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din161_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din162_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din163_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din164_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din165_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din166_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din167_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din168_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din169_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din170_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din171_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din172_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din173_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din174_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din175_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din176_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din177_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din178_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din179_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din180_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din181_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din182_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din183_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din184_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din185_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din186_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din187_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din188_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din189_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din190_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din191_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din192_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din193_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din194_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din195_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din196_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din197_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din198_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din199_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din200_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din201_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din202_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din203_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din204_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din205_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din206_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din207_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din208_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din209_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din210_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din211_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din212_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din213_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din214_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din215_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din216_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din217_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din218_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din219_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din220_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din221_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din222_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din223_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din224_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din225_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din226_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din227_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din228_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din229_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din230_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din231_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din232_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din233_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din234_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din235_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din236_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din237_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din238_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din239_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din240_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din241_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din242_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din243_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din244_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din245_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din246_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din247_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din248_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din249_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din250_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din251_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din252_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din253_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din254_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din255_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din256_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_2568_16_1_1' (42#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_2568_16_1_1.vhd:533]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_8s_23_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_8s_23_1_1_DSP48_4' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_8s_23_1_1_DSP48_4' (43#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_23_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_8s_23_1_1' (44#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_23_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' (45#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:2357]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s' (46#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s.vhd:309]\n",
      "INFO: [Synth 8-638] synthesizing module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:207]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:323]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:326]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:360]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:424]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:427]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:430]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:433]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:436]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:439]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:442]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:445]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:448]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:451]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:454]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:457]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:460]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:463]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:466]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:469]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:472]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:475]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:478]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:481]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:484]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:487]\n",
      "INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-256] done synthesizing module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s' (47#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s.vhd:207]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s.vhd:207]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s' (48#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s.vhd:207]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s.vhd:207]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s.vhd:83]\n",
      "\tParameter DataWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 300 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6.vhd:75]\n",
      "\tParameter DataWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 300 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6.vhd:24]\n",
      "\tParameter DWIDTH bound to: 4 - type: integer \n",
      "\tParameter AWIDTH bound to: 9 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 300 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6_rom' (49#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6' (50#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6.vhd:75]\n",
      "\tParameter DataWidth bound to: 22 - type: integer \n",
      "\tParameter AddressRange bound to: 300 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V.vhd:217]\n",
      "\tParameter DataWidth bound to: 22 - type: integer \n",
      "\tParameter AddressRange bound to: 300 - type: integer \n",
      "\tParameter AddressWidth bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 22 - type: integer \n",
      "\tParameter AWIDTH bound to: 9 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 300 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom' (51#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V' (52#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V.vhd:217]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_305_8_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_305_8_1_1.vhd:81]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_305_8_1_1' (53#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mux_305_8_1_1.vhd:81]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s' (54#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s.vhd:83]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s' (55#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s.vhd:207]\n",
      "INFO: [Synth 8-638] synthesizing module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s.vhd:207]\n",
      "INFO: [Synth 8-256] done synthesizing module 'normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s' (56#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s.vhd:207]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s.vhd:207]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s' (57#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s.vhd:207]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s.vhd:129]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:57]\n",
      "\tParameter DataWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 120 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx.vhd:78]\n",
      "\tParameter DataWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 120 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx.vhd:24]\n",
      "\tParameter DWIDTH bound to: 2 - type: integer \n",
      "\tParameter AWIDTH bound to: 7 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 120 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom' (58#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx' (59#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx.vhd:78]\n",
      "\tParameter DataWidth bound to: 12 - type: integer \n",
      "\tParameter AddressRange bound to: 120 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V.vhd:113]\n",
      "\tParameter DataWidth bound to: 12 - type: integer \n",
      "\tParameter AddressRange bound to: 120 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 12 - type: integer \n",
      "\tParameter AWIDTH bound to: 7 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 120 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V_rom' (60#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V' (61#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V.vhd:113]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_5' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_5' (62#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1' (63#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:44]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (64#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:57]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s' (65#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s.vhd:129]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s.vhd:48]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s.vhd:55]\n",
      "\tParameter DataWidth bound to: 17 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4.vhd:154]\n",
      "\tParameter DataWidth bound to: 17 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4.vhd:24]\n",
      "\tParameter DWIDTH bound to: 17 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4_rom' (66#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4' (67#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4.vhd:154]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI.vhd:194]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI_rom' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI.vhd:24]\n",
      "\tParameter DWIDTH bound to: 18 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI_rom' (68#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI' (69#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI.vhd:194]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' (70#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s.vhd:55]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s' (71#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s.vhd:48]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1860_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1860_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 11 - type: integer \n",
      "\tParameter DEPTH bound to: 1860 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1860_A' (72#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1860_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d930_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d930_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 10 - type: integer \n",
      "\tParameter DEPTH bound to: 930 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d930_A' (73#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d930_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d812_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d812_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 10 - type: integer \n",
      "\tParameter DEPTH bound to: 812 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d812_A' (74#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d812_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w8_d812_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d812_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 10 - type: integer \n",
      "\tParameter DEPTH bound to: 812 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d812_A' (75#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d812_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d196_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d196_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 8 - type: integer \n",
      "\tParameter DEPTH bound to: 196 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d196_A' (76#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d196_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d144_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d144_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 8 - type: integer \n",
      "\tParameter DEPTH bound to: 144 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d144_A' (77#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d144_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w8_d144_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d144_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 8 - type: integer \n",
      "\tParameter DEPTH bound to: 144 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d144_A' (78#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d144_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 36 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 36 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (79#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (80#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (81#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (82#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (83#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (84#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0_shiftReg' (85#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0' (86#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI_shiftReg' (87#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI' (88#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0_shiftReg' (89#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0' (90#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI_shiftReg' (91#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI' (92#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0_shiftReg' (93#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0' (94#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI_shiftReg' (95#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI' (96#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI_shiftReg' (97#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI' (98#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0_shiftReg' (99#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0' (100#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0_shiftReg' (101#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0' (102#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI_shiftReg' (103#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI' (104#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ_shiftReg' (105#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ' (106#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0_shiftReg' (107#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0' (108#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ_shiftReg' (109#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ' (110#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ_shiftReg' (111#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ' (112#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0_shiftReg' (113#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0' (114#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0_shiftReg' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0_shiftReg' (115#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0' (116#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0.vhd:66]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (117#1) [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/myproject.vhd:38]\n",
      "WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design fifo_w8_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[15]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[14]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[13]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[12]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[11]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[10]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[9]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[8]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[7]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[6]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[5]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[4]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[3]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[2]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[1]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[0]\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb has unconnected port ce0\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2270.074 ; gain = 867.797 ; free physical = 8185 ; free virtual = 19343\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2270.074 ; gain = 867.797 ; free physical = 8315 ; free virtual = 19484\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5546] ROM \"mem\" won't be mapped to RAM because it is too sparse\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"mem\". This will be implemented in logic\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln241_reg_986_reg' and it is trimmed from '26' to '18' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s.vhd:400]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d1860_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d930_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d812_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d812_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d196_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d144_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w8_d144_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:102]\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d1860_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d1860_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d930_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d930_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d812_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d812_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w8_d812_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"fifo_w8_d812_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d196_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d196_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d144_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d144_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w8_d144_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"fifo_w8_d144_A:/mem_reg\"\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:05 . Memory (MB): peak = 3469.078 ; gain = 2066.801 ; free physical = 1124 ; free virtual = 12410\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                         |Replication |Instances |\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB0            |           1|     24267|\n",
      "|2     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB1            |           1|      9173|\n",
      "|3     |pla__1_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom__GD |           1|    550035|\n",
      "|4     |reg__1412_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom  |           1|      2157|\n",
      "|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB0                |           1|     26720|\n",
      "|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB1                |           1|      9776|\n",
      "|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB2                |           1|     13104|\n",
      "|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB3                |           1|     12640|\n",
      "|9     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB4                |           1|     18752|\n",
      "|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5                |           1|     20942|\n",
      "|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB6                |           1|     32705|\n",
      "|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB7                |           1|     13264|\n",
      "|13    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB8                |           1|     31744|\n",
      "|14    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB9                |           1|      9460|\n",
      "|15    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB10               |           1|     25515|\n",
      "|16    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB11               |           1|     13458|\n",
      "|17    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12               |           1|     11995|\n",
      "|18    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB13               |           1|     12474|\n",
      "|19    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14               |           1|     34938|\n",
      "|20    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB15               |           1|     12225|\n",
      "|21    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB16               |           1|     14073|\n",
      "|22    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB17               |           1|     17640|\n",
      "|23    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB0               |           1|     19485|\n",
      "|24    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB1               |           1|     17856|\n",
      "|25    |myproject__GCB0                                                                       |           1|     35544|\n",
      "|26    |myproject__GCB1                                                                       |           1|      9584|\n",
      "|27    |myproject__GCB2                                                                       |           1|     23938|\n",
      "|28    |myproject__GCB3                                                                       |           1|     28606|\n",
      "|29    |myproject__GCB4                                                                       |           1|     31375|\n",
      "|30    |myproject__GCB5                                                                       |           1|     28141|\n",
      "|31    |myproject__GCB6                                                                       |           1|     36240|\n",
      "|32    |myproject__GCB7                                                                       |           1|     24265|\n",
      "|33    |myproject__GCB8                                                                       |           1|     17974|\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3538] Detected potentially large (wide) register q0_reg [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V.vhd:306]\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 18    \n",
      "\t   2 Input     26 Bit       Adders := 2     \n",
      "\t   3 Input     26 Bit       Adders := 1     \n",
      "\t   3 Input     25 Bit       Adders := 1     \n",
      "\t   3 Input     23 Bit       Adders := 1     \n",
      "\t   2 Input     22 Bit       Adders := 1     \n",
      "\t   2 Input     19 Bit       Adders := 1     \n",
      "\t   2 Input     18 Bit       Adders := 4     \n",
      "\t   2 Input     17 Bit       Adders := 1     \n",
      "\t   3 Input     17 Bit       Adders := 4     \n",
      "\t   2 Input     16 Bit       Adders := 178   \n",
      "\t   3 Input     16 Bit       Adders := 32    \n",
      "\t   7 Input     16 Bit       Adders := 32    \n",
      "\t   8 Input     16 Bit       Adders := 1     \n",
      "\t   6 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "\t   2 Input     11 Bit       Adders := 49    \n",
      "\t   2 Input     10 Bit       Adders := 340   \n",
      "\t   2 Input      9 Bit       Adders := 3     \n",
      "\t   2 Input      8 Bit       Adders := 640   \n",
      "\t   2 Input      7 Bit       Adders := 65    \n",
      "\t   2 Input      6 Bit       Adders := 5     \n",
      "\t   2 Input      5 Bit       Adders := 4     \n",
      "\t   2 Input      2 Bit       Adders := 202   \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 172   \n",
      "+---Registers : \n",
      "\t             2157 Bit    Registers := 1     \n",
      "\t              416 Bit    Registers := 1     \n",
      "\t              155 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 34    \n",
      "\t               28 Bit    Registers := 1     \n",
      "\t               25 Bit    Registers := 1     \n",
      "\t               20 Bit    Registers := 1     \n",
      "\t               18 Bit    Registers := 1     \n",
      "\t               17 Bit    Registers := 21    \n",
      "\t               16 Bit    Registers := 8897  \n",
      "\t               15 Bit    Registers := 14    \n",
      "\t               14 Bit    Registers := 9     \n",
      "\t               13 Bit    Registers := 3     \n",
      "\t               12 Bit    Registers := 5     \n",
      "\t               11 Bit    Registers := 33    \n",
      "\t               10 Bit    Registers := 251   \n",
      "\t                9 Bit    Registers := 6     \n",
      "\t                8 Bit    Registers := 1285  \n",
      "\t                7 Bit    Registers := 66    \n",
      "\t                6 Bit    Registers := 10    \n",
      "\t                5 Bit    Registers := 11    \n",
      "\t                4 Bit    Registers := 4     \n",
      "\t                3 Bit    Registers := 7     \n",
      "\t                2 Bit    Registers := 213   \n",
      "\t                1 Bit    Registers := 1828  \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 16    \n",
      "\t              14K Bit         RAMs := 16    \n",
      "\t              12K Bit         RAMs := 32    \n",
      "\t               6K Bit         RAMs := 64    \n",
      "\t               3K Bit         RAMs := 32    \n",
      "\t               2K Bit         RAMs := 64    \n",
      "\t               1K Bit         RAMs := 64    \n",
      "+---ROMs : \n",
      "\t                              ROMs := 6     \n",
      "+---Muxes : \n",
      "\t 257 Input   2157 Bit        Muxes := 1     \n",
      "\t 289 Input    155 Bit        Muxes := 1     \n",
      "\t   4 Input     32 Bit        Muxes := 3     \n",
      "\t   5 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     32 Bit        Muxes := 10    \n",
      "\t   2 Input     28 Bit        Muxes := 1     \n",
      "\t  29 Input     28 Bit        Muxes := 1     \n",
      "\t   2 Input     25 Bit        Muxes := 1     \n",
      "\t  26 Input     25 Bit        Muxes := 1     \n",
      "\t   2 Input     18 Bit        Muxes := 3     \n",
      "\t   3 Input     17 Bit        Muxes := 4     \n",
      "\t   2 Input     17 Bit        Muxes := 10    \n",
      "\t   2 Input     16 Bit        Muxes := 16085 \n",
      "\t   2 Input     14 Bit        Muxes := 2     \n",
      "\t  27 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 4     \n",
      "\t  13 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 64    \n",
      "\t   2 Input     10 Bit        Muxes := 422   \n",
      "\t  23 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 8     \n",
      "\t   2 Input      8 Bit        Muxes := 1448  \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      6 Bit        Muxes := 66    \n",
      "\t   2 Input      5 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 4     \n",
      "\t   5 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 5     \n",
      "\t   5 Input      3 Bit        Muxes := 4     \n",
      "\t   6 Input      3 Bit        Muxes := 3     \n",
      "\t   2 Input      2 Bit        Muxes := 311   \n",
      "\t   3 Input      2 Bit        Muxes := 100   \n",
      "\t   4 Input      2 Bit        Muxes := 9     \n",
      "\t   5 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 2281  \n",
      "\t   3 Input      1 Bit        Muxes := 732   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3538] Detected potentially large (wide) register q0_reg [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V.vhd:306]\n",
      "Hierarchical RTL Component report \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module myproject_mux_325_16_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module myproject_mux_325_16_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module myproject_mux_325_16_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module myproject_mux_325_16_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              416 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   2 Input     16 Bit       Adders := 128   \n",
      "\t   2 Input      9 Bit       Adders := 1     \n",
      "\t   2 Input      8 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 4     \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               17 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 611   \n",
      "\t                9 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 8     \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 8     \n",
      "+---Muxes : \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t   3 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 193   \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 3     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 45    \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t             2157 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t 257 Input   2157 Bit        Muxes := 1     \n",
      "Module myproject_mux_2568_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 255   \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     16 Bit       Adders := 30    \n",
      "\t   2 Input     16 Bit       Adders := 30    \n",
      "\t   7 Input     16 Bit       Adders := 30    \n",
      "\t   2 Input      8 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 4859  \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 14387 \n",
      "\t   2 Input      8 Bit        Muxes := 2     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 258   \n",
      "Module dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 2304  \n",
      "\t                6 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 6     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module fifo_w16_d812_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              155 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t 289 Input    155 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module myproject_mux_164_16_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 15    \n",
      "Module myproject_mux_164_16_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 15    \n",
      "Module myproject_mux_164_16_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 15    \n",
      "Module myproject_mux_164_16_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 15    \n",
      "Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 5     \n",
      "\t   2 Input     16 Bit       Adders := 16    \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      9 Bit       Adders := 1     \n",
      "\t   2 Input      5 Bit       Adders := 4     \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 9     \n",
      "\t               17 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 308   \n",
      "\t               10 Bit    Registers := 17    \n",
      "\t                9 Bit    Registers := 2     \n",
      "\t                5 Bit    Registers := 9     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 11    \n",
      "+---Muxes : \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t   2 Input     32 Bit        Muxes := 1     \n",
      "\t   3 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 209   \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 3     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 30    \n",
      "Module relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      8 Bit       Adders := 32    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 32    \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 64    \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 38    \n",
      "\t   3 Input      1 Bit        Muxes := 32    \n",
      "Module fifo_w16_d812_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d1_A_shiftReg__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d812_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d1_A_shiftReg__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d196_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d812_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              12K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d930_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              14K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1860_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     11 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t              29K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d1_A_shiftReg__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     11 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 3     \n",
      "\t               16 Bit    Registers := 16    \n",
      "\t               11 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 9     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     16 Bit        Muxes := 16    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module xil_defaultlib_ibuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   7 Input     16 Bit       Adders := 2     \n",
      "\t   3 Input     16 Bit       Adders := 2     \n",
      "\t   8 Input     16 Bit       Adders := 1     \n",
      "\t   6 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               16 Bit    Registers := 8     \n",
      "\t               12 Bit    Registers := 2     \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   2 Input      5 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 2     \n",
      "\t   3 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module fifo_w8_d812_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d812_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               6K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d196_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1_A_shiftReg__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d196_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1_A_shiftReg__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_mux_42_16_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 96    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 10    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     10 Bit        Muxes := 64    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 32    \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     26 Bit       Adders := 2     \n",
      "\t   3 Input     25 Bit       Adders := 1     \n",
      "\t   3 Input     23 Bit       Adders := 1     \n",
      "\t   2 Input     22 Bit       Adders := 1     \n",
      "\t   2 Input     18 Bit       Adders := 1     \n",
      "\t   2 Input     17 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               25 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 27    \n",
      "\t               15 Bit    Registers := 13    \n",
      "\t               14 Bit    Registers := 9     \n",
      "\t               13 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     25 Bit        Muxes := 1     \n",
      "\t  26 Input     25 Bit        Muxes := 1     \n",
      "\t  23 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 30    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 30    \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 60    \n",
      "\t   2 Input      1 Bit        Muxes := 33    \n",
      "\t   3 Input      1 Bit        Muxes := 30    \n",
      "Module fifo_w16_d1_A_shiftReg__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d196_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d196_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               3K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1_A_shiftReg__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__96 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__96 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__97 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__97 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__98 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__98 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__99 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__99 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__100 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__100 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__101 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__101 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               15 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     19 Bit       Adders := 1     \n",
      "\t   2 Input     18 Bit       Adders := 3     \n",
      "\t   3 Input     17 Bit       Adders := 4     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 15    \n",
      "+---Registers : \n",
      "\t               18 Bit    Registers := 1     \n",
      "\t               17 Bit    Registers := 8     \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 7     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 11    \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 3     \n",
      "\t   2 Input     17 Bit        Muxes := 3     \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "\t   2 Input     10 Bit        Muxes := 6     \n",
      "\t   5 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 10    \n",
      "Module xil_defaultlib_ibuf__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     12 Bit        Muxes := 2     \n",
      "\t  13 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "Module dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               12 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_305_8_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 29    \n",
      "Module myproject_mux_42_16_1_1__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               16 Bit    Registers := 12    \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 90    \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 18    \n",
      "\t   2 Input      8 Bit        Muxes := 150   \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 30    \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 30    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 30    \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 60    \n",
      "\t   2 Input      1 Bit        Muxes := 33    \n",
      "\t   3 Input      1 Bit        Muxes := 30    \n",
      "Module normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     26 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               28 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 55    \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     28 Bit        Muxes := 1     \n",
      "\t  29 Input     28 Bit        Muxes := 1     \n",
      "\t  27 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               20 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_305_8_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 29    \n",
      "Module myproject_mux_164_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 15    \n",
      "Module myproject_mux_325_16_1_1__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module myproject_mux_325_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 3     \n",
      "\t   2 Input      9 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 60    \n",
      "\t                9 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 60    \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 180   \n",
      "\t   2 Input      9 Bit        Muxes := 2     \n",
      "\t   2 Input      8 Bit        Muxes := 60    \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 30    \n",
      "\t                8 Bit    Registers := 30    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module fifo_w16_d1_A_shiftReg__102 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__102 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__103 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__103 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__104 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__104 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__105 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__105 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__106 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__106 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__107 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__107 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__108 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__108 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__109 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__109 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__110 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__110 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__111 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__111 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__112 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__112 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__113 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__113 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__114 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__114 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__115 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__115 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__116 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__116 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__117 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__117 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__118 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__118 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__119 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__119 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__120 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__120 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__121 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__121 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__122 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__122 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__123 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__123 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d144_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d36_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w8_d144_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_mux_42_16_1_1__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__96 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input      8 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t                8 Bit    Registers := 209   \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 10    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     10 Bit        Muxes := 128   \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 64    \n",
      "\t   2 Input      1 Bit        Muxes := 9     \n",
      "Module fifo_w16_d144_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d144_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 65    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 64    \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 128   \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 71    \n",
      "\t   3 Input      1 Bit        Muxes := 64    \n",
      "Module fifo_w16_d36_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d144_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w8_d144_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d36_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d36_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 12288 (col length:96)\n",
      "BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_3_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_3_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U416/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U416/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U416/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U416/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U415/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U415/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U415/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U415/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U414/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U414/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U414/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U414/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U413/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U413/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U413/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U413/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U412/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U412/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U412/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U412/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U411/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U411/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U411/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U411/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U410/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U410/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U410/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U410/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U409/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U409/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U409/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U409/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U408/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U408/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U408/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U408/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U407/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U407/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U407/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U407/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U406/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U406/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U406/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U406/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U405/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U405/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U405/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U405/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U404/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U404/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U404/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U404/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U403/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U403/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U403/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U403/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U402/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U402/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U402/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U402/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U401/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U401/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U401/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U401/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U400/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U400/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U400/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U400/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U399/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U399/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U399/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U399/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U398/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U398/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U398/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U398/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U397/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U397/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U397/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U397/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U396/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U396/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U396/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U396/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U395/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U395/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U395/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U395/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U394/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U394/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U394/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U394/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U393/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U393/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U393/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U393/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U392/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U392/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U392/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U392/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U391/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U391/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U391/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U391/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U390/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U390/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U390/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U390/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U389/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U389/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U389/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U389/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U388/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U388/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U388/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U388/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U387/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U387/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U387/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U387/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U386/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U386/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U386/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U386/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U385/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U385/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U385/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U385/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U384/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U384/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U384/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U384/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U383/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U383/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U383/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U383/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U382/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U382/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U382/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U382/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U381/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U381/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U381/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U381/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U380/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U380/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U380/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U380/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U379/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U379/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U379/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U379/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U378/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U378/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U378/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U378/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U377/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U377/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U377/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U377/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U376/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U376/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U376/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U376/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U375/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U375/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U375/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U375/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U374/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U374/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U374/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U374/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U373/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U373/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U373/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U373/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U372/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U372/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U372/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U372/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U371/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U371/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U371/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U371/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U370/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U370/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U370/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U370/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U369/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U369/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U369/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U369/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U368/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U368/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U368/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U368/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U367/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U367/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U367/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U367/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U366/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U366/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U366/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U366/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U365/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U365/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U365/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U365/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U364/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U364/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U364/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U364/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U363/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U363/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U363/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U363/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U362/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U362/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U362/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U362/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U361/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U361/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U361/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U361/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U360/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U360/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U360/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U360/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U359/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U359/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U359/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U359/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U358/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U358/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U358/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U358/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U357/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U357/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U357/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U357/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U356/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U356/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U356/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U356/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_23_1_1_U355/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U355/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_23_1_1_U355/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_23_1_1_U355/myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_10s_16s_23_1_1_U354/myproject_mul_mul_10s_16s_23_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i641_reg_5384_reg is absorbed into DSP myproject_mul_mul_10s_16s_23_1_1_U354/myproject_mul_mul_10s_16s_23_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_10s_16s_23_1_1_U354/myproject_mul_mul_10s_16s_23_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_10s_16s_23_1_1_U354/myproject_mul_mul_10s_16s_23_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U926/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U926/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U926/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U925/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U925/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U925/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U922/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U922/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U922/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U920/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U920/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U920/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U921/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U921/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U921/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U917/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U917/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U917/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U916/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U916/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U916/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U931/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U931/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U931/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U929/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U929/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U929/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U930/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U930/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U930/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U935/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U935/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U935/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U934/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U934/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U934/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U940/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U940/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U940/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U938/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U938/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U938/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U939/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U939/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U939/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U913/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U913/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U913/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U911/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U911/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U911/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U912/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U912/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U912/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U908/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U908/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U908/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U907/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U907/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U907/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U904/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U904/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U904/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U902/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U902/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U902/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U903/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U903/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U903/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U899/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U899/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U899/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U898/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U898/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U898/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U895/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U895/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U895/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U893/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U893/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U893/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U894/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U894/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U894/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U889/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U889/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U889/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U942/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U942/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U942/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U941/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U941/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U941/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U946/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U946/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U946/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U945/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U945/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U945/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U944/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U944/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U944/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U943/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U943/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U943/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U886/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U886/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U886/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U884/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U884/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U884/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U885/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U885/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U885/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U881/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U881/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U881/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U877/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U877/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U877/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U875/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U875/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U875/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U876/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U876/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U876/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U872/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U872/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U872/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U871/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U871/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U871/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U951/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U951/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U951/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U950/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U950/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U950/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U955/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U955/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U955/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U954/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U954/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U954/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U953/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U953/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U953/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U952/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U952/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U952/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U958/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U958/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U958/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U956/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U956/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U956/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U957/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U957/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U957/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U868/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U868/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U868/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U866/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U866/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U866/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U867/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U867/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U867/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U863/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U863/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U863/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U862/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U862/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U862/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U960/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U960/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U960/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U959/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U959/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U959/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U964/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U964/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U964/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U963/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U963/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U963/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U962/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U962/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U962/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U961/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U961/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U961/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U967/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U967/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U967/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U965/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U965/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U965/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U966/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U966/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U966/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U859/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U859/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U859/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U857/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U857/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U857/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U858/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U858/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U858/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U854/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U854/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U854/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U853/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U853/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U853/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U845/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U845/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U845/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U844/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U844/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U844/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U969/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U969/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U969/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U968/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U968/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U968/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U973/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U973/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U973/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U972/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U972/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U972/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U971/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U971/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U971/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U970/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U970/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U970/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U976/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U976/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U976/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U974/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U974/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U974/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U975/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U975/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U975/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U978/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U978/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U978/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U977/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U977/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U977/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U982/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U982/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U982/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U981/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U981/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U981/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U980/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U980/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U980/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U979/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U979/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U979/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U985/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U985/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U985/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U983/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U983/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U983/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U984/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U984/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U984/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U987/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U987/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U987/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U986/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U986/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U986/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U991/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U991/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U991/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U990/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U990/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U990/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U989/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U989/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U989/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U988/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U988/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U988/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U994/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U994/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U994/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U992/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U992/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U992/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U993/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U993/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U993/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U996/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U996/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U996/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U995/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U995/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U995/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U998/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U998/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U998/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U997/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U997/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U997/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1003/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1003/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1003/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1001/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1001/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1001/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1002/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1002/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1002/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_318_reg_115010_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_318_reg_115010_reg is absorbed into DSP trunc_ln708_318_reg_115010_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1004/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_318_reg_115010_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1007/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1007/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1007/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1006/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1006/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1006/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1012/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1012/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1012/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1010/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1010/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1010/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1011/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1011/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1011/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1016/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1016/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1016/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1015/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1015/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1015/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1021/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1021/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1021/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1019/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1019/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1019/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1020/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1020/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1020/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_336_reg_115070_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_336_reg_115070_reg is absorbed into DSP trunc_ln708_336_reg_115070_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1022/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_336_reg_115070_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1025/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1025/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1025/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1024/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1024/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1024/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1030/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1030/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1030/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1028/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1028/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1028/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1029/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1029/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1029/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_345_reg_115100_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_345_reg_115100_reg is absorbed into DSP trunc_ln708_345_reg_115100_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1031/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_345_reg_115100_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1034/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1034/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1034/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1033/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1033/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1033/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1039/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1039/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1039/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1037/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1037/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1037/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1038/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1038/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1038/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_354_reg_115130_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_354_reg_115130_reg is absorbed into DSP trunc_ln708_354_reg_115130_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1040/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_354_reg_115130_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1043/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1043/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1043/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1042/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1042/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1042/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1105/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1105/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1105/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1048/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1048/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1048/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1046/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1046/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1046/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1047/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1047/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1047/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_363_reg_115160_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_363_reg_115160_reg is absorbed into DSP trunc_ln708_363_reg_115160_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1049/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_363_reg_115160_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1057/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1057/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1057/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1055/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1055/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1055/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1056/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1056/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1056/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1096/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1096/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1096/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1087/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1087/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1087/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_372_reg_115190_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_372_reg_115190_reg is absorbed into DSP trunc_ln708_372_reg_115190_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1058/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_372_reg_115190_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1066/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1066/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1066/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1064/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1064/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1064/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1065/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1065/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1065/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1078/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1078/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1078/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_381_reg_115220_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_381_reg_115220_reg is absorbed into DSP trunc_ln708_381_reg_115220_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1067/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_381_reg_115220_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1075/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1075/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1075/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1073/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1073/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1073/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1074/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1074/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1074/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1060/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1060/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1060/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_390_reg_115250_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_390_reg_115250_reg is absorbed into DSP trunc_ln708_390_reg_115250_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1076/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_390_reg_115250_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1084/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1084/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1084/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1082/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1082/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1082/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1083/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1083/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1083/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1051/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1051/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1051/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_399_reg_115280_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_399_reg_115280_reg is absorbed into DSP trunc_ln708_399_reg_115280_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1085/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_399_reg_115280_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1093/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1093/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1093/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1091/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1091/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1091/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1092/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1092/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1092/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_408_reg_115310_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_408_reg_115310_reg is absorbed into DSP trunc_ln708_408_reg_115310_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1094/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_408_reg_115310_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1102/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1102/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1102/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1100/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1100/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1100/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1101/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1101/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1101/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_417_reg_115340_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_417_reg_115340_reg is absorbed into DSP trunc_ln708_417_reg_115340_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1103/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_417_reg_115340_reg.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer8_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer8_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_18_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_18_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_17_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_17_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_16_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_16_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_15_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_15_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_14_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_14_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_13_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_13_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-4471] merging register 'select_ln56_2039_reg_114455_reg[15:0]' into 'select_ln56_2039_reg_114455_reg[15:0]' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:58778]\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1109/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1529_reg_114445_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1109/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1109/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1109/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1110/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1110/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1110/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U949/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_2039_reg_114455_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U949/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U949/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U949/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U947/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1529_reg_114445_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U947/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U947/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U947/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U948/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U948/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U948/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U850/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_2039_reg_114455_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U850/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U850/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U850/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U848/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1529_reg_114445_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U848/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U848/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U848/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U849/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U849/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U849/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1069/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_509_reg_114425_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1069/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1069/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1069/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_254_reg_114420_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1063/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1274_reg_114440_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1063/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1063/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1063/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1062/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1019_reg_114435_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1062/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1062/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1062/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1061/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_764_reg_114430_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1061/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1061/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1061/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1050/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_254_reg_114420_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1050/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1050/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1050/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1054/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1274_reg_114440_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1054/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1054/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1054/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1053/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_1019_reg_114435_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1053/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1053/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1053/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1052/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register select_ln56_764_reg_114430_reg is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1052/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1052/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1052/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln708_313_reg_114990_reg, operation Mode is: (A2*B)'.\n",
      "DSP Report: register select_ln56_1019_reg_114435_reg is absorbed into DSP trunc_ln708_313_reg_114990_reg.\n",
      "DSP Report: register trunc_ln708_313_reg_114990_reg is absorbed into DSP trunc_ln708_313_reg_114990_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U999/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_313_reg_114990_reg.\n",
      "DSP Report: Generating DSP trunc_ln708_314_reg_114995_reg, operation Mode is: (A2*B)'.\n",
      "DSP Report: register select_ln56_1274_reg_114440_reg is absorbed into DSP trunc_ln708_314_reg_114995_reg.\n",
      "DSP Report: register trunc_ln708_314_reg_114995_reg is absorbed into DSP trunc_ln708_314_reg_114995_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1000/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_314_reg_114995_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1099/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1099/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1099/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1098/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1098/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1098/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1097/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1097/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1097/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1086/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1086/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1086/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1090/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1090/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1090/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1089/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1089/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1089/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1088/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1088/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1088/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1077/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1077/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1077/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1081/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1081/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1081/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1080/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1080/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1080/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1079/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1079/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1079/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1068/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1068/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1068/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1072/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1072/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1072/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1071/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1071/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1071/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1070/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1070/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1070/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1041/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1041/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1041/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1045/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1045/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1045/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1044/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1044/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1044/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1032/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1032/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1032/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1036/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1036/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1036/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1035/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1035/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1035/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1023/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1023/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1023/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1027/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1027/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1027/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1026/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1026/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1026/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1014/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1014/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1014/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1018/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1018/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1018/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1017/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1017/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1017/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1005/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1005/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1005/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1009/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1009/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1009/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1008/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1008/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1008/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1104/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1104/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1104/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1108/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1108/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1108/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1107/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1107/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1107/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1106/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1106/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1106/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP trunc_ln_reg_114470_reg, operation Mode is: (A2*B)'.\n",
      "DSP Report: register phi_ln_reg_114410_reg is absorbed into DSP trunc_ln_reg_114470_reg.\n",
      "DSP Report: register trunc_ln_reg_114470_reg is absorbed into DSP trunc_ln_reg_114470_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U842/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln_reg_114470_reg.\n",
      "DSP Report: Generating DSP trunc_ln708_192_reg_114590_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_192_reg_114590_reg is absorbed into DSP trunc_ln708_192_reg_114590_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U878/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_192_reg_114590_reg.\n",
      "DSP Report: Generating DSP trunc_ln708_183_reg_114560_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_183_reg_114560_reg is absorbed into DSP trunc_ln708_183_reg_114560_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U869/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_183_reg_114560_reg.\n",
      "DSP Report: Generating DSP trunc_ln708_174_reg_114530_reg, operation Mode is: (A*B)'.\n",
      "DSP Report: register trunc_ln708_174_reg_114530_reg is absorbed into DSP trunc_ln708_174_reg_114530_reg.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U860/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP trunc_ln708_174_reg_114530_reg.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U1013/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U1013/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U1013/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U843/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U843/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U843/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U847/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U847/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U847/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U846/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U846/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U846/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U852/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U852/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U852/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U851/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U851/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U851/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U856/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U856/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U856/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U855/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U855/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U855/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U888/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U888/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U888/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U887/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U887/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U887/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U892/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U892/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U892/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U891/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U891/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U891/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U897/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U897/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U897/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U896/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U896/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U896/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U901/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U901/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U901/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U900/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U900/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U900/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U906/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U906/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U906/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U905/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U905/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U905/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U910/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U910/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U910/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U909/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U909/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U909/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U915/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U915/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U915/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U914/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U914/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U914/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U919/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U919/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U919/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U918/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U918/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U918/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U924/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U924/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U924/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U923/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U923/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U923/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U928/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U928/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U928/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U927/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U927/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U927/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U933/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U933/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U933/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U932/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U932/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U932/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U937/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U937/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U937/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U936/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U936/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U936/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U879/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U879/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U879/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U883/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U883/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U883/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U882/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U882/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U882/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U870/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U870/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U870/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U874/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U874/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U874/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U873/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U873/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U873/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U861/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U861/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U861/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U865/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U865/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U865/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_8s_23_1_1_U864/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B.\n",
      "DSP Report: operator myproject_mul_mul_16s_8s_23_1_1_U864/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_23_1_1_U864/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt.\n",
      "INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg[15:0]' into 'ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg[15:0]' [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd:2413]\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U57/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register trunc_ln139_2_reg_8341_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U57/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U57/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U57/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U57/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U58/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_351_reg_8346_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U58/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U58/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U58/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U58/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U59/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_352_reg_8351_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U59/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U59/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U59/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U59/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U60/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_353_reg_8356_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U60/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U60/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U60/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U60/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_354_reg_8361_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_355_reg_8366_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U63/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_356_reg_8371_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U63/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U63/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U63/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U63/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U64/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_357_reg_8376_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U64/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U64/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U64/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U64/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_358_reg_8381_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_359_reg_8386_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U67/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_360_reg_8391_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U67/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U67/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U67/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U67/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U68/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_361_reg_8396_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U68/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U68/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U68/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U68/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_362_reg_8401_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U70/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_363_reg_8406_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U70/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U70/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U70/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U70/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U71/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_364_reg_8411_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U71/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_2478_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U71/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U71/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U71/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_19_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_19_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_20_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_20_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_21_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_21_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_22_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_22_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_23_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_23_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_24_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_24_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_25_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_25_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_26_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_26_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_27_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_27_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_28_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_28_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_29_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_29_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_31_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_31_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_30_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_30_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[144]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[149]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[145]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[149]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[146]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[149]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[147]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[149]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[148]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[149]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[134]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[139]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[135]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[139]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[136]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[139]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[137]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[139]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[138]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[139]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[123]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[129]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[124]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[129]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[125]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[129]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[126]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[129]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[127]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[129]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[128]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[129]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[114]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[119]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[115]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[119]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[116]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[119]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[117]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[119]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[118]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[119]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[104]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[109]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[105]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[109]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[106]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[109]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[107]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[109]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[108]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[109]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[93]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[99]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[94]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[99]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[95]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[99]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[96]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[99]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[97]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[99]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[98]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[99]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[83]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[89]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[84]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[89]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[85]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[89]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[86]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[89]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[87]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[89]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[88]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[89]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[73]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[79]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[74]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[79]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[75]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[79]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[76]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[79]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[77]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[79]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[78]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[79]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[63]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[69]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[64]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[69]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[65]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[69]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[66]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[69]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[67]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[69]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[68]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[69]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[54]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[59]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[55]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[59]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[56]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[59]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[57]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[59]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[58]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[59]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[43]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[49]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[44]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[49]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[45]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[49]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[46]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[49]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[47]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[49]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[48]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[49]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[34]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[39]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[35]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[39]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[36]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[39]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[37]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[39]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[38]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[39]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[23]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[29]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[24]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[29]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[25]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[29]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[26]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[29]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[27]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[29]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[28]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[29]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[19]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[19]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[19]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[17]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[19]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[18]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[19]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/w5_V_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U/q0_reg[9]'\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:475]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:475]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_0_V_reg_1087_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:455]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4376_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:473]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5377_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:473]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1373_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:471]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2374_reg' and it is trimmed from '16' to '13' bits. [/home/jovyan/work/model_quantized_pruned_Andre/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:471]\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_15_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_15_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_14_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_14_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_13_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_13_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_15_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_15_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_14_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_14_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_13_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_13_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer2_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer2_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_0_V_U/q_tmp_reg[0]' (FDRE) to 'layer2_out_V_data_0_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_0_V_U/\\q_tmp_reg[1] )\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_1_V_U/q_tmp_reg[0]' (FDRE) to 'layer2_out_V_data_1_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_1_V_U/\\q_tmp_reg[1] )\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[0]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[1]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[2]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[3]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[4]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[5]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[6]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[7]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[8]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[10]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[11]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[12]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[13]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_2_V_U/q_tmp_reg[14]' (FDRE) to 'layer2_out_V_data_2_V_U/q_tmp_reg[15]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_2_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_3_V_U/q_tmp_reg[0]' (FDRE) to 'layer2_out_V_data_3_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer2_out_V_data_3_V_U/q_tmp_reg[1]' (FDRE) to 'layer2_out_V_data_3_V_U/q_tmp_reg[2]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_3_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_4_V_U/\\q_tmp_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_5_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_6_V_U/\\q_tmp_reg[9] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_7_V_U/\\q_tmp_reg[9] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_8_V_U/\\q_tmp_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_9_V_U/\\q_tmp_reg[9] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_10_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_11_V_U/\\q_tmp_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_12_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_13_V_U/\\q_tmp_reg[9] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_14_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_15_V_U/\\q_tmp_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_0_V_U/\\q_tmp_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_1_V_U/\\q_tmp_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_4_V_U/\\q_tmp_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_8_V_U/\\q_tmp_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_11_V_U/\\q_tmp_reg[2] )\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_25_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_25_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_26_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_26_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_27_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_27_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_28_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_28_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_29_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_29_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_30_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_30_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_31_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer6_out_V_data_31_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_13_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_13_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_14_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_14_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_15_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_15_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_16_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_16_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_17_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_17_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_18_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_18_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_19_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_19_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_20_V_U/mem_reg\"'.\n",
      "INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM \"layer7_out_V_data_20_V_U/mem_reg\"\n",
      "INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0/ap_done_reg_reg)\n",
      "DSP Report: Generating DSP add_ln1192_fu_1450_p2, operation Mode is: (C:0x1fd6000)+A*B.\n",
      "DSP Report: operator add_ln1192_fu_1450_p2 is absorbed into DSP add_ln1192_fu_1450_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_fu_1450_p2.\n",
      "DSP Report: Generating DSP add_ln1192_29_fu_1582_p2, operation Mode is: (C:0xffdc00)+A*B.\n",
      "DSP Report: operator add_ln1192_29_fu_1582_p2 is absorbed into DSP add_ln1192_29_fu_1582_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_29_fu_1582_p2.\n",
      "DSP Report: Generating DSP add_ln1192_30_fu_1602_p2, operation Mode is: (C:0x2b000)+A*B.\n",
      "DSP Report: operator add_ln1192_30_fu_1602_p2 is absorbed into DSP add_ln1192_30_fu_1602_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_30_fu_1602_p2.\n",
      "DSP Report: Generating DSP grp_fu_1309_p2, operation Mode is: (C:0xfff400)+A*B.\n",
      "DSP Report: operator grp_fu_1309_p2 is absorbed into DSP grp_fu_1309_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP grp_fu_1309_p2.\n",
      "DSP Report: Generating DSP add_ln1192_33_fu_1626_p2, operation Mode is: (C:0xa000)+A*B.\n",
      "DSP Report: operator add_ln1192_33_fu_1626_p2 is absorbed into DSP add_ln1192_33_fu_1626_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_33_fu_1626_p2.\n",
      "DSP Report: Generating DSP add_ln1192_34_fu_1646_p2, operation Mode is: (C:0x1f72c00)+A*B.\n",
      "DSP Report: operator add_ln1192_34_fu_1646_p2 is absorbed into DSP add_ln1192_34_fu_1646_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_34_fu_1646_p2.\n",
      "DSP Report: Generating DSP add_ln1192_35_fu_1666_p2, operation Mode is: (C:0x7ff000)+A*B.\n",
      "DSP Report: operator add_ln1192_35_fu_1666_p2 is absorbed into DSP add_ln1192_35_fu_1666_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_35_fu_1666_p2.\n",
      "DSP Report: Generating DSP add_ln1192_37_fu_1686_p2, operation Mode is: (C:0x1fd2c00)+A*B.\n",
      "DSP Report: operator add_ln1192_37_fu_1686_p2 is absorbed into DSP add_ln1192_37_fu_1686_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_37_fu_1686_p2.\n",
      "DSP Report: Generating DSP add_ln1192_38_fu_1706_p2, operation Mode is: (C:0x52000)+A*B.\n",
      "DSP Report: operator add_ln1192_38_fu_1706_p2 is absorbed into DSP add_ln1192_38_fu_1706_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_38_fu_1706_p2.\n",
      "DSP Report: Generating DSP add_ln1192_39_fu_1726_p2, operation Mode is: (C:0xc2800)+A*B.\n",
      "DSP Report: operator add_ln1192_39_fu_1726_p2 is absorbed into DSP add_ln1192_39_fu_1726_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_39_fu_1726_p2.\n",
      "DSP Report: Generating DSP add_ln1192_41_fu_1750_p2, operation Mode is: (C:0x1ffcc00)+A*B.\n",
      "DSP Report: operator add_ln1192_41_fu_1750_p2 is absorbed into DSP add_ln1192_41_fu_1750_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_41_fu_1750_p2.\n",
      "DSP Report: Generating DSP add_ln1192_42_fu_1770_p2, operation Mode is: (C:0x56400)+A*B.\n",
      "DSP Report: operator add_ln1192_42_fu_1770_p2 is absorbed into DSP add_ln1192_42_fu_1770_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_42_fu_1770_p2.\n",
      "DSP Report: Generating DSP add_ln1192_43_fu_1790_p2, operation Mode is: (C:0xf5800)+A*B.\n",
      "DSP Report: operator add_ln1192_43_fu_1790_p2 is absorbed into DSP add_ln1192_43_fu_1790_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_43_fu_1790_p2.\n",
      "DSP Report: Generating DSP add_ln1192_44_fu_1810_p2, operation Mode is: (C:0xfcac00)+A*B.\n",
      "DSP Report: operator add_ln1192_44_fu_1810_p2 is absorbed into DSP add_ln1192_44_fu_1810_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_44_fu_1810_p2.\n",
      "DSP Report: Generating DSP add_ln1192_45_fu_1830_p2, operation Mode is: (C:0xcbc00)+A*B.\n",
      "DSP Report: operator add_ln1192_45_fu_1830_p2 is absorbed into DSP add_ln1192_45_fu_1830_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_45_fu_1830_p2.\n",
      "DSP Report: Generating DSP add_ln1192_46_fu_1850_p2, operation Mode is: (C:0xfe4800)+A*B.\n",
      "DSP Report: operator add_ln1192_46_fu_1850_p2 is absorbed into DSP add_ln1192_46_fu_1850_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_46_fu_1850_p2.\n",
      "DSP Report: Generating DSP add_ln1192_47_fu_1870_p2, operation Mode is: (C:0x1bc00)+A*B.\n",
      "DSP Report: operator add_ln1192_47_fu_1870_p2 is absorbed into DSP add_ln1192_47_fu_1870_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_47_fu_1870_p2.\n",
      "DSP Report: Generating DSP add_ln1192_48_fu_1890_p2, operation Mode is: (C:0x1fff800)+A*B.\n",
      "DSP Report: operator add_ln1192_48_fu_1890_p2 is absorbed into DSP add_ln1192_48_fu_1890_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_48_fu_1890_p2.\n",
      "DSP Report: Generating DSP add_ln1192_49_fu_1910_p2, operation Mode is: (C:0x20800)+A*B.\n",
      "DSP Report: operator add_ln1192_49_fu_1910_p2 is absorbed into DSP add_ln1192_49_fu_1910_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_49_fu_1910_p2.\n",
      "DSP Report: Generating DSP add_ln1192_50_fu_1930_p2, operation Mode is: (C:0x1fda400)+A*B.\n",
      "DSP Report: operator add_ln1192_50_fu_1930_p2 is absorbed into DSP add_ln1192_50_fu_1930_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_50_fu_1930_p2.\n",
      "DSP Report: Generating DSP add_ln1192_52_fu_1950_p2, operation Mode is: (C:0xfa1000)+A*B.\n",
      "DSP Report: operator add_ln1192_52_fu_1950_p2 is absorbed into DSP add_ln1192_52_fu_1950_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_52_fu_1950_p2.\n",
      "DSP Report: Generating DSP add_ln1192_53_fu_1970_p2, operation Mode is: (C:0x5a800)+A*B.\n",
      "DSP Report: operator add_ln1192_53_fu_1970_p2 is absorbed into DSP add_ln1192_53_fu_1970_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_53_fu_1970_p2.\n",
      "DSP Report: Generating DSP add_ln1192_54_fu_1990_p2, operation Mode is: (C:0xfff000)+A*B.\n",
      "DSP Report: operator add_ln1192_54_fu_1990_p2 is absorbed into DSP add_ln1192_54_fu_1990_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_54_fu_1990_p2.\n",
      "DSP Report: Generating DSP add_ln1192_55_fu_2196_p2, operation Mode is: (C:0xc400)+A*B.\n",
      "DSP Report: operator add_ln1192_55_fu_2196_p2 is absorbed into DSP add_ln1192_55_fu_2196_p2.\n",
      "DSP Report: operator grp_fu_1180_p2 is absorbed into DSP add_ln1192_55_fu_2196_p2.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_25_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_24_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_23_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_22_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_21_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_20_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_19_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_18_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_17_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_16_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_15_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_14_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_13_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_12_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_11_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_10_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_9_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_8_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_7_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_6_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_5_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_4_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_3_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_2_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_1_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_26_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_27_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_28_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_29_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_30_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer8_out_V_data_31_V_U/\\q_tmp_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_U0/\\ap_CS_fsm_reg[0] )\n",
      "DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_fu_88/grp_fu_222_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_fu_88/grp_fu_222_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_fu_88/grp_fu_222_p2.\n",
      "DSP Report: Generating DSP myproject_mul_mul_8ns_12s_20_1_1_U3851/myproject_mul_mul_8ns_12s_20_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register w22_V_U/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_w22_V_rom_U/q0_reg is absorbed into DSP myproject_mul_mul_8ns_12s_20_1_1_U3851/myproject_mul_mul_8ns_12s_20_1_1_DSP48_5_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_8ns_12s_20_1_1_U3851/myproject_mul_mul_8ns_12s_20_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_8ns_12s_20_1_1_U3851/myproject_mul_mul_8ns_12s_20_1_1_DSP48_5_U/p_cvt.\n",
      "DSP Report: Generating DSP add_ln1192_fu_1428_p2, operation Mode is: (C:0xffffffff5000)+A*B.\n",
      "DSP Report: operator add_ln1192_fu_1428_p2 is absorbed into DSP add_ln1192_fu_1428_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_fu_1428_p2.\n",
      "DSP Report: Generating DSP add_ln1192_1_fu_1494_p2, operation Mode is: (C:0x54000)+A*B.\n",
      "DSP Report: operator add_ln1192_1_fu_1494_p2 is absorbed into DSP add_ln1192_1_fu_1494_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_1_fu_1494_p2.\n",
      "DSP Report: Generating DSP add_ln1192_2_fu_1514_p2, operation Mode is: (C:0x1e400)+A*B.\n",
      "DSP Report: operator add_ln1192_2_fu_1514_p2 is absorbed into DSP add_ln1192_2_fu_1514_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_2_fu_1514_p2.\n",
      "DSP Report: Generating DSP add_ln1192_3_fu_1534_p2, operation Mode is: (C:0xffffffff7000)+A*B.\n",
      "DSP Report: operator add_ln1192_3_fu_1534_p2 is absorbed into DSP add_ln1192_3_fu_1534_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_3_fu_1534_p2.\n",
      "DSP Report: Generating DSP add_ln1192_4_fu_1554_p2, operation Mode is: (C:0xec00)+A*B.\n",
      "DSP Report: operator add_ln1192_4_fu_1554_p2 is absorbed into DSP add_ln1192_4_fu_1554_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_4_fu_1554_p2.\n",
      "DSP Report: Generating DSP add_ln1192_5_fu_1574_p2, operation Mode is: (C:0x59400)+A*B.\n",
      "DSP Report: operator add_ln1192_5_fu_1574_p2 is absorbed into DSP add_ln1192_5_fu_1574_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_5_fu_1574_p2.\n",
      "DSP Report: Generating DSP add_ln1192_6_fu_1594_p2, operation Mode is: (C:0x6400)+A*B.\n",
      "DSP Report: operator add_ln1192_6_fu_1594_p2 is absorbed into DSP add_ln1192_6_fu_1594_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_6_fu_1594_p2.\n",
      "DSP Report: Generating DSP add_ln1192_7_fu_1614_p2, operation Mode is: (C:0xe000)+A*B.\n",
      "DSP Report: operator add_ln1192_7_fu_1614_p2 is absorbed into DSP add_ln1192_7_fu_1614_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_7_fu_1614_p2.\n",
      "DSP Report: Generating DSP add_ln1192_8_fu_1634_p2, operation Mode is: (C:0x4b800)+A*B.\n",
      "DSP Report: operator add_ln1192_8_fu_1634_p2 is absorbed into DSP add_ln1192_8_fu_1634_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_8_fu_1634_p2.\n",
      "DSP Report: Generating DSP add_ln1192_9_fu_1654_p2, operation Mode is: (C:0x5f800)+A*B.\n",
      "DSP Report: operator add_ln1192_9_fu_1654_p2 is absorbed into DSP add_ln1192_9_fu_1654_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_9_fu_1654_p2.\n",
      "DSP Report: Generating DSP add_ln1192_10_fu_1674_p2, operation Mode is: (C:0x1e000)+A*B.\n",
      "DSP Report: operator add_ln1192_10_fu_1674_p2 is absorbed into DSP add_ln1192_10_fu_1674_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_10_fu_1674_p2.\n",
      "DSP Report: Generating DSP add_ln1192_11_fu_1694_p2, operation Mode is: (C:0x6a800)+A*B.\n",
      "DSP Report: operator add_ln1192_11_fu_1694_p2 is absorbed into DSP add_ln1192_11_fu_1694_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_11_fu_1694_p2.\n",
      "DSP Report: Generating DSP add_ln1192_12_fu_1714_p2, operation Mode is: (C:0x6fc00)+A*B.\n",
      "DSP Report: operator add_ln1192_12_fu_1714_p2 is absorbed into DSP add_ln1192_12_fu_1714_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_12_fu_1714_p2.\n",
      "DSP Report: Generating DSP add_ln1192_13_fu_1734_p2, operation Mode is: (C:0xffffffffd800)+A*B.\n",
      "DSP Report: operator add_ln1192_13_fu_1734_p2 is absorbed into DSP add_ln1192_13_fu_1734_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_13_fu_1734_p2.\n",
      "DSP Report: Generating DSP add_ln1192_14_fu_1754_p2, operation Mode is: (C:0x7c400)+A*B.\n",
      "DSP Report: operator add_ln1192_14_fu_1754_p2 is absorbed into DSP add_ln1192_14_fu_1754_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_14_fu_1754_p2.\n",
      "DSP Report: Generating DSP add_ln1192_15_fu_1774_p2, operation Mode is: (C:0x9000)+A*B.\n",
      "DSP Report: operator add_ln1192_15_fu_1774_p2 is absorbed into DSP add_ln1192_15_fu_1774_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_15_fu_1774_p2.\n",
      "DSP Report: Generating DSP add_ln1192_16_fu_1794_p2, operation Mode is: (C:0xffffffffc400)+A*B.\n",
      "DSP Report: operator add_ln1192_16_fu_1794_p2 is absorbed into DSP add_ln1192_16_fu_1794_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_16_fu_1794_p2.\n",
      "DSP Report: Generating DSP add_ln1192_17_fu_1814_p2, operation Mode is: (C:0xfffffffff800)+A*B.\n",
      "DSP Report: operator add_ln1192_17_fu_1814_p2 is absorbed into DSP add_ln1192_17_fu_1814_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_17_fu_1814_p2.\n",
      "DSP Report: Generating DSP add_ln1192_18_fu_1834_p2, operation Mode is: (C:0x79400)+A*B.\n",
      "DSP Report: operator add_ln1192_18_fu_1834_p2 is absorbed into DSP add_ln1192_18_fu_1834_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_18_fu_1834_p2.\n",
      "DSP Report: Generating DSP add_ln1192_19_fu_1854_p2, operation Mode is: (C:0x36800)+A*B.\n",
      "DSP Report: operator add_ln1192_19_fu_1854_p2 is absorbed into DSP add_ln1192_19_fu_1854_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_19_fu_1854_p2.\n",
      "DSP Report: Generating DSP add_ln1192_20_fu_1874_p2, operation Mode is: (C:0x4d400)+A*B.\n",
      "DSP Report: operator add_ln1192_20_fu_1874_p2 is absorbed into DSP add_ln1192_20_fu_1874_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_20_fu_1874_p2.\n",
      "DSP Report: Generating DSP add_ln1192_21_fu_1894_p2, operation Mode is: (C:0xfffffff99000)+A*B.\n",
      "DSP Report: operator add_ln1192_21_fu_1894_p2 is absorbed into DSP add_ln1192_21_fu_1894_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_21_fu_1894_p2.\n",
      "DSP Report: Generating DSP add_ln1192_22_fu_1914_p2, operation Mode is: (C:0x3b800)+A*B.\n",
      "DSP Report: operator add_ln1192_22_fu_1914_p2 is absorbed into DSP add_ln1192_22_fu_1914_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_22_fu_1914_p2.\n",
      "DSP Report: Generating DSP add_ln1192_23_fu_1934_p2, operation Mode is: (C:0x2fc00)+A*B.\n",
      "DSP Report: operator add_ln1192_23_fu_1934_p2 is absorbed into DSP add_ln1192_23_fu_1934_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_23_fu_1934_p2.\n",
      "DSP Report: Generating DSP add_ln1192_24_fu_1954_p2, operation Mode is: (C:0xe3400)+A*B.\n",
      "DSP Report: operator add_ln1192_24_fu_1954_p2 is absorbed into DSP add_ln1192_24_fu_1954_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_24_fu_1954_p2.\n",
      "DSP Report: Generating DSP add_ln1192_26_fu_1974_p2, operation Mode is: (C:0xb400)+A*B.\n",
      "DSP Report: operator add_ln1192_26_fu_1974_p2 is absorbed into DSP add_ln1192_26_fu_1974_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_26_fu_1974_p2.\n",
      "DSP Report: Generating DSP add_ln1192_27_fu_1994_p2, operation Mode is: (C:0x3000)+A*B.\n",
      "DSP Report: operator add_ln1192_27_fu_1994_p2 is absorbed into DSP add_ln1192_27_fu_1994_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_27_fu_1994_p2.\n",
      "DSP Report: Generating DSP add_ln1192_28_fu_2014_p2, operation Mode is: (C:0xbc00)+A*B.\n",
      "DSP Report: operator add_ln1192_28_fu_2014_p2 is absorbed into DSP add_ln1192_28_fu_2014_p2.\n",
      "DSP Report: operator grp_fu_1161_p2 is absorbed into DSP add_ln1192_28_fu_2014_p2.\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[15]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[14]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[13]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[12]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[11]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[10]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[9]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[8]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[7]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[6]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[5]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[4]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[3]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[2]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[1]\n",
      "WARNING: [Synth 8-3331] design normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s has unconnected port data_V_data_22_V_dout[0]\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\layer20_out_V_data_22_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][9] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\layer21_out_V_data_22_V_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0/\\data_22_V_reg_900_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0/\\grp_dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_582/ap_phi_reg_pp0_iter1_data_22_V_read53_phi_reg_1062_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_U0/ap_done_reg_reg)\n",
      "INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:03:45 . Memory (MB): peak = 3538.590 ; gain = 2136.312 ; free physical = 718 ; free virtual = 11692\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM:\n",
      "+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|Module Name                                                                       | RTL Object                                                                                     | Depth x Width | Implemented As | \n",
      "+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom | p_0_out                                                                                        | 512x1         | LUT            | \n",
      "|dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom       | p_0_out                                                                                        | 128x2         | LUT            | \n",
      "|myproject                                                                         | w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg | 512x416       | Block RAM      | \n",
      "|myproject                                                                         | w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg | 512x416       | Block RAM      | \n",
      "+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "\n",
      "\n",
      "Block RAM: Preliminary Mapping\tReport (see note below)\n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|layer5_out_V_data_19_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_20_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_21_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_22_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_23_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_24_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_25_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_26_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_27_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_28_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_29_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_31_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_30_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_0_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_18_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_17_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_16_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_15_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_14_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_13_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_12_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_11_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_10_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_9_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_8_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_7_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_6_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_5_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_4_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_3_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_2_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_1_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_0_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_15_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_14_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_13_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_12_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_11_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_10_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_9_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_8_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_7_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_6_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_5_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_4_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_3_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_2_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_1_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_0_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_15_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_14_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_13_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_12_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_11_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_10_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_9_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_8_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_7_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_6_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_5_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_4_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_3_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_2_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_1_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_0_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer6_out_V_data_25_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_26_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_27_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_28_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_29_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_30_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_31_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_0_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_1_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_2_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_3_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_4_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_5_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_6_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_7_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_8_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_9_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_10_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_11_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_12_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_13_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_14_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_15_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_16_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_17_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_18_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_19_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_20_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_21_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_22_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_23_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_24_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_25_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_26_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_27_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_28_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_29_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_30_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_31_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_24_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_23_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_22_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_21_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_20_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_19_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_18_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_17_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_16_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_15_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_14_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_13_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_12_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_11_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_10_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_9_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_8_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_7_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_6_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_5_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_4_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_3_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_2_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_1_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_0_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_31_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_30_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_29_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_28_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_27_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_26_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_1_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_2_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_3_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_4_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_5_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_6_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_7_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_8_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_9_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_10_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_11_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_12_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_13_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_14_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_15_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_16_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_17_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_18_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_19_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_20_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_21_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_22_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_23_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_24_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_25_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_0_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_1_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_2_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_3_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_4_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_5_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_6_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_7_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_8_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_9_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_10_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_11_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_12_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_13_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_14_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_15_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_16_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_17_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_18_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_19_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_20_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_21_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_22_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_23_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_24_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_25_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_26_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_27_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_28_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_29_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_30_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_31_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_32_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_33_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_34_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_35_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_36_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_37_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_38_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_39_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_40_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_41_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_42_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_0_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_43_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_61_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_62_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_63_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_6_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_5_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_7_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_8_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_9_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_10_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_11_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_12_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_4_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_3_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_2_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_13_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_14_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_15_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_16_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_17_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_18_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_19_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_20_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_21_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_22_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_23_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_24_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_25_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_26_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_27_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_28_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_29_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_1_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_30_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_31_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_32_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_60_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_59_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_58_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_57_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_56_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_55_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_54_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_53_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_52_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_51_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_50_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_49_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_48_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_47_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_46_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_45_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_44_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_43_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_42_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_41_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_40_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_39_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_38_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_37_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_36_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_35_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_34_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_33_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_61_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_62_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_63_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_44_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_45_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_46_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_47_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_48_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_49_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_50_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_51_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_52_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_53_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_54_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_55_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_56_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_57_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_58_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_59_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_60_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                             | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|myproject                                                               | A2*B                   | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | A2*B                   | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                               | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5  | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5  | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5  | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5  | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5  | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB6  | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | A2*B                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | (A2*B)'                | 16     | 8      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12 | (A2*B)'                | 16     | 8      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB13 | (A2*B)'                | 16     | 8      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14 | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14 | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14 | (A*B)'                 | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                 | A*B                    | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s   | A2*B2                  | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1fd6000)+A*B      | 16     | 11     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xffdc00)+A*B       | 16     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x2b000)+A*B        | 16     | 11     | 18     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xfff400)+A*B       | 16     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xa000)+A*B         | 16     | 11     | 16     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1f72c00)+A*B      | 16     | 11     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x7ff000)+A*B       | 16     | 11     | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1fd2c00)+A*B      | 16     | 11     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x52000)+A*B        | 16     | 11     | 19     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xc2800)+A*B        | 16     | 11     | 20     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1ffcc00)+A*B      | 16     | 11     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x56400)+A*B        | 16     | 11     | 19     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xf5800)+A*B        | 16     | 11     | 20     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xfcac00)+A*B       | 16     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xcbc00)+A*B        | 16     | 11     | 20     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xfe4800)+A*B       | 16     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1bc00)+A*B        | 16     | 11     | 17     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1fff800)+A*B      | 16     | 11     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x20800)+A*B        | 16     | 11     | 18     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x1fda400)+A*B      | 16     | 11     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xfa1000)+A*B       | 16     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0x5a800)+A*B        | 16     | 11     | 19     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xfff000)+A*B       | 16     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s   | (C:0xc400)+A*B         | 16     | 11     | 16     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s    | A*B                    | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s        | A2*B                   | 12     | 9      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xffffffff5000)+A*B | 16     | 14     | 17     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x54000)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x1e400)+A*B        | 16     | 14     | 17     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xffffffff7000)+A*B | 16     | 14     | 17     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xec00)+A*B         | 16     | 14     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x59400)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x6400)+A*B         | 16     | 14     | 15     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xe000)+A*B         | 16     | 14     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x4b800)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x5f800)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x1e000)+A*B        | 16     | 14     | 17     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x6a800)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x6fc00)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xffffffffd800)+A*B | 16     | 14     | 15     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x7c400)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x9000)+A*B         | 16     | 14     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xffffffffc400)+A*B | 16     | 14     | 15     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xfffffffff800)+A*B | 16     | 14     | 12     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x79400)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x36800)+A*B        | 16     | 14     | 18     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x4d400)+A*B        | 16     | 14     | 19     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xfffffff99000)+A*B | 16     | 14     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x3b800)+A*B        | 16     | 14     | 18     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x2fc00)+A*B        | 16     | 14     | 18     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xe3400)+A*B        | 16     | 14     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xb400)+A*B         | 16     | 14     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0x3000)+A*B         | 16     | 14     | 14     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "|normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s   | (C:0xbc00)+A*B         | 16     | 14     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | \n",
      "+------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                         |Replication |Instances |\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB0            |           1|     21854|\n",
      "|2     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB1            |           1|      3643|\n",
      "|3     |pla__1_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom__GD |           1|     20154|\n",
      "|4     |reg__1412_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom  |           1|      2157|\n",
      "|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB0                |           1|     30240|\n",
      "|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB1                |           1|      8781|\n",
      "|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB2                |           1|     11783|\n",
      "|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB3                |           1|     11466|\n",
      "|9     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB4                |           1|     21216|\n",
      "|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5                |           1|     23930|\n",
      "|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB6                |           1|     36929|\n",
      "|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB7                |           1|     12388|\n",
      "|13    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB8                |           1|     35776|\n",
      "|14    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB9                |           1|     10623|\n",
      "|15    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB10               |           1|     19711|\n",
      "|16    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB11               |           1|      9939|\n",
      "|17    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12               |           1|      9529|\n",
      "|18    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB13               |           1|     11716|\n",
      "|19    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14               |           1|     38866|\n",
      "|20    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB15               |           1|     10759|\n",
      "|21    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB16               |           1|     13418|\n",
      "|22    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB17               |           1|     19502|\n",
      "|23    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB0               |           1|     19259|\n",
      "|24    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB1               |           1|     17856|\n",
      "|25    |myproject__GCB0                                                                       |           1|     23952|\n",
      "|26    |myproject__GCB1                                                                       |           1|      6284|\n",
      "|27    |myproject__GCB2                                                                       |           1|     16185|\n",
      "|28    |myproject__GCB3                                                                       |           1|     16916|\n",
      "|29    |myproject__GCB4                                                                       |           1|     20923|\n",
      "|30    |myproject__GCB5                                                                       |           1|     19902|\n",
      "|31    |myproject__GCB6                                                                       |           1|     22979|\n",
      "|32    |myproject__GCB7                                                                       |           1|     17022|\n",
      "|33    |myproject__GCB8                                                                       |           1|     11354|\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[72] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[73] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[74] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[75] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[76] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[77] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[78] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[79] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[80] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[81] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[82] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[83] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[84] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[85] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[86] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[87] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[88] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[89] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[90] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[91] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[92] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[93] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[94] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[95] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[96] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[97] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\q0_reg[98] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:04:13 ; elapsed = 00:04:08 . Memory (MB): peak = 3538.590 ; gain = 2136.312 ; free physical = 779 ; free virtual = 11957\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Final Mapping\tReport\n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|layer5_out_V_data_19_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_20_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_21_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_22_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_23_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_24_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_25_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_26_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_27_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_28_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_29_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_31_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_30_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_0_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_18_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_17_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_16_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_15_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_14_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_13_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_12_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_11_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_10_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_9_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_8_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_7_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_6_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_5_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_4_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_3_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_2_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_1_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_0_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_15_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_14_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_13_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_12_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_11_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_10_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_9_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_8_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_7_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_6_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_5_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_4_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_3_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_2_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_1_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_0_V_U   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_15_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_14_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_13_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_12_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_11_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_10_V_U  | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_9_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_8_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_7_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_6_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_5_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_4_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_3_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_2_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_1_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer2_out_V_data_0_V_U   | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | \n",
      "|layer6_out_V_data_25_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_26_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_27_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_28_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_29_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_30_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_31_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_0_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_1_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_2_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_3_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_4_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_5_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_6_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_7_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_8_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_9_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_10_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_11_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_12_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_13_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_14_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_15_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_16_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_17_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_18_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_19_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_20_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_21_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_22_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_23_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_24_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_25_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_26_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_27_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_28_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_29_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_30_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_31_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_24_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_23_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_22_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_21_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_20_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_19_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_18_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_17_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_16_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_15_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_14_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_13_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_12_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_11_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_10_V_U  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_9_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_8_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_7_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_6_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_5_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_4_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_3_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_2_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_1_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_0_V_U   | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_31_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_30_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_29_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_28_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_27_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_26_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_1_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_2_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_3_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_4_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_5_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_6_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_7_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_8_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_9_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_10_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_11_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_12_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_13_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_14_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_15_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_16_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_17_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_18_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_19_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_20_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_21_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_22_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_23_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_24_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_25_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_0_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_1_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_2_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_3_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_4_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_5_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_6_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_7_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_8_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_9_V_U  | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_10_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_11_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_12_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_13_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_14_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_15_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_16_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_17_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_18_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_19_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_20_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_21_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_22_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_23_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_24_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_25_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_26_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_27_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_28_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_29_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_30_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_31_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_32_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_33_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_34_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_35_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_36_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_37_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_38_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_39_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_40_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_41_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_42_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_0_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_43_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_61_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_62_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_63_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_6_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_5_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_7_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_8_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_9_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_10_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_11_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_12_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_4_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_3_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_2_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_13_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_14_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_15_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_16_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_17_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_18_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_19_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_20_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_21_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_22_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_23_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_24_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_25_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_26_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_27_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_28_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_29_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_1_V_U   | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_30_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_31_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_32_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_60_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_59_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_58_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_57_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_56_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_55_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_54_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_53_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_52_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_51_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_50_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_49_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_48_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_47_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_46_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_45_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_44_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_43_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_42_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_41_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_40_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_39_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_38_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_37_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_36_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_35_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_34_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_33_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_61_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_62_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_63_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_44_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_45_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_46_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_47_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_48_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_49_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_50_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_51_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_52_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_53_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_54_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_55_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_56_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_57_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_58_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_59_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer11_out_V_data_60_V_U | mem_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                         |Replication |Instances |\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB0            |           1|     21848|\n",
      "|2     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB1            |           1|      3643|\n",
      "|3     |pla__1_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom__GD |           1|     20154|\n",
      "|4     |reg__1412_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom  |           1|       682|\n",
      "|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB0                |           1|     30120|\n",
      "|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB1                |           1|      8782|\n",
      "|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB2                |           1|     11784|\n",
      "|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB3                |           1|     11467|\n",
      "|9     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB4                |           1|     21072|\n",
      "|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5                |           1|     23738|\n",
      "|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB6                |           1|     36785|\n",
      "|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB7                |           1|     12389|\n",
      "|13    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB8                |           1|     35584|\n",
      "|14    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB9                |           1|     10207|\n",
      "|15    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB10               |           1|     19712|\n",
      "|16    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB11               |           1|      9940|\n",
      "|17    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12               |           1|      9434|\n",
      "|18    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB13               |           1|     11237|\n",
      "|19    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14               |           1|     38698|\n",
      "|20    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB15               |           1|     10760|\n",
      "|21    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB16               |           1|     12923|\n",
      "|22    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB17               |           1|     19202|\n",
      "|23    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB0               |           1|     18388|\n",
      "|24    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB1               |           1|     16992|\n",
      "|25    |myproject__GCB0                                                                       |           1|     23952|\n",
      "|26    |myproject__GCB1                                                                       |           1|      6254|\n",
      "|27    |myproject__GCB2                                                                       |           1|     16185|\n",
      "|28    |myproject__GCB3                                                                       |           1|     16916|\n",
      "|29    |myproject__GCB4                                                                       |           1|     20573|\n",
      "|30    |myproject__GCB5                                                                       |           1|     19458|\n",
      "|31    |myproject__GCB6                                                                       |           1|     22979|\n",
      "|32    |myproject__GCB7                                                                       |           1|     17022|\n",
      "|33    |myproject__GCB8                                                                       |           1|     11354|\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0i_1_10/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_18_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_17_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_16_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_19_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_20_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_21_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_22_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_23_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_24_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_25_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_26_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_27_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_28_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_29_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_31_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_30_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_25_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_26_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_27_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_28_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_29_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_30_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer6_out_V_data_31_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_3/layer7_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:04:39 ; elapsed = 00:04:34 . Memory (MB): peak = 3562.648 ; gain = 2160.371 ; free physical = 531 ; free virtual = 11717\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                         |Replication |Instances |\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB0            |           1|     15493|\n",
      "|2     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s__GB1            |           1|      4561|\n",
      "|3     |pla__1_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom__GD |           1|      4863|\n",
      "|4     |reg__1412_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom  |           1|       682|\n",
      "|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB0                |           1|     11984|\n",
      "|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB1                |           1|      5480|\n",
      "|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB2                |           1|      7400|\n",
      "|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB3                |           1|      7344|\n",
      "|9     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB4                |           1|      8216|\n",
      "|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB5                |           1|      8988|\n",
      "|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB6                |           1|     14673|\n",
      "|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB7                |           1|      7768|\n",
      "|13    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB8                |           1|     13928|\n",
      "|14    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB9                |           1|      3538|\n",
      "|15    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB10               |           1|     12041|\n",
      "|16    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB11               |           1|      6290|\n",
      "|17    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB12               |           1|      5691|\n",
      "|18    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB13               |           1|      4390|\n",
      "|19    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB14               |           1|     15267|\n",
      "|20    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB15               |           1|      7010|\n",
      "|21    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB16               |           1|      6274|\n",
      "|22    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s__GCB17               |           1|      7126|\n",
      "|23    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB0               |           1|     18270|\n",
      "|24    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s__GCB1               |           1|     16992|\n",
      "|25    |myproject__GCB0                                                                       |           1|     13753|\n",
      "|26    |myproject__GCB1                                                                       |           1|      3144|\n",
      "|27    |myproject__GCB2                                                                       |           1|      7844|\n",
      "|28    |myproject__GCB3                                                                       |           1|      8014|\n",
      "|29    |myproject__GCB4                                                                       |           1|     10380|\n",
      "|30    |myproject__GCB5                                                                       |           1|     11231|\n",
      "|31    |myproject__GCB6                                                                       |           1|     11349|\n",
      "|32    |myproject__GCB7                                                                       |           1|      9030|\n",
      "|33    |myproject__GCB8                                                                       |           1|      6494|\n",
      "+------+--------------------------------------------------------------------------------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6064] Net n_1_117548 is driving 420 big block pins (URAM, BRAM and DSP loads). Created 42 replicas of its driver. \n",
      "INFO: [Synth 8-6064] Net n_1_112330 is driving 360 big block pins (URAM, BRAM and DSP loads). Created 36 replicas of its driver. \n",
      "INFO: [Synth 8-6064] Net \\conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_4803 [15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:05:18 ; elapsed = 00:05:14 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 570 ; free virtual = 11679\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:05:18 ; elapsed = 00:05:15 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 590 ; free virtual = 11686\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:48 ; elapsed = 00:05:45 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 743 ; free virtual = 11823\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:05:49 ; elapsed = 00:05:46 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 702 ; free virtual = 11775\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:05:59 ; elapsed = 00:05:57 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 752 ; free virtual = 11803\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:06:01 ; elapsed = 00:05:58 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 733 ; free virtual = 11795\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[29] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | \n",
      "|dsrl__2     | ShiftRegMem_reg[27] | 8      | 8          | 0      | 8       | 0      | 0      | 0      | \n",
      "|dsrl__3     | ShiftRegMem_reg[13] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__4     | ShiftRegMem_reg[11] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__5     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+----------------+-------+\n",
      "|      |Cell            |Count  |\n",
      "+------+----------------+-------+\n",
      "|1     |BUFG            |      1|\n",
      "|2     |CARRY8          |   1774|\n",
      "|3     |DSP48E2         |    120|\n",
      "|4     |DSP_ALU         |    282|\n",
      "|5     |DSP_A_B_DATA    |    282|\n",
      "|6     |DSP_C_DATA      |    282|\n",
      "|7     |DSP_MULTIPLIER  |    282|\n",
      "|8     |DSP_M_DATA      |    282|\n",
      "|9     |DSP_OUTPUT      |    282|\n",
      "|10    |DSP_PREADD      |    282|\n",
      "|11    |DSP_PREADD_DATA |    282|\n",
      "|12    |LUT1            |    995|\n",
      "|13    |LUT2            |  11024|\n",
      "|14    |LUT3            |  36587|\n",
      "|15    |LUT4            |   9591|\n",
      "|16    |LUT5            |  52613|\n",
      "|17    |LUT6            |  19284|\n",
      "|18    |MUXF7           |   6643|\n",
      "|19    |MUXF8           |   1384|\n",
      "|20    |RAMB18E2        |    288|\n",
      "|21    |RAMB36E2        |     16|\n",
      "|22    |SRL16E          |   1536|\n",
      "|23    |SRLC32E         |   3008|\n",
      "|24    |FDRE            | 148895|\n",
      "|25    |FDSE            |   1898|\n",
      "|26    |IBUF            |     24|\n",
      "|27    |OBUF            |     72|\n",
      "+------+----------------+-------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "|      |Instance                                                                                       |Module                                                                                                                                                                                                                                              |Cells  |\n",
      "+------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "|1     |top                                                                                            |                                                                                                                                                                                                                                                    | 298009|\n",
      "|2     |  conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0                       |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s                                                                                                                                                                               |  10843|\n",
      "|3     |    line_buffer_Array_V_1_0_0_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1675                                                                                                                                                               |     33|\n",
      "|4     |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__1                                                                                                                                                            |     32|\n",
      "|5     |    line_buffer_Array_V_1_0_10_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1676                                                                                                                                                               |     33|\n",
      "|6     |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__11                                                                                                                                                           |     32|\n",
      "|7     |    line_buffer_Array_V_1_0_11_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1677                                                                                                                                                               |     65|\n",
      "|8     |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__12                                                                                                                                                           |     32|\n",
      "|9     |    line_buffer_Array_V_1_0_12_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1678                                                                                                                                                               |     33|\n",
      "|10    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__13                                                                                                                                                           |     32|\n",
      "|11    |    line_buffer_Array_V_1_0_13_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1679                                                                                                                                                               |     33|\n",
      "|12    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__14                                                                                                                                                           |     32|\n",
      "|13    |    line_buffer_Array_V_1_0_14_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1680                                                                                                                                                               |     33|\n",
      "|14    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__15                                                                                                                                                           |     32|\n",
      "|15    |    line_buffer_Array_V_1_0_15_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1681                                                                                                                                                               |     49|\n",
      "|16    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__16                                                                                                                                                           |     32|\n",
      "|17    |    line_buffer_Array_V_1_0_1_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1682                                                                                                                                                               |     33|\n",
      "|18    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__2                                                                                                                                                            |     32|\n",
      "|19    |    line_buffer_Array_V_1_0_2_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1683                                                                                                                                                               |     33|\n",
      "|20    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__3                                                                                                                                                            |     32|\n",
      "|21    |    line_buffer_Array_V_1_0_3_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1684                                                                                                                                                               |     81|\n",
      "|22    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__4                                                                                                                                                            |     32|\n",
      "|23    |    line_buffer_Array_V_1_0_4_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1685                                                                                                                                                               |     33|\n",
      "|24    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__5                                                                                                                                                            |     32|\n",
      "|25    |    line_buffer_Array_V_1_0_5_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1686                                                                                                                                                               |     33|\n",
      "|26    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__6                                                                                                                                                            |     32|\n",
      "|27    |    line_buffer_Array_V_1_0_6_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1687                                                                                                                                                               |     33|\n",
      "|28    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__7                                                                                                                                                            |     32|\n",
      "|29    |    line_buffer_Array_V_1_0_7_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1688                                                                                                                                                               |     49|\n",
      "|30    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__8                                                                                                                                                            |     32|\n",
      "|31    |    line_buffer_Array_V_1_0_8_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1689                                                                                                                                                               |     33|\n",
      "|32    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__9                                                                                                                                                            |     32|\n",
      "|33    |    line_buffer_Array_V_1_0_9_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1690                                                                                                                                                               |     33|\n",
      "|34    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__10                                                                                                                                                           |     32|\n",
      "|35    |    line_buffer_Array_V_1_1_0_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1691                                                                                                                                                               |     33|\n",
      "|36    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__17                                                                                                                                                           |     32|\n",
      "|37    |    line_buffer_Array_V_1_1_10_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1692                                                                                                                                                               |     33|\n",
      "|38    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__27                                                                                                                                                           |     32|\n",
      "|39    |    line_buffer_Array_V_1_1_11_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1693                                                                                                                                                               |     65|\n",
      "|40    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__28                                                                                                                                                           |     32|\n",
      "|41    |    line_buffer_Array_V_1_1_12_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1694                                                                                                                                                               |     33|\n",
      "|42    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__29                                                                                                                                                           |     32|\n",
      "|43    |    line_buffer_Array_V_1_1_13_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1695                                                                                                                                                               |     33|\n",
      "|44    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__30                                                                                                                                                           |     32|\n",
      "|45    |    line_buffer_Array_V_1_1_14_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1696                                                                                                                                                               |     33|\n",
      "|46    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__31                                                                                                                                                           |     32|\n",
      "|47    |    line_buffer_Array_V_1_1_15_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1697                                                                                                                                                               |     49|\n",
      "|48    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__32                                                                                                                                                           |     32|\n",
      "|49    |    line_buffer_Array_V_1_1_1_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1698                                                                                                                                                               |     33|\n",
      "|50    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__18                                                                                                                                                           |     32|\n",
      "|51    |    line_buffer_Array_V_1_1_2_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1699                                                                                                                                                               |     33|\n",
      "|52    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__19                                                                                                                                                           |     32|\n",
      "|53    |    line_buffer_Array_V_1_1_3_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1700                                                                                                                                                               |     81|\n",
      "|54    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__20                                                                                                                                                           |     32|\n",
      "|55    |    line_buffer_Array_V_1_1_4_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1701                                                                                                                                                               |     33|\n",
      "|56    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__21                                                                                                                                                           |     32|\n",
      "|57    |    line_buffer_Array_V_1_1_5_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1702                                                                                                                                                               |     33|\n",
      "|58    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__22                                                                                                                                                           |     32|\n",
      "|59    |    line_buffer_Array_V_1_1_6_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1703                                                                                                                                                               |     33|\n",
      "|60    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__23                                                                                                                                                           |     32|\n",
      "|61    |    line_buffer_Array_V_1_1_7_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1704                                                                                                                                                               |     49|\n",
      "|62    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__24                                                                                                                                                           |     32|\n",
      "|63    |    line_buffer_Array_V_1_1_8_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1705                                                                                                                                                               |     33|\n",
      "|64    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__25                                                                                                                                                           |     32|\n",
      "|65    |    line_buffer_Array_V_1_1_9_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_1706                                                                                                                                                               |     33|\n",
      "|66    |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__26                                                                                                                                                           |     32|\n",
      "|67    |    myproject_mul_mul_16s_10s_26_1_1_U57                                                       |myproject_mul_mul_16s_10s_26_1_1                                                                                                                                                                                                                    |     68|\n",
      "|68    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1738                                                                                                                                                                                                       |     68|\n",
      "|69    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__6                                                                             |      8|\n",
      "|70    |    myproject_mul_mul_16s_10s_26_1_1_U58                                                       |myproject_mul_mul_16s_10s_26_1_1_1707                                                                                                                                                                                                               |     75|\n",
      "|71    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1737                                                                                                                                                                                                       |     75|\n",
      "|72    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__1                                                                             |      8|\n",
      "|73    |    myproject_mul_mul_16s_10s_26_1_1_U59                                                       |myproject_mul_mul_16s_10s_26_1_1_1708                                                                                                                                                                                                               |     66|\n",
      "|74    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1736                                                                                                                                                                                                       |     66|\n",
      "|75    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__7                                                                             |      8|\n",
      "|76    |    myproject_mul_mul_16s_10s_26_1_1_U60                                                       |myproject_mul_mul_16s_10s_26_1_1_1709                                                                                                                                                                                                               |     73|\n",
      "|77    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1735                                                                                                                                                                                                       |     73|\n",
      "|78    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__12                                                                            |      8|\n",
      "|79    |    myproject_mul_mul_16s_10s_26_1_1_U61                                                       |myproject_mul_mul_16s_10s_26_1_1_1710                                                                                                                                                                                                               |     64|\n",
      "|80    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1734                                                                                                                                                                                                       |     64|\n",
      "|81    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__8                                                                             |      8|\n",
      "|82    |    myproject_mul_mul_16s_10s_26_1_1_U62                                                       |myproject_mul_mul_16s_10s_26_1_1_1711                                                                                                                                                                                                               |     71|\n",
      "|83    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1733                                                                                                                                                                                                       |     71|\n",
      "|84    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__13                                                                            |      8|\n",
      "|85    |    myproject_mul_mul_16s_10s_26_1_1_U63                                                       |myproject_mul_mul_16s_10s_26_1_1_1712                                                                                                                                                                                                               |     62|\n",
      "|86    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1732                                                                                                                                                                                                       |     62|\n",
      "|87    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__9                                                                             |      8|\n",
      "|88    |    myproject_mul_mul_16s_10s_26_1_1_U64                                                       |myproject_mul_mul_16s_10s_26_1_1_1713                                                                                                                                                                                                               |     65|\n",
      "|89    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1731                                                                                                                                                                                                       |     65|\n",
      "|90    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__14                                                                            |      8|\n",
      "|91    |    myproject_mul_mul_16s_10s_26_1_1_U65                                                       |myproject_mul_mul_16s_10s_26_1_1_1714                                                                                                                                                                                                               |     64|\n",
      "|92    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1730                                                                                                                                                                                                       |     64|\n",
      "|93    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__10                                                                            |      8|\n",
      "|94    |    myproject_mul_mul_16s_10s_26_1_1_U66                                                       |myproject_mul_mul_16s_10s_26_1_1_1715                                                                                                                                                                                                               |     67|\n",
      "|95    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1729                                                                                                                                                                                                       |     67|\n",
      "|96    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__2                                                                             |      8|\n",
      "|97    |    myproject_mul_mul_16s_10s_26_1_1_U67                                                       |myproject_mul_mul_16s_10s_26_1_1_1716                                                                                                                                                                                                               |     67|\n",
      "|98    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1728                                                                                                                                                                                                       |     67|\n",
      "|99    |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__11                                                                            |      8|\n",
      "|100   |    myproject_mul_mul_16s_10s_26_1_1_U68                                                       |myproject_mul_mul_16s_10s_26_1_1_1717                                                                                                                                                                                                               |     77|\n",
      "|101   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1727                                                                                                                                                                                                       |     77|\n",
      "|102   |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__3                                                                             |      8|\n",
      "|103   |    myproject_mul_mul_16s_10s_26_1_1_U69                                                       |myproject_mul_mul_16s_10s_26_1_1_1718                                                                                                                                                                                                               |     65|\n",
      "|104   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1726                                                                                                                                                                                                       |     65|\n",
      "|105   |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel                                                                                |      8|\n",
      "|106   |    myproject_mul_mul_16s_10s_26_1_1_U70                                                       |myproject_mul_mul_16s_10s_26_1_1_1719                                                                                                                                                                                                               |     69|\n",
      "|107   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0_1725                                                                                                                                                                                                       |     69|\n",
      "|108   |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__5                                                                             |      8|\n",
      "|109   |    myproject_mul_mul_16s_10s_26_1_1_U71                                                       |myproject_mul_mul_16s_10s_26_1_1_1720                                                                                                                                                                                                               |   1178|\n",
      "|110   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_10s_26_1_1_DSP48_0                                                                                                                                                                                                            |   1178|\n",
      "|111   |        p_cvt                                                                                  |\\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_0_U/p_cvt_funnel__4                                                                             |      8|\n",
      "|112   |    myproject_mux_164_16_1_1_U53                                                               |myproject_mux_164_16_1_1_1721                                                                                                                                                                                                                       |    112|\n",
      "|113   |    myproject_mux_164_16_1_1_U54                                                               |myproject_mux_164_16_1_1_1722                                                                                                                                                                                                                       |    112|\n",
      "|114   |    myproject_mux_164_16_1_1_U55                                                               |myproject_mux_164_16_1_1_1723                                                                                                                                                                                                                       |    112|\n",
      "|115   |    myproject_mux_164_16_1_1_U56                                                               |myproject_mux_164_16_1_1_1724                                                                                                                                                                                                                       |    112|\n",
      "|116   |    outidx8_U                                                                                  |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8                                                                                                                                                                       |      1|\n",
      "|117   |      conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom_U      |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_outidx8_rom                                                                                                                                                                   |      1|\n",
      "|118   |    w5_V_U                                                                                     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V                                                                                                                                                                          |     34|\n",
      "|119   |      conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom_U         |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5_s_w5_V_rom                                                                                                                                                                      |     34|\n",
      "|120   |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s                                                                                                                                                                                |   1068|\n",
      "|121   |    line_buffer_Array_V_0_0_U                                                                  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb                                                                                                                                                                    |     16|\n",
      "|122   |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core__1                                                                                                                                                            |     16|\n",
      "|123   |    line_buffer_Array_V_1372_0_U                                                               |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_1671                                                                                                                                                               |    175|\n",
      "|124   |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core                                                                                                                                                               |     16|\n",
      "|125   |    regslice_both_data_V_data_V_U                                                              |regslice_both_1672                                                                                                                                                                                                                                  |     58|\n",
      "|126   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_1673                                                                                                                                                                                                                            |     36|\n",
      "|127   |      obuf_inst                                                                                |xil_defaultlib_obuf_1674                                                                                                                                                                                                                            |     22|\n",
      "|128   |  conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0                       |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s                                                                                                                                                                               |  20247|\n",
      "|129   |    line_buffer_Array_V_2_0_0_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn                                                                                                                                                                    |     33|\n",
      "|130   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__1                                                                                                                                                            |     32|\n",
      "|131   |    line_buffer_Array_V_2_0_10_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1482                                                                                                                                                               |     33|\n",
      "|132   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__11                                                                                                                                                           |     32|\n",
      "|133   |    line_buffer_Array_V_2_0_11_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1483                                                                                                                                                               |     65|\n",
      "|134   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__12                                                                                                                                                           |     32|\n",
      "|135   |    line_buffer_Array_V_2_0_12_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1484                                                                                                                                                               |     34|\n",
      "|136   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__13                                                                                                                                                           |     32|\n",
      "|137   |    line_buffer_Array_V_2_0_13_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1485                                                                                                                                                               |     33|\n",
      "|138   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__14                                                                                                                                                           |     32|\n",
      "|139   |    line_buffer_Array_V_2_0_14_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1486                                                                                                                                                               |     33|\n",
      "|140   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__15                                                                                                                                                           |     32|\n",
      "|141   |    line_buffer_Array_V_2_0_15_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1487                                                                                                                                                               |     49|\n",
      "|142   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__16                                                                                                                                                           |     32|\n",
      "|143   |    line_buffer_Array_V_2_0_16_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1488                                                                                                                                                               |     33|\n",
      "|144   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__17                                                                                                                                                           |     32|\n",
      "|145   |    line_buffer_Array_V_2_0_17_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1489                                                                                                                                                               |     33|\n",
      "|146   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__18                                                                                                                                                           |     32|\n",
      "|147   |    line_buffer_Array_V_2_0_18_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1490                                                                                                                                                               |     33|\n",
      "|148   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__19                                                                                                                                                           |     32|\n",
      "|149   |    line_buffer_Array_V_2_0_19_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1491                                                                                                                                                               |     65|\n",
      "|150   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__20                                                                                                                                                           |     32|\n",
      "|151   |    line_buffer_Array_V_2_0_1_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1492                                                                                                                                                               |     33|\n",
      "|152   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__2                                                                                                                                                            |     32|\n",
      "|153   |    line_buffer_Array_V_2_0_20_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1493                                                                                                                                                               |     33|\n",
      "|154   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__21                                                                                                                                                           |     32|\n",
      "|155   |    line_buffer_Array_V_2_0_21_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1494                                                                                                                                                               |     33|\n",
      "|156   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__22                                                                                                                                                           |     32|\n",
      "|157   |    line_buffer_Array_V_2_0_22_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1495                                                                                                                                                               |     33|\n",
      "|158   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__23                                                                                                                                                           |     32|\n",
      "|159   |    line_buffer_Array_V_2_0_23_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1496                                                                                                                                                               |     49|\n",
      "|160   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__24                                                                                                                                                           |     32|\n",
      "|161   |    line_buffer_Array_V_2_0_24_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1497                                                                                                                                                               |     33|\n",
      "|162   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__25                                                                                                                                                           |     32|\n",
      "|163   |    line_buffer_Array_V_2_0_25_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1498                                                                                                                                                               |     33|\n",
      "|164   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__26                                                                                                                                                           |     32|\n",
      "|165   |    line_buffer_Array_V_2_0_26_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1499                                                                                                                                                               |     33|\n",
      "|166   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__27                                                                                                                                                           |     32|\n",
      "|167   |    line_buffer_Array_V_2_0_27_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1500                                                                                                                                                               |     81|\n",
      "|168   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__28                                                                                                                                                           |     32|\n",
      "|169   |    line_buffer_Array_V_2_0_28_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1501                                                                                                                                                               |     33|\n",
      "|170   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__29                                                                                                                                                           |     32|\n",
      "|171   |    line_buffer_Array_V_2_0_29_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1502                                                                                                                                                               |     33|\n",
      "|172   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__30                                                                                                                                                           |     32|\n",
      "|173   |    line_buffer_Array_V_2_0_2_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1503                                                                                                                                                               |     33|\n",
      "|174   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__3                                                                                                                                                            |     32|\n",
      "|175   |    line_buffer_Array_V_2_0_30_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1504                                                                                                                                                               |     33|\n",
      "|176   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__31                                                                                                                                                           |     32|\n",
      "|177   |    line_buffer_Array_V_2_0_31_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1505                                                                                                                                                               |     49|\n",
      "|178   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__32                                                                                                                                                           |     32|\n",
      "|179   |    line_buffer_Array_V_2_0_3_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1506                                                                                                                                                               |     65|\n",
      "|180   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__4                                                                                                                                                            |     32|\n",
      "|181   |    line_buffer_Array_V_2_0_4_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1507                                                                                                                                                               |     33|\n",
      "|182   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__5                                                                                                                                                            |     32|\n",
      "|183   |    line_buffer_Array_V_2_0_5_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1508                                                                                                                                                               |     33|\n",
      "|184   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__6                                                                                                                                                            |     32|\n",
      "|185   |    line_buffer_Array_V_2_0_6_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1509                                                                                                                                                               |     33|\n",
      "|186   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__7                                                                                                                                                            |     32|\n",
      "|187   |    line_buffer_Array_V_2_0_7_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1510                                                                                                                                                               |     49|\n",
      "|188   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__8                                                                                                                                                            |     32|\n",
      "|189   |    line_buffer_Array_V_2_0_8_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1511                                                                                                                                                               |     33|\n",
      "|190   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__9                                                                                                                                                            |     32|\n",
      "|191   |    line_buffer_Array_V_2_0_9_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1512                                                                                                                                                               |     33|\n",
      "|192   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__10                                                                                                                                                           |     32|\n",
      "|193   |    line_buffer_Array_V_2_1_0_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1513                                                                                                                                                               |     33|\n",
      "|194   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__33                                                                                                                                                           |     32|\n",
      "|195   |    line_buffer_Array_V_2_1_10_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1514                                                                                                                                                               |     33|\n",
      "|196   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__43                                                                                                                                                           |     32|\n",
      "|197   |    line_buffer_Array_V_2_1_11_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1515                                                                                                                                                               |     65|\n",
      "|198   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__44                                                                                                                                                           |     32|\n",
      "|199   |    line_buffer_Array_V_2_1_12_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1516                                                                                                                                                               |     33|\n",
      "|200   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__45                                                                                                                                                           |     32|\n",
      "|201   |    line_buffer_Array_V_2_1_13_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1517                                                                                                                                                               |     33|\n",
      "|202   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__46                                                                                                                                                           |     32|\n",
      "|203   |    line_buffer_Array_V_2_1_14_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1518                                                                                                                                                               |     33|\n",
      "|204   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__47                                                                                                                                                           |     32|\n",
      "|205   |    line_buffer_Array_V_2_1_15_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1519                                                                                                                                                               |     49|\n",
      "|206   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__48                                                                                                                                                           |     32|\n",
      "|207   |    line_buffer_Array_V_2_1_16_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1520                                                                                                                                                               |     33|\n",
      "|208   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__49                                                                                                                                                           |     32|\n",
      "|209   |    line_buffer_Array_V_2_1_17_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1521                                                                                                                                                               |     33|\n",
      "|210   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__50                                                                                                                                                           |     32|\n",
      "|211   |    line_buffer_Array_V_2_1_18_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1522                                                                                                                                                               |     33|\n",
      "|212   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__51                                                                                                                                                           |     32|\n",
      "|213   |    line_buffer_Array_V_2_1_19_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1523                                                                                                                                                               |     65|\n",
      "|214   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__52                                                                                                                                                           |     32|\n",
      "|215   |    line_buffer_Array_V_2_1_1_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1524                                                                                                                                                               |     33|\n",
      "|216   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__34                                                                                                                                                           |     32|\n",
      "|217   |    line_buffer_Array_V_2_1_20_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1525                                                                                                                                                               |     33|\n",
      "|218   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__53                                                                                                                                                           |     32|\n",
      "|219   |    line_buffer_Array_V_2_1_21_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1526                                                                                                                                                               |     33|\n",
      "|220   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__54                                                                                                                                                           |     32|\n",
      "|221   |    line_buffer_Array_V_2_1_22_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1527                                                                                                                                                               |     33|\n",
      "|222   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__55                                                                                                                                                           |     32|\n",
      "|223   |    line_buffer_Array_V_2_1_23_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1528                                                                                                                                                               |     49|\n",
      "|224   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__56                                                                                                                                                           |     32|\n",
      "|225   |    line_buffer_Array_V_2_1_24_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1529                                                                                                                                                               |     33|\n",
      "|226   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__57                                                                                                                                                           |     32|\n",
      "|227   |    line_buffer_Array_V_2_1_25_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1530                                                                                                                                                               |     33|\n",
      "|228   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__58                                                                                                                                                           |     32|\n",
      "|229   |    line_buffer_Array_V_2_1_26_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1531                                                                                                                                                               |     33|\n",
      "|230   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__59                                                                                                                                                           |     32|\n",
      "|231   |    line_buffer_Array_V_2_1_27_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1532                                                                                                                                                               |     81|\n",
      "|232   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__60                                                                                                                                                           |     32|\n",
      "|233   |    line_buffer_Array_V_2_1_28_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1533                                                                                                                                                               |     33|\n",
      "|234   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__61                                                                                                                                                           |     32|\n",
      "|235   |    line_buffer_Array_V_2_1_29_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1534                                                                                                                                                               |     33|\n",
      "|236   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__62                                                                                                                                                           |     32|\n",
      "|237   |    line_buffer_Array_V_2_1_2_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1535                                                                                                                                                               |     33|\n",
      "|238   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__35                                                                                                                                                           |     32|\n",
      "|239   |    line_buffer_Array_V_2_1_30_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1536                                                                                                                                                               |     33|\n",
      "|240   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__63                                                                                                                                                           |     32|\n",
      "|241   |    line_buffer_Array_V_2_1_31_U                                                               |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1537                                                                                                                                                               |     49|\n",
      "|242   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core                                                                                                                                                               |     32|\n",
      "|243   |    line_buffer_Array_V_2_1_3_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1538                                                                                                                                                               |     65|\n",
      "|244   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__36                                                                                                                                                           |     32|\n",
      "|245   |    line_buffer_Array_V_2_1_4_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1539                                                                                                                                                               |     33|\n",
      "|246   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__37                                                                                                                                                           |     32|\n",
      "|247   |    line_buffer_Array_V_2_1_5_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1540                                                                                                                                                               |     33|\n",
      "|248   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__38                                                                                                                                                           |     32|\n",
      "|249   |    line_buffer_Array_V_2_1_6_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1541                                                                                                                                                               |     33|\n",
      "|250   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__39                                                                                                                                                           |     32|\n",
      "|251   |    line_buffer_Array_V_2_1_7_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1542                                                                                                                                                               |     49|\n",
      "|252   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__40                                                                                                                                                           |     32|\n",
      "|253   |    line_buffer_Array_V_2_1_8_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1543                                                                                                                                                               |     33|\n",
      "|254   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__41                                                                                                                                                           |     32|\n",
      "|255   |    line_buffer_Array_V_2_1_9_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_1544                                                                                                                                                               |     33|\n",
      "|256   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core_U  |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_line_bubvn_core__42                                                                                                                                                           |     32|\n",
      "|257   |    myproject_mul_mul_10s_16s_23_1_1_U354                                                      |myproject_mul_mul_10s_16s_23_1_1                                                                                                                                                                                                                    |   2050|\n",
      "|258   |      myproject_mul_mul_10s_16s_23_1_1_DSP48_1_U                                               |myproject_mul_mul_10s_16s_23_1_1_DSP48_1                                                                                                                                                                                                            |   2050|\n",
      "|259   |    myproject_mul_mul_16s_10s_23_1_1_U355                                                      |myproject_mul_mul_16s_10s_23_1_1                                                                                                                                                                                                                    |    172|\n",
      "|260   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1670                                                                                                                                                                                                       |    172|\n",
      "|261   |    myproject_mul_mul_16s_10s_23_1_1_U356                                                      |myproject_mul_mul_16s_10s_23_1_1_1545                                                                                                                                                                                                               |     40|\n",
      "|262   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1669                                                                                                                                                                                                       |     40|\n",
      "|263   |    myproject_mul_mul_16s_10s_23_1_1_U357                                                      |myproject_mul_mul_16s_10s_23_1_1_1546                                                                                                                                                                                                               |     39|\n",
      "|264   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1668                                                                                                                                                                                                       |     39|\n",
      "|265   |    myproject_mul_mul_16s_10s_23_1_1_U358                                                      |myproject_mul_mul_16s_10s_23_1_1_1547                                                                                                                                                                                                               |     39|\n",
      "|266   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1667                                                                                                                                                                                                       |     39|\n",
      "|267   |    myproject_mul_mul_16s_10s_23_1_1_U359                                                      |myproject_mul_mul_16s_10s_23_1_1_1548                                                                                                                                                                                                               |     40|\n",
      "|268   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1666                                                                                                                                                                                                       |     40|\n",
      "|269   |    myproject_mul_mul_16s_10s_23_1_1_U360                                                      |myproject_mul_mul_16s_10s_23_1_1_1549                                                                                                                                                                                                               |     40|\n",
      "|270   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1665                                                                                                                                                                                                       |     40|\n",
      "|271   |    myproject_mul_mul_16s_10s_23_1_1_U361                                                      |myproject_mul_mul_16s_10s_23_1_1_1550                                                                                                                                                                                                               |     39|\n",
      "|272   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1664                                                                                                                                                                                                       |     39|\n",
      "|273   |    myproject_mul_mul_16s_10s_23_1_1_U362                                                      |myproject_mul_mul_16s_10s_23_1_1_1551                                                                                                                                                                                                               |     39|\n",
      "|274   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1663                                                                                                                                                                                                       |     39|\n",
      "|275   |    myproject_mul_mul_16s_10s_23_1_1_U363                                                      |myproject_mul_mul_16s_10s_23_1_1_1552                                                                                                                                                                                                               |     40|\n",
      "|276   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1662                                                                                                                                                                                                       |     40|\n",
      "|277   |    myproject_mul_mul_16s_10s_23_1_1_U364                                                      |myproject_mul_mul_16s_10s_23_1_1_1553                                                                                                                                                                                                               |     40|\n",
      "|278   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1661                                                                                                                                                                                                       |     40|\n",
      "|279   |    myproject_mul_mul_16s_10s_23_1_1_U365                                                      |myproject_mul_mul_16s_10s_23_1_1_1554                                                                                                                                                                                                               |     39|\n",
      "|280   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1660                                                                                                                                                                                                       |     39|\n",
      "|281   |    myproject_mul_mul_16s_10s_23_1_1_U366                                                      |myproject_mul_mul_16s_10s_23_1_1_1555                                                                                                                                                                                                               |     39|\n",
      "|282   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1659                                                                                                                                                                                                       |     39|\n",
      "|283   |    myproject_mul_mul_16s_10s_23_1_1_U367                                                      |myproject_mul_mul_16s_10s_23_1_1_1556                                                                                                                                                                                                               |     40|\n",
      "|284   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1658                                                                                                                                                                                                       |     40|\n",
      "|285   |    myproject_mul_mul_16s_10s_23_1_1_U368                                                      |myproject_mul_mul_16s_10s_23_1_1_1557                                                                                                                                                                                                               |     40|\n",
      "|286   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1657                                                                                                                                                                                                       |     40|\n",
      "|287   |    myproject_mul_mul_16s_10s_23_1_1_U369                                                      |myproject_mul_mul_16s_10s_23_1_1_1558                                                                                                                                                                                                               |     39|\n",
      "|288   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1656                                                                                                                                                                                                       |     39|\n",
      "|289   |    myproject_mul_mul_16s_10s_23_1_1_U370                                                      |myproject_mul_mul_16s_10s_23_1_1_1559                                                                                                                                                                                                               |     39|\n",
      "|290   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1655                                                                                                                                                                                                       |     39|\n",
      "|291   |    myproject_mul_mul_16s_10s_23_1_1_U371                                                      |myproject_mul_mul_16s_10s_23_1_1_1560                                                                                                                                                                                                               |     40|\n",
      "|292   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1654                                                                                                                                                                                                       |     40|\n",
      "|293   |    myproject_mul_mul_16s_10s_23_1_1_U372                                                      |myproject_mul_mul_16s_10s_23_1_1_1561                                                                                                                                                                                                               |     40|\n",
      "|294   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1653                                                                                                                                                                                                       |     40|\n",
      "|295   |    myproject_mul_mul_16s_10s_23_1_1_U373                                                      |myproject_mul_mul_16s_10s_23_1_1_1562                                                                                                                                                                                                               |     39|\n",
      "|296   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1652                                                                                                                                                                                                       |     39|\n",
      "|297   |    myproject_mul_mul_16s_10s_23_1_1_U374                                                      |myproject_mul_mul_16s_10s_23_1_1_1563                                                                                                                                                                                                               |     39|\n",
      "|298   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1651                                                                                                                                                                                                       |     39|\n",
      "|299   |    myproject_mul_mul_16s_10s_23_1_1_U375                                                      |myproject_mul_mul_16s_10s_23_1_1_1564                                                                                                                                                                                                               |     40|\n",
      "|300   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1650                                                                                                                                                                                                       |     40|\n",
      "|301   |    myproject_mul_mul_16s_10s_23_1_1_U376                                                      |myproject_mul_mul_16s_10s_23_1_1_1565                                                                                                                                                                                                               |     40|\n",
      "|302   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1649                                                                                                                                                                                                       |     40|\n",
      "|303   |    myproject_mul_mul_16s_10s_23_1_1_U377                                                      |myproject_mul_mul_16s_10s_23_1_1_1566                                                                                                                                                                                                               |     39|\n",
      "|304   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1648                                                                                                                                                                                                       |     39|\n",
      "|305   |    myproject_mul_mul_16s_10s_23_1_1_U378                                                      |myproject_mul_mul_16s_10s_23_1_1_1567                                                                                                                                                                                                               |     39|\n",
      "|306   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1647                                                                                                                                                                                                       |     39|\n",
      "|307   |    myproject_mul_mul_16s_10s_23_1_1_U379                                                      |myproject_mul_mul_16s_10s_23_1_1_1568                                                                                                                                                                                                               |     40|\n",
      "|308   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1646                                                                                                                                                                                                       |     40|\n",
      "|309   |    myproject_mul_mul_16s_10s_23_1_1_U380                                                      |myproject_mul_mul_16s_10s_23_1_1_1569                                                                                                                                                                                                               |     40|\n",
      "|310   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1645                                                                                                                                                                                                       |     40|\n",
      "|311   |    myproject_mul_mul_16s_10s_23_1_1_U381                                                      |myproject_mul_mul_16s_10s_23_1_1_1570                                                                                                                                                                                                               |     39|\n",
      "|312   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1644                                                                                                                                                                                                       |     39|\n",
      "|313   |    myproject_mul_mul_16s_10s_23_1_1_U382                                                      |myproject_mul_mul_16s_10s_23_1_1_1571                                                                                                                                                                                                               |     39|\n",
      "|314   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1643                                                                                                                                                                                                       |     39|\n",
      "|315   |    myproject_mul_mul_16s_10s_23_1_1_U383                                                      |myproject_mul_mul_16s_10s_23_1_1_1572                                                                                                                                                                                                               |     40|\n",
      "|316   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1642                                                                                                                                                                                                       |     40|\n",
      "|317   |    myproject_mul_mul_16s_10s_23_1_1_U384                                                      |myproject_mul_mul_16s_10s_23_1_1_1573                                                                                                                                                                                                               |     40|\n",
      "|318   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1641                                                                                                                                                                                                       |     40|\n",
      "|319   |    myproject_mul_mul_16s_10s_23_1_1_U385                                                      |myproject_mul_mul_16s_10s_23_1_1_1574                                                                                                                                                                                                               |     39|\n",
      "|320   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1640                                                                                                                                                                                                       |     39|\n",
      "|321   |    myproject_mul_mul_16s_10s_23_1_1_U386                                                      |myproject_mul_mul_16s_10s_23_1_1_1575                                                                                                                                                                                                               |     39|\n",
      "|322   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1639                                                                                                                                                                                                       |     39|\n",
      "|323   |    myproject_mul_mul_16s_10s_23_1_1_U387                                                      |myproject_mul_mul_16s_10s_23_1_1_1576                                                                                                                                                                                                               |     40|\n",
      "|324   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1638                                                                                                                                                                                                       |     40|\n",
      "|325   |    myproject_mul_mul_16s_10s_23_1_1_U388                                                      |myproject_mul_mul_16s_10s_23_1_1_1577                                                                                                                                                                                                               |     40|\n",
      "|326   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1637                                                                                                                                                                                                       |     40|\n",
      "|327   |    myproject_mul_mul_16s_10s_23_1_1_U389                                                      |myproject_mul_mul_16s_10s_23_1_1_1578                                                                                                                                                                                                               |     39|\n",
      "|328   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1636                                                                                                                                                                                                       |     39|\n",
      "|329   |    myproject_mul_mul_16s_10s_23_1_1_U390                                                      |myproject_mul_mul_16s_10s_23_1_1_1579                                                                                                                                                                                                               |     39|\n",
      "|330   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1635                                                                                                                                                                                                       |     39|\n",
      "|331   |    myproject_mul_mul_16s_10s_23_1_1_U391                                                      |myproject_mul_mul_16s_10s_23_1_1_1580                                                                                                                                                                                                               |     40|\n",
      "|332   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1634                                                                                                                                                                                                       |     40|\n",
      "|333   |    myproject_mul_mul_16s_10s_23_1_1_U392                                                      |myproject_mul_mul_16s_10s_23_1_1_1581                                                                                                                                                                                                               |     40|\n",
      "|334   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1633                                                                                                                                                                                                       |     40|\n",
      "|335   |    myproject_mul_mul_16s_10s_23_1_1_U393                                                      |myproject_mul_mul_16s_10s_23_1_1_1582                                                                                                                                                                                                               |     39|\n",
      "|336   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1632                                                                                                                                                                                                       |     39|\n",
      "|337   |    myproject_mul_mul_16s_10s_23_1_1_U394                                                      |myproject_mul_mul_16s_10s_23_1_1_1583                                                                                                                                                                                                               |     39|\n",
      "|338   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1631                                                                                                                                                                                                       |     39|\n",
      "|339   |    myproject_mul_mul_16s_10s_23_1_1_U395                                                      |myproject_mul_mul_16s_10s_23_1_1_1584                                                                                                                                                                                                               |     40|\n",
      "|340   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1630                                                                                                                                                                                                       |     40|\n",
      "|341   |    myproject_mul_mul_16s_10s_23_1_1_U396                                                      |myproject_mul_mul_16s_10s_23_1_1_1585                                                                                                                                                                                                               |     40|\n",
      "|342   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1629                                                                                                                                                                                                       |     40|\n",
      "|343   |    myproject_mul_mul_16s_10s_23_1_1_U397                                                      |myproject_mul_mul_16s_10s_23_1_1_1586                                                                                                                                                                                                               |     39|\n",
      "|344   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1628                                                                                                                                                                                                       |     39|\n",
      "|345   |    myproject_mul_mul_16s_10s_23_1_1_U398                                                      |myproject_mul_mul_16s_10s_23_1_1_1587                                                                                                                                                                                                               |     39|\n",
      "|346   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1627                                                                                                                                                                                                       |     39|\n",
      "|347   |    myproject_mul_mul_16s_10s_23_1_1_U399                                                      |myproject_mul_mul_16s_10s_23_1_1_1588                                                                                                                                                                                                               |     40|\n",
      "|348   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1626                                                                                                                                                                                                       |     40|\n",
      "|349   |    myproject_mul_mul_16s_10s_23_1_1_U400                                                      |myproject_mul_mul_16s_10s_23_1_1_1589                                                                                                                                                                                                               |     40|\n",
      "|350   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1625                                                                                                                                                                                                       |     40|\n",
      "|351   |    myproject_mul_mul_16s_10s_23_1_1_U401                                                      |myproject_mul_mul_16s_10s_23_1_1_1590                                                                                                                                                                                                               |     39|\n",
      "|352   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1624                                                                                                                                                                                                       |     39|\n",
      "|353   |    myproject_mul_mul_16s_10s_23_1_1_U402                                                      |myproject_mul_mul_16s_10s_23_1_1_1591                                                                                                                                                                                                               |     39|\n",
      "|354   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1623                                                                                                                                                                                                       |     39|\n",
      "|355   |    myproject_mul_mul_16s_10s_23_1_1_U403                                                      |myproject_mul_mul_16s_10s_23_1_1_1592                                                                                                                                                                                                               |     40|\n",
      "|356   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1622                                                                                                                                                                                                       |     40|\n",
      "|357   |    myproject_mul_mul_16s_10s_23_1_1_U404                                                      |myproject_mul_mul_16s_10s_23_1_1_1593                                                                                                                                                                                                               |     40|\n",
      "|358   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1621                                                                                                                                                                                                       |     40|\n",
      "|359   |    myproject_mul_mul_16s_10s_23_1_1_U405                                                      |myproject_mul_mul_16s_10s_23_1_1_1594                                                                                                                                                                                                               |     39|\n",
      "|360   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1620                                                                                                                                                                                                       |     39|\n",
      "|361   |    myproject_mul_mul_16s_10s_23_1_1_U406                                                      |myproject_mul_mul_16s_10s_23_1_1_1595                                                                                                                                                                                                               |     39|\n",
      "|362   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1619                                                                                                                                                                                                       |     39|\n",
      "|363   |    myproject_mul_mul_16s_10s_23_1_1_U407                                                      |myproject_mul_mul_16s_10s_23_1_1_1596                                                                                                                                                                                                               |     40|\n",
      "|364   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1618                                                                                                                                                                                                       |     40|\n",
      "|365   |    myproject_mul_mul_16s_10s_23_1_1_U408                                                      |myproject_mul_mul_16s_10s_23_1_1_1597                                                                                                                                                                                                               |     40|\n",
      "|366   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1617                                                                                                                                                                                                       |     40|\n",
      "|367   |    myproject_mul_mul_16s_10s_23_1_1_U409                                                      |myproject_mul_mul_16s_10s_23_1_1_1598                                                                                                                                                                                                               |     39|\n",
      "|368   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1616                                                                                                                                                                                                       |     39|\n",
      "|369   |    myproject_mul_mul_16s_10s_23_1_1_U410                                                      |myproject_mul_mul_16s_10s_23_1_1_1599                                                                                                                                                                                                               |     39|\n",
      "|370   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1615                                                                                                                                                                                                       |     39|\n",
      "|371   |    myproject_mul_mul_16s_10s_23_1_1_U411                                                      |myproject_mul_mul_16s_10s_23_1_1_1600                                                                                                                                                                                                               |     40|\n",
      "|372   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1614                                                                                                                                                                                                       |     40|\n",
      "|373   |    myproject_mul_mul_16s_10s_23_1_1_U412                                                      |myproject_mul_mul_16s_10s_23_1_1_1601                                                                                                                                                                                                               |     40|\n",
      "|374   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1613                                                                                                                                                                                                       |     40|\n",
      "|375   |    myproject_mul_mul_16s_10s_23_1_1_U413                                                      |myproject_mul_mul_16s_10s_23_1_1_1602                                                                                                                                                                                                               |     39|\n",
      "|376   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1612                                                                                                                                                                                                       |     39|\n",
      "|377   |    myproject_mul_mul_16s_10s_23_1_1_U414                                                      |myproject_mul_mul_16s_10s_23_1_1_1603                                                                                                                                                                                                               |     39|\n",
      "|378   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1611                                                                                                                                                                                                       |     39|\n",
      "|379   |    myproject_mul_mul_16s_10s_23_1_1_U415                                                      |myproject_mul_mul_16s_10s_23_1_1_1604                                                                                                                                                                                                               |     40|\n",
      "|380   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2_1610                                                                                                                                                                                                       |     40|\n",
      "|381   |    myproject_mul_mul_16s_10s_23_1_1_U416                                                      |myproject_mul_mul_16s_10s_23_1_1_1605                                                                                                                                                                                                               |     40|\n",
      "|382   |      myproject_mul_mul_16s_10s_23_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_10s_23_1_1_DSP48_2                                                                                                                                                                                                            |     40|\n",
      "|383   |    myproject_mul_mul_16s_7s_23_1_1_U417                                                       |myproject_mul_mul_16s_7s_23_1_1                                                                                                                                                                                                                     |     39|\n",
      "|384   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_3_U                                                |myproject_mul_mul_16s_7s_23_1_1_DSP48_3                                                                                                                                                                                                             |     39|\n",
      "|385   |    myproject_mux_325_16_1_1_U350                                                              |myproject_mux_325_16_1_1_1606                                                                                                                                                                                                                       |    208|\n",
      "|386   |    myproject_mux_325_16_1_1_U351                                                              |myproject_mux_325_16_1_1_1607                                                                                                                                                                                                                       |    208|\n",
      "|387   |    myproject_mux_325_16_1_1_U352                                                              |myproject_mux_325_16_1_1_1608                                                                                                                                                                                                                       |    208|\n",
      "|388   |    myproject_mux_325_16_1_1_U353                                                              |myproject_mux_325_16_1_1_1609                                                                                                                                                                                                                       |    208|\n",
      "|389   |    w9_V_U                                                                                     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V                                                                                                                                                                          |     15|\n",
      "|390   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U         |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom                                                                                                                                                                      |     15|\n",
      "|391   |  dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0                           |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_s                                                                                                                                                                                   | 196304|\n",
      "|392   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884              |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s                                                                                                                                                                                    | 161062|\n",
      "|393   |      trunc_ln708_318_reg_115010_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel                                                             |      8|\n",
      "|394   |      trunc_ln708_336_reg_115070_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__8                                                          |      8|\n",
      "|395   |      trunc_ln708_345_reg_115100_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__4                                                          |      8|\n",
      "|396   |      trunc_ln708_354_reg_115130_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__7                                                          |      8|\n",
      "|397   |      trunc_ln708_363_reg_115160_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_390_reg_115250_reg_funnel__4                                                          |      8|\n",
      "|398   |      trunc_ln708_372_reg_115190_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__1                                                          |      8|\n",
      "|399   |      trunc_ln708_381_reg_115220_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__10                                                         |      8|\n",
      "|400   |      trunc_ln708_390_reg_115250_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_390_reg_115250_reg_funnel                                                             |      8|\n",
      "|401   |      trunc_ln708_399_reg_115280_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__2                                                          |      8|\n",
      "|402   |      trunc_ln708_408_reg_115310_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_390_reg_115250_reg_funnel__2                                                          |      8|\n",
      "|403   |      trunc_ln708_417_reg_115340_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__3                                                          |      8|\n",
      "|404   |      trunc_ln708_313_reg_114990_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__11                                                         |      8|\n",
      "|405   |      trunc_ln708_314_reg_114995_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__9                                                          |      8|\n",
      "|406   |      trunc_ln_reg_114470_reg                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__6                                                          |      8|\n",
      "|407   |      trunc_ln708_192_reg_114590_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_390_reg_115250_reg_funnel__1                                                          |      8|\n",
      "|408   |      trunc_ln708_183_reg_114560_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_390_reg_115250_reg_funnel__3                                                          |      8|\n",
      "|409   |      trunc_ln708_174_reg_114530_reg                                                           |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/trunc_ln708_318_reg_115010_reg_funnel__5                                                          |      8|\n",
      "|410   |      myproject_mul_mul_16s_8s_23_1_1_U1001                                                    |myproject_mul_mul_16s_8s_23_1_1                                                                                                                                                                                                                     |     44|\n",
      "|411   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1481                                                                                                                                                                                                        |     44|\n",
      "|412   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__104  |      8|\n",
      "|413   |      myproject_mul_mul_16s_8s_23_1_1_U1002                                                    |myproject_mul_mul_16s_8s_23_1_1_980                                                                                                                                                                                                                 |     45|\n",
      "|414   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1480                                                                                                                                                                                                        |     45|\n",
      "|415   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__50   |      8|\n",
      "|416   |      myproject_mul_mul_16s_8s_23_1_1_U1003                                                    |myproject_mul_mul_16s_8s_23_1_1_981                                                                                                                                                                                                                 |     70|\n",
      "|417   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1479                                                                                                                                                                                                        |     70|\n",
      "|418   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__72   |      8|\n",
      "|419   |      myproject_mul_mul_16s_8s_23_1_1_U1005                                                    |myproject_mul_mul_16s_8s_23_1_1_982                                                                                                                                                                                                                 |     66|\n",
      "|420   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1478                                                                                                                                                                                                        |     66|\n",
      "|421   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__28  |      8|\n",
      "|422   |      myproject_mul_mul_16s_8s_23_1_1_U1006                                                    |myproject_mul_mul_16s_8s_23_1_1_983                                                                                                                                                                                                                 |     44|\n",
      "|423   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1477                                                                                                                                                                                                        |     44|\n",
      "|424   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__24   |      8|\n",
      "|425   |      myproject_mul_mul_16s_8s_23_1_1_U1007                                                    |myproject_mul_mul_16s_8s_23_1_1_984                                                                                                                                                                                                                 |     30|\n",
      "|426   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1476                                                                                                                                                                                                        |     30|\n",
      "|427   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__43   |      8|\n",
      "|428   |      myproject_mul_mul_16s_8s_23_1_1_U1008                                                    |myproject_mul_mul_16s_8s_23_1_1_985                                                                                                                                                                                                                 |     36|\n",
      "|429   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1475                                                                                                                                                                                                        |     36|\n",
      "|430   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__32  |      8|\n",
      "|431   |      myproject_mul_mul_16s_8s_23_1_1_U1009                                                    |myproject_mul_mul_16s_8s_23_1_1_986                                                                                                                                                                                                                 |     73|\n",
      "|432   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1474                                                                                                                                                                                                        |     73|\n",
      "|433   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__70  |      8|\n",
      "|434   |      myproject_mul_mul_16s_8s_23_1_1_U1010                                                    |myproject_mul_mul_16s_8s_23_1_1_987                                                                                                                                                                                                                 |     30|\n",
      "|435   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1473                                                                                                                                                                                                        |     30|\n",
      "|436   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__3    |      8|\n",
      "|437   |      myproject_mul_mul_16s_8s_23_1_1_U1011                                                    |myproject_mul_mul_16s_8s_23_1_1_988                                                                                                                                                                                                                 |     28|\n",
      "|438   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1472                                                                                                                                                                                                        |     28|\n",
      "|439   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__97   |      8|\n",
      "|440   |      myproject_mul_mul_16s_8s_23_1_1_U1012                                                    |myproject_mul_mul_16s_8s_23_1_1_989                                                                                                                                                                                                                 |     64|\n",
      "|441   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1471                                                                                                                                                                                                        |     64|\n",
      "|442   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__106  |      8|\n",
      "|443   |      myproject_mul_mul_16s_8s_23_1_1_U1013                                                    |myproject_mul_mul_16s_8s_23_1_1_990                                                                                                                                                                                                                 |     54|\n",
      "|444   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1470                                                                                                                                                                                                        |     54|\n",
      "|445   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__13  |      8|\n",
      "|446   |      myproject_mul_mul_16s_8s_23_1_1_U1014                                                    |myproject_mul_mul_16s_8s_23_1_1_991                                                                                                                                                                                                                 |     55|\n",
      "|447   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1469                                                                                                                                                                                                        |     55|\n",
      "|448   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__27  |      8|\n",
      "|449   |      myproject_mul_mul_16s_8s_23_1_1_U1015                                                    |myproject_mul_mul_16s_8s_23_1_1_992                                                                                                                                                                                                                 |     48|\n",
      "|450   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1468                                                                                                                                                                                                        |     48|\n",
      "|451   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__84   |      8|\n",
      "|452   |      myproject_mul_mul_16s_8s_23_1_1_U1016                                                    |myproject_mul_mul_16s_8s_23_1_1_993                                                                                                                                                                                                                 |     35|\n",
      "|453   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1467                                                                                                                                                                                                        |     35|\n",
      "|454   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__80   |      8|\n",
      "|455   |      myproject_mul_mul_16s_8s_23_1_1_U1017                                                    |myproject_mul_mul_16s_8s_23_1_1_994                                                                                                                                                                                                                 |     36|\n",
      "|456   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1466                                                                                                                                                                                                        |     36|\n",
      "|457   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__29  |      8|\n",
      "|458   |      myproject_mul_mul_16s_8s_23_1_1_U1018                                                    |myproject_mul_mul_16s_8s_23_1_1_995                                                                                                                                                                                                                 |     27|\n",
      "|459   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1465                                                                                                                                                                                                        |     27|\n",
      "|460   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__69  |      8|\n",
      "|461   |      myproject_mul_mul_16s_8s_23_1_1_U1019                                                    |myproject_mul_mul_16s_8s_23_1_1_996                                                                                                                                                                                                                 |     22|\n",
      "|462   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1464                                                                                                                                                                                                        |     22|\n",
      "|463   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__30   |      8|\n",
      "|464   |      myproject_mul_mul_16s_8s_23_1_1_U1020                                                    |myproject_mul_mul_16s_8s_23_1_1_997                                                                                                                                                                                                                 |     28|\n",
      "|465   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1463                                                                                                                                                                                                        |     28|\n",
      "|466   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__78   |      8|\n",
      "|467   |      myproject_mul_mul_16s_8s_23_1_1_U1021                                                    |myproject_mul_mul_16s_8s_23_1_1_998                                                                                                                                                                                                                 |     52|\n",
      "|468   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1462                                                                                                                                                                                                        |     52|\n",
      "|469   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__55   |      8|\n",
      "|470   |      myproject_mul_mul_16s_8s_23_1_1_U1023                                                    |myproject_mul_mul_16s_8s_23_1_1_999                                                                                                                                                                                                                 |     42|\n",
      "|471   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1461                                                                                                                                                                                                        |     42|\n",
      "|472   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__5   |      8|\n",
      "|473   |      myproject_mul_mul_16s_8s_23_1_1_U1024                                                    |myproject_mul_mul_16s_8s_23_1_1_1000                                                                                                                                                                                                                |     33|\n",
      "|474   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1460                                                                                                                                                                                                        |     33|\n",
      "|475   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__37   |      8|\n",
      "|476   |      myproject_mul_mul_16s_8s_23_1_1_U1025                                                    |myproject_mul_mul_16s_8s_23_1_1_1001                                                                                                                                                                                                                |     12|\n",
      "|477   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1459                                                                                                                                                                                                        |     12|\n",
      "|478   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__4    |      8|\n",
      "|479   |      myproject_mul_mul_16s_8s_23_1_1_U1026                                                    |myproject_mul_mul_16s_8s_23_1_1_1002                                                                                                                                                                                                                |     18|\n",
      "|480   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1458                                                                                                                                                                                                        |     18|\n",
      "|481   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__9   |      8|\n",
      "|482   |      myproject_mul_mul_16s_8s_23_1_1_U1027                                                    |myproject_mul_mul_16s_8s_23_1_1_1003                                                                                                                                                                                                                |     51|\n",
      "|483   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1457                                                                                                                                                                                                        |     51|\n",
      "|484   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__46  |      8|\n",
      "|485   |      myproject_mul_mul_16s_8s_23_1_1_U1028                                                    |myproject_mul_mul_16s_8s_23_1_1_1004                                                                                                                                                                                                                |     22|\n",
      "|486   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1456                                                                                                                                                                                                        |     22|\n",
      "|487   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__83   |      8|\n",
      "|488   |      myproject_mul_mul_16s_8s_23_1_1_U1029                                                    |myproject_mul_mul_16s_8s_23_1_1_1005                                                                                                                                                                                                                |     16|\n",
      "|489   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1455                                                                                                                                                                                                        |     16|\n",
      "|490   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__69   |      8|\n",
      "|491   |      myproject_mul_mul_16s_8s_23_1_1_U1030                                                    |myproject_mul_mul_16s_8s_23_1_1_1006                                                                                                                                                                                                                |     49|\n",
      "|492   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1454                                                                                                                                                                                                        |     49|\n",
      "|493   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__81   |      8|\n",
      "|494   |      myproject_mul_mul_16s_8s_23_1_1_U1032                                                    |myproject_mul_mul_16s_8s_23_1_1_1007                                                                                                                                                                                                                |     54|\n",
      "|495   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1453                                                                                                                                                                                                        |     54|\n",
      "|496   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__22  |      8|\n",
      "|497   |      myproject_mul_mul_16s_8s_23_1_1_U1033                                                    |myproject_mul_mul_16s_8s_23_1_1_1008                                                                                                                                                                                                                |     30|\n",
      "|498   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1452                                                                                                                                                                                                        |     30|\n",
      "|499   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__88   |      8|\n",
      "|500   |      myproject_mul_mul_16s_8s_23_1_1_U1034                                                    |myproject_mul_mul_16s_8s_23_1_1_1009                                                                                                                                                                                                                |     14|\n",
      "|501   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1451                                                                                                                                                                                                        |     14|\n",
      "|502   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__58   |      8|\n",
      "|503   |      myproject_mul_mul_16s_8s_23_1_1_U1035                                                    |myproject_mul_mul_16s_8s_23_1_1_1010                                                                                                                                                                                                                |     20|\n",
      "|504   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1450                                                                                                                                                                                                        |     20|\n",
      "|505   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__24  |      8|\n",
      "|506   |      myproject_mul_mul_16s_8s_23_1_1_U1036                                                    |myproject_mul_mul_16s_8s_23_1_1_1011                                                                                                                                                                                                                |     47|\n",
      "|507   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1449                                                                                                                                                                                                        |     47|\n",
      "|508   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__62  |      8|\n",
      "|509   |      myproject_mul_mul_16s_8s_23_1_1_U1037                                                    |myproject_mul_mul_16s_8s_23_1_1_1012                                                                                                                                                                                                                |     19|\n",
      "|510   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1448                                                                                                                                                                                                        |     19|\n",
      "|511   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__64   |      8|\n",
      "|512   |      myproject_mul_mul_16s_8s_23_1_1_U1038                                                    |myproject_mul_mul_16s_8s_23_1_1_1013                                                                                                                                                                                                                |     17|\n",
      "|513   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1447                                                                                                                                                                                                        |     17|\n",
      "|514   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__90   |      8|\n",
      "|515   |      myproject_mul_mul_16s_8s_23_1_1_U1039                                                    |myproject_mul_mul_16s_8s_23_1_1_1014                                                                                                                                                                                                                |     43|\n",
      "|516   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1446                                                                                                                                                                                                        |     43|\n",
      "|517   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__39   |      8|\n",
      "|518   |      myproject_mul_mul_16s_8s_23_1_1_U1041                                                    |myproject_mul_mul_16s_8s_23_1_1_1015                                                                                                                                                                                                                |     66|\n",
      "|519   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1445                                                                                                                                                                                                        |     66|\n",
      "|520   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__72  |      8|\n",
      "|521   |      myproject_mul_mul_16s_8s_23_1_1_U1042                                                    |myproject_mul_mul_16s_8s_23_1_1_1016                                                                                                                                                                                                                |     57|\n",
      "|522   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1444                                                                                                                                                                                                        |     57|\n",
      "|523   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__7    |      8|\n",
      "|524   |      myproject_mul_mul_16s_8s_23_1_1_U1043                                                    |myproject_mul_mul_16s_8s_23_1_1_1017                                                                                                                                                                                                                |     40|\n",
      "|525   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1443                                                                                                                                                                                                        |     40|\n",
      "|526   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__61   |      8|\n",
      "|527   |      myproject_mul_mul_16s_8s_23_1_1_U1044                                                    |myproject_mul_mul_16s_8s_23_1_1_1018                                                                                                                                                                                                                |     38|\n",
      "|528   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1442                                                                                                                                                                                                        |     38|\n",
      "|529   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__75  |      8|\n",
      "|530   |      myproject_mul_mul_16s_8s_23_1_1_U1045                                                    |myproject_mul_mul_16s_8s_23_1_1_1019                                                                                                                                                                                                                |     65|\n",
      "|531   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1441                                                                                                                                                                                                        |     65|\n",
      "|532   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__34  |      8|\n",
      "|533   |      myproject_mul_mul_16s_8s_23_1_1_U1046                                                    |myproject_mul_mul_16s_8s_23_1_1_1020                                                                                                                                                                                                                |     38|\n",
      "|534   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1440                                                                                                                                                                                                        |     38|\n",
      "|535   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__16   |      8|\n",
      "|536   |      myproject_mul_mul_16s_8s_23_1_1_U1047                                                    |myproject_mul_mul_16s_8s_23_1_1_1021                                                                                                                                                                                                                |     40|\n",
      "|537   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1439                                                                                                                                                                                                        |     40|\n",
      "|538   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__100  |      8|\n",
      "|539   |      myproject_mul_mul_16s_8s_23_1_1_U1048                                                    |myproject_mul_mul_16s_8s_23_1_1_1022                                                                                                                                                                                                                |     70|\n",
      "|540   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1438                                                                                                                                                                                                        |     70|\n",
      "|541   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__91   |      8|\n",
      "|542   |      myproject_mul_mul_16s_8s_23_1_1_U1050                                                    |myproject_mul_mul_16s_8s_23_1_1_1023                                                                                                                                                                                                                |     49|\n",
      "|543   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1437                                                                                                                                                                                                        |     49|\n",
      "|544   |      myproject_mul_mul_16s_8s_23_1_1_U1051                                                    |myproject_mul_mul_16s_8s_23_1_1_1024                                                                                                                                                                                                                |   6666|\n",
      "|545   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1436                                                                                                                                                                                                        |   6666|\n",
      "|546   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__19   |      8|\n",
      "|547   |      myproject_mul_mul_16s_8s_23_1_1_U1052                                                    |myproject_mul_mul_16s_8s_23_1_1_1025                                                                                                                                                                                                                |      1|\n",
      "|548   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1435                                                                                                                                                                                                        |      1|\n",
      "|549   |      myproject_mul_mul_16s_8s_23_1_1_U1053                                                    |myproject_mul_mul_16s_8s_23_1_1_1026                                                                                                                                                                                                                |      2|\n",
      "|550   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1434                                                                                                                                                                                                        |      2|\n",
      "|551   |      myproject_mul_mul_16s_8s_23_1_1_U1054                                                    |myproject_mul_mul_16s_8s_23_1_1_1027                                                                                                                                                                                                                |     32|\n",
      "|552   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1433                                                                                                                                                                                                        |     32|\n",
      "|553   |      myproject_mul_mul_16s_8s_23_1_1_U1055                                                    |myproject_mul_mul_16s_8s_23_1_1_1028                                                                                                                                                                                                                |      8|\n",
      "|554   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1432                                                                                                                                                                                                        |      8|\n",
      "|555   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__2    |      8|\n",
      "|556   |      myproject_mul_mul_16s_8s_23_1_1_U1056                                                    |myproject_mul_mul_16s_8s_23_1_1_1029                                                                                                                                                                                                                |      9|\n",
      "|557   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1431                                                                                                                                                                                                        |      9|\n",
      "|558   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__27   |      8|\n",
      "|559   |      myproject_mul_mul_16s_8s_23_1_1_U1057                                                    |myproject_mul_mul_16s_8s_23_1_1_1030                                                                                                                                                                                                                |     39|\n",
      "|560   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1430                                                                                                                                                                                                        |     39|\n",
      "|561   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__36   |      8|\n",
      "|562   |      myproject_mul_mul_16s_8s_23_1_1_U1059                                                    |myproject_mul_mul_16s_8s_23_1_1_1031                                                                                                                                                                                                                |     95|\n",
      "|563   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1429                                                                                                                                                                                                        |     95|\n",
      "|564   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel      |      8|\n",
      "|565   |      myproject_mul_mul_16s_8s_23_1_1_U1060                                                    |myproject_mul_mul_16s_8s_23_1_1_1032                                                                                                                                                                                                                |     60|\n",
      "|566   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1428                                                                                                                                                                                                        |     60|\n",
      "|567   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__12   |      8|\n",
      "|568   |      myproject_mul_mul_16s_8s_23_1_1_U1061                                                    |myproject_mul_mul_16s_8s_23_1_1_1033                                                                                                                                                                                                                |     43|\n",
      "|569   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1427                                                                                                                                                                                                        |     43|\n",
      "|570   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__66   |      8|\n",
      "|571   |      myproject_mul_mul_16s_8s_23_1_1_U1062                                                    |myproject_mul_mul_16s_8s_23_1_1_1034                                                                                                                                                                                                                |     46|\n",
      "|572   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1426                                                                                                                                                                                                        |     46|\n",
      "|573   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__40  |      8|\n",
      "|574   |      myproject_mul_mul_16s_8s_23_1_1_U1063                                                    |myproject_mul_mul_16s_8s_23_1_1_1035                                                                                                                                                                                                                |     81|\n",
      "|575   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1425                                                                                                                                                                                                        |     81|\n",
      "|576   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__36  |      8|\n",
      "|577   |      myproject_mul_mul_16s_8s_23_1_1_U1064                                                    |myproject_mul_mul_16s_8s_23_1_1_1036                                                                                                                                                                                                                |     39|\n",
      "|578   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1424                                                                                                                                                                                                        |     39|\n",
      "|579   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__73   |      8|\n",
      "|580   |      myproject_mul_mul_16s_8s_23_1_1_U1065                                                    |myproject_mul_mul_16s_8s_23_1_1_1037                                                                                                                                                                                                                |     46|\n",
      "|581   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1423                                                                                                                                                                                                        |     46|\n",
      "|582   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__13   |      8|\n",
      "|583   |      myproject_mul_mul_16s_8s_23_1_1_U1066                                                    |myproject_mul_mul_16s_8s_23_1_1_1038                                                                                                                                                                                                                |     72|\n",
      "|584   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1422                                                                                                                                                                                                        |     72|\n",
      "|585   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__2    |      8|\n",
      "|586   |      myproject_mul_mul_16s_8s_23_1_1_U1068                                                    |myproject_mul_mul_16s_8s_23_1_1_1039                                                                                                                                                                                                                |     76|\n",
      "|587   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1421                                                                                                                                                                                                        |     76|\n",
      "|588   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__64  |      8|\n",
      "|589   |      myproject_mul_mul_16s_8s_23_1_1_U1069                                                    |myproject_mul_mul_16s_8s_23_1_1_1040                                                                                                                                                                                                                |     39|\n",
      "|590   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1420                                                                                                                                                                                                        |     39|\n",
      "|591   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__98   |      8|\n",
      "|592   |      myproject_mul_mul_16s_8s_23_1_1_U1070                                                    |myproject_mul_mul_16s_8s_23_1_1_1041                                                                                                                                                                                                                |     25|\n",
      "|593   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1419                                                                                                                                                                                                        |     25|\n",
      "|594   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__46   |      8|\n",
      "|595   |      myproject_mul_mul_16s_8s_23_1_1_U1071                                                    |myproject_mul_mul_16s_8s_23_1_1_1042                                                                                                                                                                                                                |     25|\n",
      "|596   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1418                                                                                                                                                                                                        |     25|\n",
      "|597   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__66  |      8|\n",
      "|598   |      myproject_mul_mul_16s_8s_23_1_1_U1072                                                    |myproject_mul_mul_16s_8s_23_1_1_1043                                                                                                                                                                                                                |     65|\n",
      "|599   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1417                                                                                                                                                                                                        |     65|\n",
      "|600   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__25  |      8|\n",
      "|601   |      myproject_mul_mul_16s_8s_23_1_1_U1073                                                    |myproject_mul_mul_16s_8s_23_1_1_1044                                                                                                                                                                                                                |     30|\n",
      "|602   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1416                                                                                                                                                                                                        |     30|\n",
      "|603   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__87   |      8|\n",
      "|604   |      myproject_mul_mul_16s_8s_23_1_1_U1074                                                    |myproject_mul_mul_16s_8s_23_1_1_1045                                                                                                                                                                                                                |     29|\n",
      "|605   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1415                                                                                                                                                                                                        |     29|\n",
      "|606   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__40   |      8|\n",
      "|607   |      myproject_mul_mul_16s_8s_23_1_1_U1075                                                    |myproject_mul_mul_16s_8s_23_1_1_1046                                                                                                                                                                                                                |     59|\n",
      "|608   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1414                                                                                                                                                                                                        |     59|\n",
      "|609   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__59   |      8|\n",
      "|610   |      myproject_mul_mul_16s_8s_23_1_1_U1077                                                    |myproject_mul_mul_16s_8s_23_1_1_1047                                                                                                                                                                                                                |     56|\n",
      "|611   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1413                                                                                                                                                                                                        |     56|\n",
      "|612   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__18  |      8|\n",
      "|613   |      myproject_mul_mul_16s_8s_23_1_1_U1078                                                    |myproject_mul_mul_16s_8s_23_1_1_1048                                                                                                                                                                                                                |     26|\n",
      "|614   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1412                                                                                                                                                                                                        |     26|\n",
      "|615   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__24   |      8|\n",
      "|616   |      myproject_mul_mul_16s_8s_23_1_1_U1079                                                    |myproject_mul_mul_16s_8s_23_1_1_1049                                                                                                                                                                                                                |      8|\n",
      "|617   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1411                                                                                                                                                                                                        |      8|\n",
      "|618   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__7    |      8|\n",
      "|619   |      myproject_mul_mul_16s_8s_23_1_1_U1080                                                    |myproject_mul_mul_16s_8s_23_1_1_1050                                                                                                                                                                                                                |      9|\n",
      "|620   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1410                                                                                                                                                                                                        |      9|\n",
      "|621   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__20  |      8|\n",
      "|622   |      myproject_mul_mul_16s_8s_23_1_1_U1081                                                    |myproject_mul_mul_16s_8s_23_1_1_1051                                                                                                                                                                                                                |     39|\n",
      "|623   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1409                                                                                                                                                                                                        |     39|\n",
      "|624   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__8   |      8|\n",
      "|625   |      myproject_mul_mul_16s_8s_23_1_1_U1082                                                    |myproject_mul_mul_16s_8s_23_1_1_1052                                                                                                                                                                                                                |      8|\n",
      "|626   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1408                                                                                                                                                                                                        |      8|\n",
      "|627   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__32   |      8|\n",
      "|628   |      myproject_mul_mul_16s_8s_23_1_1_U1083                                                    |myproject_mul_mul_16s_8s_23_1_1_1053                                                                                                                                                                                                                |      9|\n",
      "|629   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1407                                                                                                                                                                                                        |      9|\n",
      "|630   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__11   |      8|\n",
      "|631   |      myproject_mul_mul_16s_8s_23_1_1_U1084                                                    |myproject_mul_mul_16s_8s_23_1_1_1054                                                                                                                                                                                                                |     39|\n",
      "|632   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1406                                                                                                                                                                                                        |     39|\n",
      "|633   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__12   |      8|\n",
      "|634   |      myproject_mul_mul_16s_8s_23_1_1_U1086                                                    |myproject_mul_mul_16s_8s_23_1_1_1055                                                                                                                                                                                                                |     71|\n",
      "|635   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1405                                                                                                                                                                                                        |     71|\n",
      "|636   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__60  |      8|\n",
      "|637   |      myproject_mul_mul_16s_8s_23_1_1_U1087                                                    |myproject_mul_mul_16s_8s_23_1_1_1056                                                                                                                                                                                                                |     38|\n",
      "|638   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1404                                                                                                                                                                                                        |     38|\n",
      "|639   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__86   |      8|\n",
      "|640   |      myproject_mul_mul_16s_8s_23_1_1_U1088                                                    |myproject_mul_mul_16s_8s_23_1_1_1057                                                                                                                                                                                                                |     24|\n",
      "|641   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1403                                                                                                                                                                                                        |     24|\n",
      "|642   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__41   |      8|\n",
      "|643   |      myproject_mul_mul_16s_8s_23_1_1_U1089                                                    |myproject_mul_mul_16s_8s_23_1_1_1058                                                                                                                                                                                                                |     33|\n",
      "|644   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1402                                                                                                                                                                                                        |     33|\n",
      "|645   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__63  |      8|\n",
      "|646   |      myproject_mul_mul_16s_8s_23_1_1_U1090                                                    |myproject_mul_mul_16s_8s_23_1_1_1059                                                                                                                                                                                                                |     54|\n",
      "|647   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1401                                                                                                                                                                                                        |     54|\n",
      "|648   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__23  |      8|\n",
      "|649   |      myproject_mul_mul_16s_8s_23_1_1_U1091                                                    |myproject_mul_mul_16s_8s_23_1_1_1060                                                                                                                                                                                                                |     22|\n",
      "|650   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1400                                                                                                                                                                                                        |     22|\n",
      "|651   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__15   |      8|\n",
      "|652   |      myproject_mul_mul_16s_8s_23_1_1_U1092                                                    |myproject_mul_mul_16s_8s_23_1_1_1061                                                                                                                                                                                                                |     23|\n",
      "|653   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1399                                                                                                                                                                                                        |     23|\n",
      "|654   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__105  |      8|\n",
      "|655   |      myproject_mul_mul_16s_8s_23_1_1_U1093                                                    |myproject_mul_mul_16s_8s_23_1_1_1062                                                                                                                                                                                                                |     56|\n",
      "|656   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1398                                                                                                                                                                                                        |     56|\n",
      "|657   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__19   |      8|\n",
      "|658   |      myproject_mul_mul_16s_8s_23_1_1_U1095                                                    |myproject_mul_mul_16s_8s_23_1_1_1063                                                                                                                                                                                                                |     56|\n",
      "|659   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1397                                                                                                                                                                                                        |     56|\n",
      "|660   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel      |      8|\n",
      "|661   |      myproject_mul_mul_16s_8s_23_1_1_U1096                                                    |myproject_mul_mul_16s_8s_23_1_1_1064                                                                                                                                                                                                                |     26|\n",
      "|662   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1396                                                                                                                                                                                                        |     26|\n",
      "|663   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__8    |      8|\n",
      "|664   |      myproject_mul_mul_16s_8s_23_1_1_U1097                                                    |myproject_mul_mul_16s_8s_23_1_1_1065                                                                                                                                                                                                                |      8|\n",
      "|665   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1395                                                                                                                                                                                                        |      8|\n",
      "|666   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__22   |      8|\n",
      "|667   |      myproject_mul_mul_16s_8s_23_1_1_U1098                                                    |myproject_mul_mul_16s_8s_23_1_1_1066                                                                                                                                                                                                                |      9|\n",
      "|668   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1394                                                                                                                                                                                                        |      9|\n",
      "|669   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__2   |      8|\n",
      "|670   |      myproject_mul_mul_16s_8s_23_1_1_U1099                                                    |myproject_mul_mul_16s_8s_23_1_1_1067                                                                                                                                                                                                                |     39|\n",
      "|671   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1393                                                                                                                                                                                                        |     39|\n",
      "|672   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__11  |      8|\n",
      "|673   |      myproject_mul_mul_16s_8s_23_1_1_U1100                                                    |myproject_mul_mul_16s_8s_23_1_1_1068                                                                                                                                                                                                                |   6678|\n",
      "|674   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1392                                                                                                                                                                                                        |   6678|\n",
      "|675   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__29   |      8|\n",
      "|676   |      myproject_mul_mul_16s_8s_23_1_1_U1101                                                    |myproject_mul_mul_16s_8s_23_1_1_1069                                                                                                                                                                                                                |   6702|\n",
      "|677   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1391                                                                                                                                                                                                        |   6702|\n",
      "|678   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__5    |      8|\n",
      "|679   |      myproject_mul_mul_16s_8s_23_1_1_U1102                                                    |myproject_mul_mul_16s_8s_23_1_1_1070                                                                                                                                                                                                                |   6743|\n",
      "|680   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1390                                                                                                                                                                                                        |   6743|\n",
      "|681   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__20   |      8|\n",
      "|682   |      myproject_mul_mul_16s_8s_23_1_1_U1104                                                    |myproject_mul_mul_16s_8s_23_1_1_1071                                                                                                                                                                                                                |    100|\n",
      "|683   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1389                                                                                                                                                                                                        |    100|\n",
      "|684   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__65  |      8|\n",
      "|685   |      myproject_mul_mul_16s_8s_23_1_1_U1105                                                    |myproject_mul_mul_16s_8s_23_1_1_1072                                                                                                                                                                                                                |     75|\n",
      "|686   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1388                                                                                                                                                                                                        |     75|\n",
      "|687   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__101  |      8|\n",
      "|688   |      myproject_mul_mul_16s_8s_23_1_1_U1106                                                    |myproject_mul_mul_16s_8s_23_1_1_1073                                                                                                                                                                                                                |   6710|\n",
      "|689   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1387                                                                                                                                                                                                        |   6710|\n",
      "|690   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__47   |      8|\n",
      "|691   |      myproject_mul_mul_16s_8s_23_1_1_U1107                                                    |myproject_mul_mul_16s_8s_23_1_1_1074                                                                                                                                                                                                                |     47|\n",
      "|692   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1386                                                                                                                                                                                                        |     47|\n",
      "|693   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__68  |      8|\n",
      "|694   |      myproject_mul_mul_16s_8s_23_1_1_U1108                                                    |myproject_mul_mul_16s_8s_23_1_1_1075                                                                                                                                                                                                                |     65|\n",
      "|695   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1385                                                                                                                                                                                                        |     65|\n",
      "|696   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__26  |      8|\n",
      "|697   |      myproject_mul_mul_16s_8s_23_1_1_U1109                                                    |myproject_mul_mul_16s_8s_23_1_1_1076                                                                                                                                                                                                                |     42|\n",
      "|698   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1384                                                                                                                                                                                                        |     42|\n",
      "|699   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__42   |      8|\n",
      "|700   |      myproject_mul_mul_16s_8s_23_1_1_U1110                                                    |myproject_mul_mul_16s_8s_23_1_1_1077                                                                                                                                                                                                                |     87|\n",
      "|701   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1383                                                                                                                                                                                                        |     87|\n",
      "|702   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__94   |      8|\n",
      "|703   |      myproject_mul_mul_16s_8s_23_1_1_U843                                                     |myproject_mul_mul_16s_8s_23_1_1_1078                                                                                                                                                                                                                |     81|\n",
      "|704   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1382                                                                                                                                                                                                        |     81|\n",
      "|705   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__17  |      8|\n",
      "|706   |      myproject_mul_mul_16s_8s_23_1_1_U844                                                     |myproject_mul_mul_16s_8s_23_1_1_1079                                                                                                                                                                                                                |     57|\n",
      "|707   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1381                                                                                                                                                                                                        |     57|\n",
      "|708   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__77   |      8|\n",
      "|709   |      myproject_mul_mul_16s_8s_23_1_1_U845                                                     |myproject_mul_mul_16s_8s_23_1_1_1080                                                                                                                                                                                                                |     45|\n",
      "|710   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1380                                                                                                                                                                                                        |     45|\n",
      "|711   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__28   |      8|\n",
      "|712   |      myproject_mul_mul_16s_8s_23_1_1_U846                                                     |myproject_mul_mul_16s_8s_23_1_1_1081                                                                                                                                                                                                                |     44|\n",
      "|713   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1379                                                                                                                                                                                                        |     44|\n",
      "|714   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__19  |      8|\n",
      "|715   |      myproject_mul_mul_16s_8s_23_1_1_U847                                                     |myproject_mul_mul_16s_8s_23_1_1_1082                                                                                                                                                                                                                |     74|\n",
      "|716   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1378                                                                                                                                                                                                        |     74|\n",
      "|717   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__54  |      8|\n",
      "|718   |      myproject_mul_mul_16s_8s_23_1_1_U848                                                     |myproject_mul_mul_16s_8s_23_1_1_1083                                                                                                                                                                                                                |     38|\n",
      "|719   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1377                                                                                                                                                                                                        |     38|\n",
      "|720   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__53   |      8|\n",
      "|721   |      myproject_mul_mul_16s_8s_23_1_1_U849                                                     |myproject_mul_mul_16s_8s_23_1_1_1084                                                                                                                                                                                                                |     48|\n",
      "|722   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1376                                                                                                                                                                                                        |     48|\n",
      "|723   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__62   |      8|\n",
      "|724   |      myproject_mul_mul_16s_8s_23_1_1_U850                                                     |myproject_mul_mul_16s_8s_23_1_1_1085                                                                                                                                                                                                                |     67|\n",
      "|725   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1375                                                                                                                                                                                                        |     67|\n",
      "|726   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__107  |      8|\n",
      "|727   |      myproject_mul_mul_16s_8s_23_1_1_U851                                                     |myproject_mul_mul_16s_8s_23_1_1_1086                                                                                                                                                                                                                |     39|\n",
      "|728   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1374                                                                                                                                                                                                        |     39|\n",
      "|729   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__13  |      8|\n",
      "|730   |      myproject_mul_mul_16s_8s_23_1_1_U852                                                     |myproject_mul_mul_16s_8s_23_1_1_1087                                                                                                                                                                                                                |     40|\n",
      "|731   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1373                                                                                                                                                                                                        |     40|\n",
      "|732   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__15  |      8|\n",
      "|733   |      myproject_mul_mul_16s_8s_23_1_1_U853                                                     |myproject_mul_mul_16s_8s_23_1_1_1088                                                                                                                                                                                                                |     26|\n",
      "|734   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1372                                                                                                                                                                                                        |     26|\n",
      "|735   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__30   |      8|\n",
      "|736   |      myproject_mul_mul_16s_8s_23_1_1_U854                                                     |myproject_mul_mul_16s_8s_23_1_1_1089                                                                                                                                                                                                                |      8|\n",
      "|737   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1371                                                                                                                                                                                                        |      8|\n",
      "|738   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__18   |      8|\n",
      "|739   |      myproject_mul_mul_16s_8s_23_1_1_U855                                                     |myproject_mul_mul_16s_8s_23_1_1_1090                                                                                                                                                                                                                |      9|\n",
      "|740   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1370                                                                                                                                                                                                        |      9|\n",
      "|741   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__5   |      8|\n",
      "|742   |      myproject_mul_mul_16s_8s_23_1_1_U856                                                     |myproject_mul_mul_16s_8s_23_1_1_1091                                                                                                                                                                                                                |      8|\n",
      "|743   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1369                                                                                                                                                                                                        |      8|\n",
      "|744   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__17  |      8|\n",
      "|745   |      myproject_mul_mul_16s_8s_23_1_1_U857                                                     |myproject_mul_mul_16s_8s_23_1_1_1092                                                                                                                                                                                                                |      8|\n",
      "|746   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1368                                                                                                                                                                                                        |      8|\n",
      "|747   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__9    |      8|\n",
      "|748   |      myproject_mul_mul_16s_8s_23_1_1_U858                                                     |myproject_mul_mul_16s_8s_23_1_1_1093                                                                                                                                                                                                                |      9|\n",
      "|749   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1367                                                                                                                                                                                                        |      9|\n",
      "|750   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__28   |      8|\n",
      "|751   |      myproject_mul_mul_16s_8s_23_1_1_U859                                                     |myproject_mul_mul_16s_8s_23_1_1_1094                                                                                                                                                                                                                |     39|\n",
      "|752   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1366                                                                                                                                                                                                        |     39|\n",
      "|753   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__25   |      8|\n",
      "|754   |      myproject_mul_mul_16s_8s_23_1_1_U861                                                     |myproject_mul_mul_16s_8s_23_1_1_1095                                                                                                                                                                                                                |   6809|\n",
      "|755   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1365                                                                                                                                                                                                        |   6809|\n",
      "|756   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__57  |      8|\n",
      "|757   |      myproject_mul_mul_16s_8s_23_1_1_U862                                                     |myproject_mul_mul_16s_8s_23_1_1_1096                                                                                                                                                                                                                |     42|\n",
      "|758   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1364                                                                                                                                                                                                        |     42|\n",
      "|759   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__44   |      8|\n",
      "|760   |      myproject_mul_mul_16s_8s_23_1_1_U863                                                     |myproject_mul_mul_16s_8s_23_1_1_1097                                                                                                                                                                                                                |     22|\n",
      "|761   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1363                                                                                                                                                                                                        |     22|\n",
      "|762   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__51   |      8|\n",
      "|763   |      myproject_mul_mul_16s_8s_23_1_1_U864                                                     |myproject_mul_mul_16s_8s_23_1_1_1098                                                                                                                                                                                                                |   6616|\n",
      "|764   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1362                                                                                                                                                                                                        |   6616|\n",
      "|765   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__59  |      8|\n",
      "|766   |      myproject_mul_mul_16s_8s_23_1_1_U865                                                     |myproject_mul_mul_16s_8s_23_1_1_1099                                                                                                                                                                                                                |   6863|\n",
      "|767   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1361                                                                                                                                                                                                        |   6863|\n",
      "|768   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__21  |      8|\n",
      "|769   |      myproject_mul_mul_16s_8s_23_1_1_U866                                                     |myproject_mul_mul_16s_8s_23_1_1_1100                                                                                                                                                                                                                |     30|\n",
      "|770   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1360                                                                                                                                                                                                        |     30|\n",
      "|771   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__31   |      8|\n",
      "|772   |      myproject_mul_mul_16s_8s_23_1_1_U867                                                     |myproject_mul_mul_16s_8s_23_1_1_1101                                                                                                                                                                                                                |     22|\n",
      "|773   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1359                                                                                                                                                                                                        |     22|\n",
      "|774   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__22   |      8|\n",
      "|775   |      myproject_mul_mul_16s_8s_23_1_1_U868                                                     |myproject_mul_mul_16s_8s_23_1_1_1102                                                                                                                                                                                                                |     56|\n",
      "|776   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1358                                                                                                                                                                                                        |     56|\n",
      "|777   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__34   |      8|\n",
      "|778   |      myproject_mul_mul_16s_8s_23_1_1_U870                                                     |myproject_mul_mul_16s_8s_23_1_1_1103                                                                                                                                                                                                                |     40|\n",
      "|779   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1357                                                                                                                                                                                                        |     40|\n",
      "|780   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__9   |      8|\n",
      "|781   |      myproject_mul_mul_16s_8s_23_1_1_U871                                                     |myproject_mul_mul_16s_8s_23_1_1_1104                                                                                                                                                                                                                |     26|\n",
      "|782   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1356                                                                                                                                                                                                        |     26|\n",
      "|783   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__33   |      8|\n",
      "|784   |      myproject_mul_mul_16s_8s_23_1_1_U872                                                     |myproject_mul_mul_16s_8s_23_1_1_1105                                                                                                                                                                                                                |      8|\n",
      "|785   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1355                                                                                                                                                                                                        |      8|\n",
      "|786   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__15   |      8|\n",
      "|787   |      myproject_mul_mul_16s_8s_23_1_1_U873                                                     |myproject_mul_mul_16s_8s_23_1_1_1106                                                                                                                                                                                                                |      9|\n",
      "|788   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1354                                                                                                                                                                                                        |      9|\n",
      "|789   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__10  |      8|\n",
      "|790   |      myproject_mul_mul_16s_8s_23_1_1_U874                                                     |myproject_mul_mul_16s_8s_23_1_1_1107                                                                                                                                                                                                                |     39|\n",
      "|791   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1353                                                                                                                                                                                                        |     39|\n",
      "|792   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__22  |      8|\n",
      "|793   |      myproject_mul_mul_16s_8s_23_1_1_U875                                                     |myproject_mul_mul_16s_8s_23_1_1_1108                                                                                                                                                                                                                |      8|\n",
      "|794   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1352                                                                                                                                                                                                        |      8|\n",
      "|795   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__21   |      8|\n",
      "|796   |      myproject_mul_mul_16s_8s_23_1_1_U876                                                     |myproject_mul_mul_16s_8s_23_1_1_1109                                                                                                                                                                                                                |      9|\n",
      "|797   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1351                                                                                                                                                                                                        |      9|\n",
      "|798   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__38   |      8|\n",
      "|799   |      myproject_mul_mul_16s_8s_23_1_1_U877                                                     |myproject_mul_mul_16s_8s_23_1_1_1110                                                                                                                                                                                                                |     39|\n",
      "|800   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1350                                                                                                                                                                                                        |     39|\n",
      "|801   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__37   |      8|\n",
      "|802   |      myproject_mul_mul_16s_8s_23_1_1_U879                                                     |myproject_mul_mul_16s_8s_23_1_1_1111                                                                                                                                                                                                                |     40|\n",
      "|803   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1349                                                                                                                                                                                                        |     40|\n",
      "|804   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__23  |      8|\n",
      "|805   |      myproject_mul_mul_16s_8s_23_1_1_U880                                                     |myproject_mul_mul_16s_8s_23_1_1_1112                                                                                                                                                                                                                |     26|\n",
      "|806   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1348                                                                                                                                                                                                        |     26|\n",
      "|807   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel       |      8|\n",
      "|808   |      myproject_mul_mul_16s_8s_23_1_1_U881                                                     |myproject_mul_mul_16s_8s_23_1_1_1113                                                                                                                                                                                                                |      8|\n",
      "|809   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1347                                                                                                                                                                                                        |      8|\n",
      "|810   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__23   |      8|\n",
      "|811   |      myproject_mul_mul_16s_8s_23_1_1_U882                                                     |myproject_mul_mul_16s_8s_23_1_1_1114                                                                                                                                                                                                                |      9|\n",
      "|812   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1346                                                                                                                                                                                                        |      9|\n",
      "|813   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__1   |      8|\n",
      "|814   |      myproject_mul_mul_16s_8s_23_1_1_U883                                                     |myproject_mul_mul_16s_8s_23_1_1_1115                                                                                                                                                                                                                |     39|\n",
      "|815   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1345                                                                                                                                                                                                        |     39|\n",
      "|816   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__12  |      8|\n",
      "|817   |      myproject_mul_mul_16s_8s_23_1_1_U884                                                     |myproject_mul_mul_16s_8s_23_1_1_1116                                                                                                                                                                                                                |      8|\n",
      "|818   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1344                                                                                                                                                                                                        |      8|\n",
      "|819   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__3    |      8|\n",
      "|820   |      myproject_mul_mul_16s_8s_23_1_1_U885                                                     |myproject_mul_mul_16s_8s_23_1_1_1117                                                                                                                                                                                                                |      9|\n",
      "|821   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1343                                                                                                                                                                                                        |      9|\n",
      "|822   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__14   |      8|\n",
      "|823   |      myproject_mul_mul_16s_8s_23_1_1_U886                                                     |myproject_mul_mul_16s_8s_23_1_1_1118                                                                                                                                                                                                                |     39|\n",
      "|824   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1342                                                                                                                                                                                                        |     39|\n",
      "|825   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__10   |      8|\n",
      "|826   |      myproject_mul_mul_16s_8s_23_1_1_U887                                                     |myproject_mul_mul_16s_8s_23_1_1_1119                                                                                                                                                                                                                |     64|\n",
      "|827   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1341                                                                                                                                                                                                        |     64|\n",
      "|828   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__52  |      8|\n",
      "|829   |      myproject_mul_mul_16s_8s_23_1_1_U888                                                     |myproject_mul_mul_16s_8s_23_1_1_1120                                                                                                                                                                                                                |     62|\n",
      "|830   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1340                                                                                                                                                                                                        |     62|\n",
      "|831   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__14  |      8|\n",
      "|832   |      myproject_mul_mul_16s_8s_23_1_1_U889                                                     |myproject_mul_mul_16s_8s_23_1_1_1121                                                                                                                                                                                                                |     50|\n",
      "|833   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1339                                                                                                                                                                                                        |     50|\n",
      "|834   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__63   |      8|\n",
      "|835   |      myproject_mul_mul_16s_8s_23_1_1_U890                                                     |myproject_mul_mul_16s_8s_23_1_1_1122                                                                                                                                                                                                                |     29|\n",
      "|836   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1338                                                                                                                                                                                                        |     29|\n",
      "|837   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel       |      8|\n",
      "|838   |      myproject_mul_mul_16s_8s_23_1_1_U891                                                     |myproject_mul_mul_16s_8s_23_1_1_1123                                                                                                                                                                                                                |     31|\n",
      "|839   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1337                                                                                                                                                                                                        |     31|\n",
      "|840   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__53  |      8|\n",
      "|841   |      myproject_mul_mul_16s_8s_23_1_1_U892                                                     |myproject_mul_mul_16s_8s_23_1_1_1124                                                                                                                                                                                                                |     41|\n",
      "|842   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1336                                                                                                                                                                                                        |     41|\n",
      "|843   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__16  |      8|\n",
      "|844   |      myproject_mul_mul_16s_8s_23_1_1_U893                                                     |myproject_mul_mul_16s_8s_23_1_1_1125                                                                                                                                                                                                                |     36|\n",
      "|845   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1335                                                                                                                                                                                                        |     36|\n",
      "|846   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__103  |      8|\n",
      "|847   |      myproject_mul_mul_16s_8s_23_1_1_U894                                                     |myproject_mul_mul_16s_8s_23_1_1_1126                                                                                                                                                                                                                |     25|\n",
      "|848   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1334                                                                                                                                                                                                        |     25|\n",
      "|849   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__56   |      8|\n",
      "|850   |      myproject_mul_mul_16s_8s_23_1_1_U895                                                     |myproject_mul_mul_16s_8s_23_1_1_1127                                                                                                                                                                                                                |     64|\n",
      "|851   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1333                                                                                                                                                                                                        |     64|\n",
      "|852   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__48   |      8|\n",
      "|853   |      myproject_mul_mul_16s_8s_23_1_1_U896                                                     |myproject_mul_mul_16s_8s_23_1_1_1128                                                                                                                                                                                                                |     81|\n",
      "|854   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1332                                                                                                                                                                                                        |     81|\n",
      "|855   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__41  |      8|\n",
      "|856   |      myproject_mul_mul_16s_8s_23_1_1_U897                                                     |myproject_mul_mul_16s_8s_23_1_1_1129                                                                                                                                                                                                                |     76|\n",
      "|857   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1331                                                                                                                                                                                                        |     76|\n",
      "|858   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__4   |      8|\n",
      "|859   |      myproject_mul_mul_16s_8s_23_1_1_U898                                                     |myproject_mul_mul_16s_8s_23_1_1_1130                                                                                                                                                                                                                |     65|\n",
      "|860   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1330                                                                                                                                                                                                        |     65|\n",
      "|861   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__14   |      8|\n",
      "|862   |      myproject_mul_mul_16s_8s_23_1_1_U899                                                     |myproject_mul_mul_16s_8s_23_1_1_1131                                                                                                                                                                                                                |     39|\n",
      "|863   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1329                                                                                                                                                                                                        |     39|\n",
      "|864   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__74   |      8|\n",
      "|865   |      myproject_mul_mul_16s_8s_23_1_1_U900                                                     |myproject_mul_mul_16s_8s_23_1_1_1132                                                                                                                                                                                                                |     44|\n",
      "|866   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1328                                                                                                                                                                                                        |     44|\n",
      "|867   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__45  |      8|\n",
      "|868   |      myproject_mul_mul_16s_8s_23_1_1_U901                                                     |myproject_mul_mul_16s_8s_23_1_1_1133                                                                                                                                                                                                                |     37|\n",
      "|869   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1327                                                                                                                                                                                                        |     37|\n",
      "|870   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__8   |      8|\n",
      "|871   |      myproject_mul_mul_16s_8s_23_1_1_U902                                                     |myproject_mul_mul_16s_8s_23_1_1_1134                                                                                                                                                                                                                |     38|\n",
      "|872   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1326                                                                                                                                                                                                        |     38|\n",
      "|873   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__45   |      8|\n",
      "|874   |      myproject_mul_mul_16s_8s_23_1_1_U903                                                     |myproject_mul_mul_16s_8s_23_1_1_1135                                                                                                                                                                                                                |     45|\n",
      "|875   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1325                                                                                                                                                                                                        |     45|\n",
      "|876   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__96   |      8|\n",
      "|877   |      myproject_mul_mul_16s_8s_23_1_1_U904                                                     |myproject_mul_mul_16s_8s_23_1_1_1136                                                                                                                                                                                                                |     69|\n",
      "|878   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1324                                                                                                                                                                                                        |     69|\n",
      "|879   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__93   |      8|\n",
      "|880   |      myproject_mul_mul_16s_8s_23_1_1_U905                                                     |myproject_mul_mul_16s_8s_23_1_1_1137                                                                                                                                                                                                                |     39|\n",
      "|881   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1323                                                                                                                                                                                                        |     39|\n",
      "|882   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__19  |      8|\n",
      "|883   |      myproject_mul_mul_16s_8s_23_1_1_U906                                                     |myproject_mul_mul_16s_8s_23_1_1_1138                                                                                                                                                                                                                |     40|\n",
      "|884   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1322                                                                                                                                                                                                        |     40|\n",
      "|885   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__14  |      8|\n",
      "|886   |      myproject_mul_mul_16s_8s_23_1_1_U907                                                     |myproject_mul_mul_16s_8s_23_1_1_1139                                                                                                                                                                                                                |     26|\n",
      "|887   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1321                                                                                                                                                                                                        |     26|\n",
      "|888   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__1    |      8|\n",
      "|889   |      myproject_mul_mul_16s_8s_23_1_1_U908                                                     |myproject_mul_mul_16s_8s_23_1_1_1140                                                                                                                                                                                                                |      8|\n",
      "|890   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1320                                                                                                                                                                                                        |      8|\n",
      "|891   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__6    |      8|\n",
      "|892   |      myproject_mul_mul_16s_8s_23_1_1_U909                                                     |myproject_mul_mul_16s_8s_23_1_1_1141                                                                                                                                                                                                                |      9|\n",
      "|893   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1319                                                                                                                                                                                                        |      9|\n",
      "|894   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__21  |      8|\n",
      "|895   |      myproject_mul_mul_16s_8s_23_1_1_U910                                                     |myproject_mul_mul_16s_8s_23_1_1_1142                                                                                                                                                                                                                |      8|\n",
      "|896   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1318                                                                                                                                                                                                        |      8|\n",
      "|897   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__7   |      8|\n",
      "|898   |      myproject_mul_mul_16s_8s_23_1_1_U911                                                     |myproject_mul_mul_16s_8s_23_1_1_1143                                                                                                                                                                                                                |      8|\n",
      "|899   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1317                                                                                                                                                                                                        |      8|\n",
      "|900   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__16   |      8|\n",
      "|901   |      myproject_mul_mul_16s_8s_23_1_1_U912                                                     |myproject_mul_mul_16s_8s_23_1_1_1144                                                                                                                                                                                                                |      9|\n",
      "|902   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1316                                                                                                                                                                                                        |      9|\n",
      "|903   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__34   |      8|\n",
      "|904   |      myproject_mul_mul_16s_8s_23_1_1_U913                                                     |myproject_mul_mul_16s_8s_23_1_1_1145                                                                                                                                                                                                                |     39|\n",
      "|905   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1315                                                                                                                                                                                                        |     39|\n",
      "|906   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__31   |      8|\n",
      "|907   |      myproject_mul_mul_16s_8s_23_1_1_U914                                                     |myproject_mul_mul_16s_8s_23_1_1_1146                                                                                                                                                                                                                |     49|\n",
      "|908   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1314                                                                                                                                                                                                        |     49|\n",
      "|909   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__48  |      8|\n",
      "|910   |      myproject_mul_mul_16s_8s_23_1_1_U915                                                     |myproject_mul_mul_16s_8s_23_1_1_1147                                                                                                                                                                                                                |     50|\n",
      "|911   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1313                                                                                                                                                                                                        |     50|\n",
      "|912   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__7   |      8|\n",
      "|913   |      myproject_mul_mul_16s_8s_23_1_1_U916                                                     |myproject_mul_mul_16s_8s_23_1_1_1148                                                                                                                                                                                                                |     32|\n",
      "|914   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1312                                                                                                                                                                                                        |     32|\n",
      "|915   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__99   |      8|\n",
      "|916   |      myproject_mul_mul_16s_8s_23_1_1_U917                                                     |myproject_mul_mul_16s_8s_23_1_1_1149                                                                                                                                                                                                                |     17|\n",
      "|917   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1311                                                                                                                                                                                                        |     17|\n",
      "|918   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__52   |      8|\n",
      "|919   |      myproject_mul_mul_16s_8s_23_1_1_U918                                                     |myproject_mul_mul_16s_8s_23_1_1_1150                                                                                                                                                                                                                |     16|\n",
      "|920   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1310                                                                                                                                                                                                        |     16|\n",
      "|921   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__50  |      8|\n",
      "|922   |      myproject_mul_mul_16s_8s_23_1_1_U919                                                     |myproject_mul_mul_16s_8s_23_1_1_1151                                                                                                                                                                                                                |     21|\n",
      "|923   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1309                                                                                                                                                                                                        |     21|\n",
      "|924   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__11  |      8|\n",
      "|925   |      myproject_mul_mul_16s_8s_23_1_1_U920                                                     |myproject_mul_mul_16s_8s_23_1_1_1152                                                                                                                                                                                                                |     13|\n",
      "|926   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1308                                                                                                                                                                                                        |     13|\n",
      "|927   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__65   |      8|\n",
      "|928   |      myproject_mul_mul_16s_8s_23_1_1_U921                                                     |myproject_mul_mul_16s_8s_23_1_1_1153                                                                                                                                                                                                                |     19|\n",
      "|929   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1307                                                                                                                                                                                                        |     19|\n",
      "|930   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__20   |      8|\n",
      "|931   |      myproject_mul_mul_16s_8s_23_1_1_U922                                                     |myproject_mul_mul_16s_8s_23_1_1_1154                                                                                                                                                                                                                |     45|\n",
      "|932   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1306                                                                                                                                                                                                        |     45|\n",
      "|933   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__11   |      8|\n",
      "|934   |      myproject_mul_mul_16s_8s_23_1_1_U923                                                     |myproject_mul_mul_16s_8s_23_1_1_1155                                                                                                                                                                                                                |     48|\n",
      "|935   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1305                                                                                                                                                                                                        |     48|\n",
      "|936   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__35  |      8|\n",
      "|937   |      myproject_mul_mul_16s_8s_23_1_1_U924                                                     |myproject_mul_mul_16s_8s_23_1_1_1156                                                                                                                                                                                                                |     49|\n",
      "|938   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1304                                                                                                                                                                                                        |     49|\n",
      "|939   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__71  |      8|\n",
      "|940   |      myproject_mul_mul_16s_8s_23_1_1_U925                                                     |myproject_mul_mul_16s_8s_23_1_1_1157                                                                                                                                                                                                                |     40|\n",
      "|941   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1303                                                                                                                                                                                                        |     40|\n",
      "|942   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__68   |      8|\n",
      "|943   |      myproject_mul_mul_16s_8s_23_1_1_U926                                                     |myproject_mul_mul_16s_8s_23_1_1_1158                                                                                                                                                                                                                |     20|\n",
      "|944   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1302                                                                                                                                                                                                        |     20|\n",
      "|945   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__10   |      8|\n",
      "|946   |      myproject_mul_mul_16s_8s_23_1_1_U927                                                     |myproject_mul_mul_16s_8s_23_1_1_1159                                                                                                                                                                                                                |     21|\n",
      "|947   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1301                                                                                                                                                                                                        |     21|\n",
      "|948   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__39  |      8|\n",
      "|949   |      myproject_mul_mul_16s_8s_23_1_1_U928                                                     |myproject_mul_mul_16s_8s_23_1_1_1160                                                                                                                                                                                                                |     27|\n",
      "|950   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1300                                                                                                                                                                                                        |     27|\n",
      "|951   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__73  |      8|\n",
      "|952   |      myproject_mul_mul_16s_8s_23_1_1_U929                                                     |myproject_mul_mul_16s_8s_23_1_1_1161                                                                                                                                                                                                                |     26|\n",
      "|953   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1299                                                                                                                                                                                                        |     26|\n",
      "|954   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__17   |      8|\n",
      "|955   |      myproject_mul_mul_16s_8s_23_1_1_U930                                                     |myproject_mul_mul_16s_8s_23_1_1_1162                                                                                                                                                                                                                |     23|\n",
      "|956   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1298                                                                                                                                                                                                        |     23|\n",
      "|957   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__18   |      8|\n",
      "|958   |      myproject_mul_mul_16s_8s_23_1_1_U931                                                     |myproject_mul_mul_16s_8s_23_1_1_1163                                                                                                                                                                                                                |     52|\n",
      "|959   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1297                                                                                                                                                                                                        |     52|\n",
      "|960   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__75   |      8|\n",
      "|961   |      myproject_mul_mul_16s_8s_23_1_1_U932                                                     |myproject_mul_mul_16s_8s_23_1_1_1164                                                                                                                                                                                                                |   7248|\n",
      "|962   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1296                                                                                                                                                                                                        |   7248|\n",
      "|963   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__1   |      8|\n",
      "|964   |      myproject_mul_mul_16s_8s_23_1_1_U933                                                     |myproject_mul_mul_16s_8s_23_1_1_1165                                                                                                                                                                                                                |     66|\n",
      "|965   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1295                                                                                                                                                                                                        |     66|\n",
      "|966   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__33  |      8|\n",
      "|967   |      myproject_mul_mul_16s_8s_23_1_1_U934                                                     |myproject_mul_mul_16s_8s_23_1_1_1166                                                                                                                                                                                                                |     42|\n",
      "|968   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1294                                                                                                                                                                                                        |     42|\n",
      "|969   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__92   |      8|\n",
      "|970   |      myproject_mul_mul_16s_8s_23_1_1_U935                                                     |myproject_mul_mul_16s_8s_23_1_1_1167                                                                                                                                                                                                                |     37|\n",
      "|971   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1293                                                                                                                                                                                                        |     37|\n",
      "|972   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__82   |      8|\n",
      "|973   |      myproject_mul_mul_16s_8s_23_1_1_U936                                                     |myproject_mul_mul_16s_8s_23_1_1_1168                                                                                                                                                                                                                |     27|\n",
      "|974   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1292                                                                                                                                                                                                        |     27|\n",
      "|975   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__3   |      8|\n",
      "|976   |      myproject_mul_mul_16s_8s_23_1_1_U937                                                     |myproject_mul_mul_16s_8s_23_1_1_1169                                                                                                                                                                                                                |     24|\n",
      "|977   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1291                                                                                                                                                                                                        |     24|\n",
      "|978   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__37  |      8|\n",
      "|979   |      myproject_mul_mul_16s_8s_23_1_1_U938                                                     |myproject_mul_mul_16s_8s_23_1_1_1170                                                                                                                                                                                                                |     38|\n",
      "|980   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1290                                                                                                                                                                                                        |     38|\n",
      "|981   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__67   |      8|\n",
      "|982   |      myproject_mul_mul_16s_8s_23_1_1_U939                                                     |myproject_mul_mul_16s_8s_23_1_1_1171                                                                                                                                                                                                                |     31|\n",
      "|983   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1289                                                                                                                                                                                                        |     31|\n",
      "|984   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__5    |      8|\n",
      "|985   |      myproject_mul_mul_16s_8s_23_1_1_U940                                                     |myproject_mul_mul_16s_8s_23_1_1_1172                                                                                                                                                                                                                |     69|\n",
      "|986   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1288                                                                                                                                                                                                        |     69|\n",
      "|987   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__1    |      8|\n",
      "|988   |      myproject_mul_mul_16s_8s_23_1_1_U941                                                     |myproject_mul_mul_16s_8s_23_1_1_1173                                                                                                                                                                                                                |     57|\n",
      "|989   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1287                                                                                                                                                                                                        |     57|\n",
      "|990   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__74  |      8|\n",
      "|991   |      myproject_mul_mul_16s_8s_23_1_1_U942                                                     |myproject_mul_mul_16s_8s_23_1_1_1174                                                                                                                                                                                                                |     69|\n",
      "|992   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1286                                                                                                                                                                                                        |     69|\n",
      "|993   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__38  |      8|\n",
      "|994   |      myproject_mul_mul_16s_8s_23_1_1_U943                                                     |myproject_mul_mul_16s_8s_23_1_1_1175                                                                                                                                                                                                                |     55|\n",
      "|995   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1285                                                                                                                                                                                                        |     55|\n",
      "|996   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__6    |      8|\n",
      "|997   |      myproject_mul_mul_16s_8s_23_1_1_U944                                                     |myproject_mul_mul_16s_8s_23_1_1_1176                                                                                                                                                                                                                |     40|\n",
      "|998   |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1284                                                                                                                                                                                                        |     40|\n",
      "|999   |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__70   |      8|\n",
      "|1000  |      myproject_mul_mul_16s_8s_23_1_1_U945                                                     |myproject_mul_mul_16s_8s_23_1_1_1177                                                                                                                                                                                                                |     57|\n",
      "|1001  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1283                                                                                                                                                                                                        |     57|\n",
      "|1002  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__2   |      8|\n",
      "|1003  |      myproject_mul_mul_16s_8s_23_1_1_U946                                                     |myproject_mul_mul_16s_8s_23_1_1_1178                                                                                                                                                                                                                |     35|\n",
      "|1004  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1282                                                                                                                                                                                                        |     35|\n",
      "|1005  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__43  |      8|\n",
      "|1006  |      myproject_mul_mul_16s_8s_23_1_1_U947                                                     |myproject_mul_mul_16s_8s_23_1_1_1179                                                                                                                                                                                                                |     30|\n",
      "|1007  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1281                                                                                                                                                                                                        |     30|\n",
      "|1008  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__27   |      8|\n",
      "|1009  |      myproject_mul_mul_16s_8s_23_1_1_U948                                                     |myproject_mul_mul_16s_8s_23_1_1_1180                                                                                                                                                                                                                |     42|\n",
      "|1010  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1280                                                                                                                                                                                                        |     42|\n",
      "|1011  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__79   |      8|\n",
      "|1012  |      myproject_mul_mul_16s_8s_23_1_1_U949                                                     |myproject_mul_mul_16s_8s_23_1_1_1181                                                                                                                                                                                                                |     62|\n",
      "|1013  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1279                                                                                                                                                                                                        |     62|\n",
      "|1014  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__76   |      8|\n",
      "|1015  |      myproject_mul_mul_16s_8s_23_1_1_U950                                                     |myproject_mul_mul_16s_8s_23_1_1_1182                                                                                                                                                                                                                |     21|\n",
      "|1016  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1278                                                                                                                                                                                                        |     21|\n",
      "|1017  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__3   |      8|\n",
      "|1018  |      myproject_mul_mul_16s_8s_23_1_1_U951                                                     |myproject_mul_mul_16s_8s_23_1_1_1183                                                                                                                                                                                                                |     40|\n",
      "|1019  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1277                                                                                                                                                                                                        |     40|\n",
      "|1020  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__4   |      8|\n",
      "|1021  |      myproject_mul_mul_16s_8s_23_1_1_U952                                                     |myproject_mul_mul_16s_8s_23_1_1_1184                                                                                                                                                                                                                |     26|\n",
      "|1022  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1276                                                                                                                                                                                                        |     26|\n",
      "|1023  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__4    |      8|\n",
      "|1024  |      myproject_mul_mul_16s_8s_23_1_1_U953                                                     |myproject_mul_mul_16s_8s_23_1_1_1185                                                                                                                                                                                                                |      8|\n",
      "|1025  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1275                                                                                                                                                                                                        |      8|\n",
      "|1026  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__26   |      8|\n",
      "|1027  |      myproject_mul_mul_16s_8s_23_1_1_U954                                                     |myproject_mul_mul_16s_8s_23_1_1_1186                                                                                                                                                                                                                |     26|\n",
      "|1028  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1274                                                                                                                                                                                                        |     26|\n",
      "|1029  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__6   |      8|\n",
      "|1030  |      myproject_mul_mul_16s_8s_23_1_1_U955                                                     |myproject_mul_mul_16s_8s_23_1_1_1187                                                                                                                                                                                                                |      9|\n",
      "|1031  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1273                                                                                                                                                                                                        |      9|\n",
      "|1032  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1095/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__16  |      8|\n",
      "|1033  |      myproject_mul_mul_16s_8s_23_1_1_U956                                                     |myproject_mul_mul_16s_8s_23_1_1_1188                                                                                                                                                                                                                |      8|\n",
      "|1034  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1272                                                                                                                                                                                                        |      8|\n",
      "|1035  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__35   |      8|\n",
      "|1036  |      myproject_mul_mul_16s_8s_23_1_1_U957                                                     |myproject_mul_mul_16s_8s_23_1_1_1189                                                                                                                                                                                                                |      9|\n",
      "|1037  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1271                                                                                                                                                                                                        |      9|\n",
      "|1038  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__17   |      8|\n",
      "|1039  |      myproject_mul_mul_16s_8s_23_1_1_U958                                                     |myproject_mul_mul_16s_8s_23_1_1_1190                                                                                                                                                                                                                |     39|\n",
      "|1040  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1270                                                                                                                                                                                                        |     39|\n",
      "|1041  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U880/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__13   |      8|\n",
      "|1042  |      myproject_mul_mul_16s_8s_23_1_1_U959                                                     |myproject_mul_mul_16s_8s_23_1_1_1191                                                                                                                                                                                                                |     64|\n",
      "|1043  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1269                                                                                                                                                                                                        |     64|\n",
      "|1044  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__18  |      8|\n",
      "|1045  |      myproject_mul_mul_16s_8s_23_1_1_U960                                                     |myproject_mul_mul_16s_8s_23_1_1_1192                                                                                                                                                                                                                |     85|\n",
      "|1046  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1268                                                                                                                                                                                                        |     85|\n",
      "|1047  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__55  |      8|\n",
      "|1048  |      myproject_mul_mul_16s_8s_23_1_1_U961                                                     |myproject_mul_mul_16s_8s_23_1_1_1193                                                                                                                                                                                                                |     59|\n",
      "|1049  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1267                                                                                                                                                                                                        |     59|\n",
      "|1050  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__35   |      8|\n",
      "|1051  |      myproject_mul_mul_16s_8s_23_1_1_U962                                                     |myproject_mul_mul_16s_8s_23_1_1_1194                                                                                                                                                                                                                |     38|\n",
      "|1052  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1266                                                                                                                                                                                                        |     38|\n",
      "|1053  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__26   |      8|\n",
      "|1054  |      myproject_mul_mul_16s_8s_23_1_1_U963                                                     |myproject_mul_mul_16s_8s_23_1_1_1195                                                                                                                                                                                                                |     58|\n",
      "|1055  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1265                                                                                                                                                                                                        |     58|\n",
      "|1056  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__20  |      8|\n",
      "|1057  |      myproject_mul_mul_16s_8s_23_1_1_U964                                                     |myproject_mul_mul_16s_8s_23_1_1_1196                                                                                                                                                                                                                |     35|\n",
      "|1058  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1264                                                                                                                                                                                                        |     35|\n",
      "|1059  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__56  |      8|\n",
      "|1060  |      myproject_mul_mul_16s_8s_23_1_1_U965                                                     |myproject_mul_mul_16s_8s_23_1_1_1197                                                                                                                                                                                                                |     48|\n",
      "|1061  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1263                                                                                                                                                                                                        |     48|\n",
      "|1062  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__29   |      8|\n",
      "|1063  |      myproject_mul_mul_16s_8s_23_1_1_U966                                                     |myproject_mul_mul_16s_8s_23_1_1_1198                                                                                                                                                                                                                |     46|\n",
      "|1064  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1262                                                                                                                                                                                                        |     46|\n",
      "|1065  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__36   |      8|\n",
      "|1066  |      myproject_mul_mul_16s_8s_23_1_1_U967                                                     |myproject_mul_mul_16s_8s_23_1_1_1199                                                                                                                                                                                                                |     85|\n",
      "|1067  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1261                                                                                                                                                                                                        |     85|\n",
      "|1068  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__25   |      8|\n",
      "|1069  |      myproject_mul_mul_16s_8s_23_1_1_U968                                                     |myproject_mul_mul_16s_8s_23_1_1_1200                                                                                                                                                                                                                |     64|\n",
      "|1070  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1260                                                                                                                                                                                                        |     64|\n",
      "|1071  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__58  |      8|\n",
      "|1072  |      myproject_mul_mul_16s_8s_23_1_1_U969                                                     |myproject_mul_mul_16s_8s_23_1_1_1201                                                                                                                                                                                                                |     72|\n",
      "|1073  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1259                                                                                                                                                                                                        |     72|\n",
      "|1074  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__44  |      8|\n",
      "|1075  |      myproject_mul_mul_16s_8s_23_1_1_U970                                                     |myproject_mul_mul_16s_8s_23_1_1_1202                                                                                                                                                                                                                |     58|\n",
      "|1076  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1258                                                                                                                                                                                                        |     58|\n",
      "|1077  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__33   |      8|\n",
      "|1078  |      myproject_mul_mul_16s_8s_23_1_1_U971                                                     |myproject_mul_mul_16s_8s_23_1_1_1203                                                                                                                                                                                                                |     45|\n",
      "|1079  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1257                                                                                                                                                                                                        |     45|\n",
      "|1080  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__8    |      8|\n",
      "|1081  |      myproject_mul_mul_16s_8s_23_1_1_U972                                                     |myproject_mul_mul_16s_8s_23_1_1_1204                                                                                                                                                                                                                |     57|\n",
      "|1082  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1256                                                                                                                                                                                                        |     57|\n",
      "|1083  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__42  |      8|\n",
      "|1084  |      myproject_mul_mul_16s_8s_23_1_1_U973                                                     |myproject_mul_mul_16s_8s_23_1_1_1205                                                                                                                                                                                                                |     49|\n",
      "|1085  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1255                                                                                                                                                                                                        |     49|\n",
      "|1086  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__47  |      8|\n",
      "|1087  |      myproject_mul_mul_16s_8s_23_1_1_U974                                                     |myproject_mul_mul_16s_8s_23_1_1_1206                                                                                                                                                                                                                |     53|\n",
      "|1088  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1254                                                                                                                                                                                                        |     53|\n",
      "|1089  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__32   |      8|\n",
      "|1090  |      myproject_mul_mul_16s_8s_23_1_1_U975                                                     |myproject_mul_mul_16s_8s_23_1_1_1207                                                                                                                                                                                                                |     50|\n",
      "|1091  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1253                                                                                                                                                                                                        |     50|\n",
      "|1092  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__54   |      8|\n",
      "|1093  |      myproject_mul_mul_16s_8s_23_1_1_U976                                                     |myproject_mul_mul_16s_8s_23_1_1_1208                                                                                                                                                                                                                |     83|\n",
      "|1094  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1252                                                                                                                                                                                                        |     83|\n",
      "|1095  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__23   |      8|\n",
      "|1096  |      myproject_mul_mul_16s_8s_23_1_1_U977                                                     |myproject_mul_mul_16s_8s_23_1_1_1209                                                                                                                                                                                                                |     57|\n",
      "|1097  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1251                                                                                                                                                                                                        |     57|\n",
      "|1098  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__15  |      8|\n",
      "|1099  |      myproject_mul_mul_16s_8s_23_1_1_U978                                                     |myproject_mul_mul_16s_8s_23_1_1_1210                                                                                                                                                                                                                |     82|\n",
      "|1100  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1250                                                                                                                                                                                                        |     82|\n",
      "|1101  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__51  |      8|\n",
      "|1102  |      myproject_mul_mul_16s_8s_23_1_1_U979                                                     |myproject_mul_mul_16s_8s_23_1_1_1211                                                                                                                                                                                                                |     66|\n",
      "|1103  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1249                                                                                                                                                                                                        |     66|\n",
      "|1104  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__108  |      8|\n",
      "|1105  |      myproject_mul_mul_16s_8s_23_1_1_U980                                                     |myproject_mul_mul_16s_8s_23_1_1_1212                                                                                                                                                                                                                |     40|\n",
      "|1106  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1248                                                                                                                                                                                                        |     40|\n",
      "|1107  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__95   |      8|\n",
      "|1108  |      myproject_mul_mul_16s_8s_23_1_1_U981                                                     |myproject_mul_mul_16s_8s_23_1_1_1213                                                                                                                                                                                                                |     63|\n",
      "|1109  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1247                                                                                                                                                                                                        |     63|\n",
      "|1110  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__12  |      8|\n",
      "|1111  |      myproject_mul_mul_16s_8s_23_1_1_U982                                                     |myproject_mul_mul_16s_8s_23_1_1_1214                                                                                                                                                                                                                |     37|\n",
      "|1112  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1246                                                                                                                                                                                                        |     37|\n",
      "|1113  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__31  |      8|\n",
      "|1114  |      myproject_mul_mul_16s_8s_23_1_1_U983                                                     |myproject_mul_mul_16s_8s_23_1_1_1215                                                                                                                                                                                                                |     41|\n",
      "|1115  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1245                                                                                                                                                                                                        |     41|\n",
      "|1116  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__21   |      8|\n",
      "|1117  |      myproject_mul_mul_16s_8s_23_1_1_U984                                                     |myproject_mul_mul_16s_8s_23_1_1_1216                                                                                                                                                                                                                |     59|\n",
      "|1118  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1244                                                                                                                                                                                                        |     59|\n",
      "|1119  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__57   |      8|\n",
      "|1120  |      myproject_mul_mul_16s_8s_23_1_1_U985                                                     |myproject_mul_mul_16s_8s_23_1_1_1217                                                                                                                                                                                                                |     85|\n",
      "|1121  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1243                                                                                                                                                                                                        |     85|\n",
      "|1122  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__102  |      8|\n",
      "|1123  |      myproject_mul_mul_16s_8s_23_1_1_U986                                                     |myproject_mul_mul_16s_8s_23_1_1_1218                                                                                                                                                                                                                |     41|\n",
      "|1124  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1242                                                                                                                                                                                                        |     41|\n",
      "|1125  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__6   |      8|\n",
      "|1126  |      myproject_mul_mul_16s_8s_23_1_1_U987                                                     |myproject_mul_mul_16s_8s_23_1_1_1219                                                                                                                                                                                                                |     67|\n",
      "|1127  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1241                                                                                                                                                                                                        |     67|\n",
      "|1128  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__67  |      8|\n",
      "|1129  |      myproject_mul_mul_16s_8s_23_1_1_U988                                                     |myproject_mul_mul_16s_8s_23_1_1_1220                                                                                                                                                                                                                |     52|\n",
      "|1130  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1240                                                                                                                                                                                                        |     52|\n",
      "|1131  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__71   |      8|\n",
      "|1132  |      myproject_mul_mul_16s_8s_23_1_1_U989                                                     |myproject_mul_mul_16s_8s_23_1_1_1221                                                                                                                                                                                                                |     30|\n",
      "|1133  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1239                                                                                                                                                                                                        |     30|\n",
      "|1134  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__49   |      8|\n",
      "|1135  |      myproject_mul_mul_16s_8s_23_1_1_U990                                                     |myproject_mul_mul_16s_8s_23_1_1_1222                                                                                                                                                                                                                |     47|\n",
      "|1136  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1238                                                                                                                                                                                                        |     47|\n",
      "|1137  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__61  |      8|\n",
      "|1138  |      myproject_mul_mul_16s_8s_23_1_1_U991                                                     |myproject_mul_mul_16s_8s_23_1_1_1223                                                                                                                                                                                                                |     28|\n",
      "|1139  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1237                                                                                                                                                                                                        |     28|\n",
      "|1140  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__10  |      8|\n",
      "|1141  |      myproject_mul_mul_16s_8s_23_1_1_U992                                                     |myproject_mul_mul_16s_8s_23_1_1_1224                                                                                                                                                                                                                |     42|\n",
      "|1142  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1236                                                                                                                                                                                                        |     42|\n",
      "|1143  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__89   |      8|\n",
      "|1144  |      myproject_mul_mul_16s_8s_23_1_1_U993                                                     |myproject_mul_mul_16s_8s_23_1_1_1225                                                                                                                                                                                                                |     48|\n",
      "|1145  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1235                                                                                                                                                                                                        |     48|\n",
      "|1146  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__38   |      8|\n",
      "|1147  |      myproject_mul_mul_16s_8s_23_1_1_U994                                                     |myproject_mul_mul_16s_8s_23_1_1_1226                                                                                                                                                                                                                |     58|\n",
      "|1148  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1234                                                                                                                                                                                                        |     58|\n",
      "|1149  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__85   |      8|\n",
      "|1150  |      myproject_mul_mul_16s_8s_23_1_1_U995                                                     |myproject_mul_mul_16s_8s_23_1_1_1227                                                                                                                                                                                                                |     77|\n",
      "|1151  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1233                                                                                                                                                                                                        |     77|\n",
      "|1152  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__30  |      8|\n",
      "|1153  |      myproject_mul_mul_16s_8s_23_1_1_U996                                                     |myproject_mul_mul_16s_8s_23_1_1_1228                                                                                                                                                                                                                |     70|\n",
      "|1154  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1232                                                                                                                                                                                                        |     70|\n",
      "|1155  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U1059/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__49  |      8|\n",
      "|1156  |      myproject_mul_mul_16s_8s_23_1_1_U997                                                     |myproject_mul_mul_16s_8s_23_1_1_1229                                                                                                                                                                                                                |     59|\n",
      "|1157  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4_1231                                                                                                                                                                                                        |     59|\n",
      "|1158  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__9    |      8|\n",
      "|1159  |      myproject_mul_mul_16s_8s_23_1_1_U998                                                     |myproject_mul_mul_16s_8s_23_1_1_1230                                                                                                                                                                                                                |     58|\n",
      "|1160  |        myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8s_23_1_1_DSP48_4                                                                                                                                                                                                             |     58|\n",
      "|1161  |          p_cvt                                                                                |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_10884/myproject_mul_mul_16s_8s_23_1_1_U890/myproject_mul_mul_16s_8s_23_1_1_DSP48_4_U/p_cvt_funnel__60   |      8|\n",
      "|1162  |      w14_V_U                                                                                  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V                                                                                                                                                                              |    139|\n",
      "|1163  |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom_U           |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_w14_V_rom                                                                                                                                                                          |    139|\n",
      "|1164  |  dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0                          |dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_s                                                                                                                                                                                  |   4181|\n",
      "|1165  |    grp_dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1024               |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s                                                                                                                                                                                    |   3469|\n",
      "|1166  |      myproject_mux_164_16_1_1_U3633                                                           |myproject_mux_164_16_1_1                                                                                                                                                                                                                            |     62|\n",
      "|1167  |      myproject_mux_305_8_1_1_U3632                                                            |myproject_mux_305_8_1_1                                                                                                                                                                                                                             |    200|\n",
      "|1168  |      myproject_mux_325_16_1_1_U3634                                                           |myproject_mux_325_16_1_1                                                                                                                                                                                                                            |     62|\n",
      "|1169  |      myproject_mux_325_16_1_1_U3635                                                           |myproject_mux_325_16_1_1_979                                                                                                                                                                                                                        |     62|\n",
      "|1170  |      outidx6_U                                                                                |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6                                                                                                                                                                            |   1009|\n",
      "|1171  |        dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6_rom_U         |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_outidx6_rom                                                                                                                                                                        |   1009|\n",
      "|1172  |      w18_V_U                                                                                  |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V                                                                                                                                                                              |    280|\n",
      "|1173  |        dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom_U           |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom                                                                                                                                                                          |    280|\n",
      "|1174  |  dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0                           |dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_s                                                                                                                                                                                   |   1921|\n",
      "|1175  |    grp_dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_582                |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s                                                                                                                                                                                    |   1681|\n",
      "|1176  |      myproject_mul_mul_8ns_12s_20_1_1_U3851                                                   |myproject_mul_mul_8ns_12s_20_1_1                                                                                                                                                                                                                    |    405|\n",
      "|1177  |        myproject_mul_mul_8ns_12s_20_1_1_DSP48_5_U                                             |myproject_mul_mul_8ns_12s_20_1_1_DSP48_5                                                                                                                                                                                                            |    405|\n",
      "|1178  |      outidx_U                                                                                 |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx                                                                                                                                                                             |      3|\n",
      "|1179  |        dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom_U          |dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_outidx_rom                                                                                                                                                                         |      3|\n",
      "|1180  |  layer11_out_V_data_0_V_U                                                                     |fifo_w8_d144_A                                                                                                                                                                                                                                      |     91|\n",
      "|1181  |  layer11_out_V_data_10_V_U                                                                    |fifo_w8_d144_A_0                                                                                                                                                                                                                                    |     92|\n",
      "|1182  |  layer11_out_V_data_11_V_U                                                                    |fifo_w8_d144_A_1                                                                                                                                                                                                                                    |     93|\n",
      "|1183  |  layer11_out_V_data_12_V_U                                                                    |fifo_w8_d144_A_2                                                                                                                                                                                                                                    |     91|\n",
      "|1184  |  layer11_out_V_data_13_V_U                                                                    |fifo_w8_d144_A_3                                                                                                                                                                                                                                    |     92|\n",
      "|1185  |  layer11_out_V_data_14_V_U                                                                    |fifo_w8_d144_A_4                                                                                                                                                                                                                                    |     92|\n",
      "|1186  |  layer11_out_V_data_15_V_U                                                                    |fifo_w8_d144_A_5                                                                                                                                                                                                                                    |     91|\n",
      "|1187  |  layer11_out_V_data_16_V_U                                                                    |fifo_w8_d144_A_6                                                                                                                                                                                                                                    |     91|\n",
      "|1188  |  layer11_out_V_data_17_V_U                                                                    |fifo_w8_d144_A_7                                                                                                                                                                                                                                    |     92|\n",
      "|1189  |  layer11_out_V_data_18_V_U                                                                    |fifo_w8_d144_A_8                                                                                                                                                                                                                                    |     91|\n",
      "|1190  |  layer11_out_V_data_19_V_U                                                                    |fifo_w8_d144_A_9                                                                                                                                                                                                                                    |     92|\n",
      "|1191  |  layer11_out_V_data_1_V_U                                                                     |fifo_w8_d144_A_10                                                                                                                                                                                                                                   |     92|\n",
      "|1192  |  layer11_out_V_data_20_V_U                                                                    |fifo_w8_d144_A_11                                                                                                                                                                                                                                   |     91|\n",
      "|1193  |  layer11_out_V_data_21_V_U                                                                    |fifo_w8_d144_A_12                                                                                                                                                                                                                                   |     91|\n",
      "|1194  |  layer11_out_V_data_22_V_U                                                                    |fifo_w8_d144_A_13                                                                                                                                                                                                                                   |     91|\n",
      "|1195  |  layer11_out_V_data_23_V_U                                                                    |fifo_w8_d144_A_14                                                                                                                                                                                                                                   |     92|\n",
      "|1196  |  layer11_out_V_data_24_V_U                                                                    |fifo_w8_d144_A_15                                                                                                                                                                                                                                   |     91|\n",
      "|1197  |  layer11_out_V_data_25_V_U                                                                    |fifo_w8_d144_A_16                                                                                                                                                                                                                                   |     93|\n",
      "|1198  |  layer11_out_V_data_26_V_U                                                                    |fifo_w8_d144_A_17                                                                                                                                                                                                                                   |     91|\n",
      "|1199  |  layer11_out_V_data_27_V_U                                                                    |fifo_w8_d144_A_18                                                                                                                                                                                                                                   |     92|\n",
      "|1200  |  layer11_out_V_data_28_V_U                                                                    |fifo_w8_d144_A_19                                                                                                                                                                                                                                   |     92|\n",
      "|1201  |  layer11_out_V_data_29_V_U                                                                    |fifo_w8_d144_A_20                                                                                                                                                                                                                                   |     92|\n",
      "|1202  |  layer11_out_V_data_2_V_U                                                                     |fifo_w8_d144_A_21                                                                                                                                                                                                                                   |     94|\n",
      "|1203  |  layer11_out_V_data_30_V_U                                                                    |fifo_w8_d144_A_22                                                                                                                                                                                                                                   |     91|\n",
      "|1204  |  layer11_out_V_data_31_V_U                                                                    |fifo_w8_d144_A_23                                                                                                                                                                                                                                   |     91|\n",
      "|1205  |  layer11_out_V_data_32_V_U                                                                    |fifo_w8_d144_A_24                                                                                                                                                                                                                                   |     92|\n",
      "|1206  |  layer11_out_V_data_33_V_U                                                                    |fifo_w8_d144_A_25                                                                                                                                                                                                                                   |     91|\n",
      "|1207  |  layer11_out_V_data_34_V_U                                                                    |fifo_w8_d144_A_26                                                                                                                                                                                                                                   |     91|\n",
      "|1208  |  layer11_out_V_data_35_V_U                                                                    |fifo_w8_d144_A_27                                                                                                                                                                                                                                   |     92|\n",
      "|1209  |  layer11_out_V_data_36_V_U                                                                    |fifo_w8_d144_A_28                                                                                                                                                                                                                                   |     91|\n",
      "|1210  |  layer11_out_V_data_37_V_U                                                                    |fifo_w8_d144_A_29                                                                                                                                                                                                                                   |     91|\n",
      "|1211  |  layer11_out_V_data_38_V_U                                                                    |fifo_w8_d144_A_30                                                                                                                                                                                                                                   |     91|\n",
      "|1212  |  layer11_out_V_data_39_V_U                                                                    |fifo_w8_d144_A_31                                                                                                                                                                                                                                   |     91|\n",
      "|1213  |  layer11_out_V_data_3_V_U                                                                     |fifo_w8_d144_A_32                                                                                                                                                                                                                                   |     91|\n",
      "|1214  |  layer11_out_V_data_40_V_U                                                                    |fifo_w8_d144_A_33                                                                                                                                                                                                                                   |     91|\n",
      "|1215  |  layer11_out_V_data_41_V_U                                                                    |fifo_w8_d144_A_34                                                                                                                                                                                                                                   |     91|\n",
      "|1216  |  layer11_out_V_data_42_V_U                                                                    |fifo_w8_d144_A_35                                                                                                                                                                                                                                   |     91|\n",
      "|1217  |  layer11_out_V_data_43_V_U                                                                    |fifo_w8_d144_A_36                                                                                                                                                                                                                                   |     91|\n",
      "|1218  |  layer11_out_V_data_44_V_U                                                                    |fifo_w8_d144_A_37                                                                                                                                                                                                                                   |     94|\n",
      "|1219  |  layer11_out_V_data_45_V_U                                                                    |fifo_w8_d144_A_38                                                                                                                                                                                                                                   |     93|\n",
      "|1220  |  layer11_out_V_data_46_V_U                                                                    |fifo_w8_d144_A_39                                                                                                                                                                                                                                   |     93|\n",
      "|1221  |  layer11_out_V_data_47_V_U                                                                    |fifo_w8_d144_A_40                                                                                                                                                                                                                                   |     92|\n",
      "|1222  |  layer11_out_V_data_48_V_U                                                                    |fifo_w8_d144_A_41                                                                                                                                                                                                                                   |     92|\n",
      "|1223  |  layer11_out_V_data_49_V_U                                                                    |fifo_w8_d144_A_42                                                                                                                                                                                                                                   |     94|\n",
      "|1224  |  layer11_out_V_data_4_V_U                                                                     |fifo_w8_d144_A_43                                                                                                                                                                                                                                   |     91|\n",
      "|1225  |  layer11_out_V_data_50_V_U                                                                    |fifo_w8_d144_A_44                                                                                                                                                                                                                                   |     93|\n",
      "|1226  |  layer11_out_V_data_51_V_U                                                                    |fifo_w8_d144_A_45                                                                                                                                                                                                                                   |     92|\n",
      "|1227  |  layer11_out_V_data_52_V_U                                                                    |fifo_w8_d144_A_46                                                                                                                                                                                                                                   |     94|\n",
      "|1228  |  layer11_out_V_data_53_V_U                                                                    |fifo_w8_d144_A_47                                                                                                                                                                                                                                   |     94|\n",
      "|1229  |  layer11_out_V_data_54_V_U                                                                    |fifo_w8_d144_A_48                                                                                                                                                                                                                                   |     92|\n",
      "|1230  |  layer11_out_V_data_55_V_U                                                                    |fifo_w8_d144_A_49                                                                                                                                                                                                                                   |     92|\n",
      "|1231  |  layer11_out_V_data_56_V_U                                                                    |fifo_w8_d144_A_50                                                                                                                                                                                                                                   |     92|\n",
      "|1232  |  layer11_out_V_data_57_V_U                                                                    |fifo_w8_d144_A_51                                                                                                                                                                                                                                   |     93|\n",
      "|1233  |  layer11_out_V_data_58_V_U                                                                    |fifo_w8_d144_A_52                                                                                                                                                                                                                                   |     92|\n",
      "|1234  |  layer11_out_V_data_59_V_U                                                                    |fifo_w8_d144_A_53                                                                                                                                                                                                                                   |     93|\n",
      "|1235  |  layer11_out_V_data_5_V_U                                                                     |fifo_w8_d144_A_54                                                                                                                                                                                                                                   |     91|\n",
      "|1236  |  layer11_out_V_data_60_V_U                                                                    |fifo_w8_d144_A_55                                                                                                                                                                                                                                   |     93|\n",
      "|1237  |  layer11_out_V_data_61_V_U                                                                    |fifo_w8_d144_A_56                                                                                                                                                                                                                                   |     91|\n",
      "|1238  |  layer11_out_V_data_62_V_U                                                                    |fifo_w8_d144_A_57                                                                                                                                                                                                                                   |     91|\n",
      "|1239  |  layer11_out_V_data_63_V_U                                                                    |fifo_w8_d144_A_58                                                                                                                                                                                                                                   |     94|\n",
      "|1240  |  layer11_out_V_data_6_V_U                                                                     |fifo_w8_d144_A_59                                                                                                                                                                                                                                   |     91|\n",
      "|1241  |  layer11_out_V_data_7_V_U                                                                     |fifo_w8_d144_A_60                                                                                                                                                                                                                                   |     91|\n",
      "|1242  |  layer11_out_V_data_8_V_U                                                                     |fifo_w8_d144_A_61                                                                                                                                                                                                                                   |     91|\n",
      "|1243  |  layer11_out_V_data_9_V_U                                                                     |fifo_w8_d144_A_62                                                                                                                                                                                                                                   |     92|\n",
      "|1244  |  layer12_out_V_data_0_V_U                                                                     |fifo_w16_d36_A                                                                                                                                                                                                                                      |     80|\n",
      "|1245  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_978                                                                                                                                                                                                                         |     54|\n",
      "|1246  |  layer12_out_V_data_10_V_U                                                                    |fifo_w16_d36_A_63                                                                                                                                                                                                                                   |     79|\n",
      "|1247  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_977                                                                                                                                                                                                                         |     54|\n",
      "|1248  |  layer12_out_V_data_11_V_U                                                                    |fifo_w16_d36_A_64                                                                                                                                                                                                                                   |     80|\n",
      "|1249  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_976                                                                                                                                                                                                                         |     54|\n",
      "|1250  |  layer12_out_V_data_12_V_U                                                                    |fifo_w16_d36_A_65                                                                                                                                                                                                                                   |     79|\n",
      "|1251  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_975                                                                                                                                                                                                                         |     54|\n",
      "|1252  |  layer12_out_V_data_13_V_U                                                                    |fifo_w16_d36_A_66                                                                                                                                                                                                                                   |     79|\n",
      "|1253  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_974                                                                                                                                                                                                                         |     54|\n",
      "|1254  |  layer12_out_V_data_14_V_U                                                                    |fifo_w16_d36_A_67                                                                                                                                                                                                                                   |     79|\n",
      "|1255  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_973                                                                                                                                                                                                                         |     54|\n",
      "|1256  |  layer12_out_V_data_15_V_U                                                                    |fifo_w16_d36_A_68                                                                                                                                                                                                                                   |     79|\n",
      "|1257  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_972                                                                                                                                                                                                                         |     54|\n",
      "|1258  |  layer12_out_V_data_16_V_U                                                                    |fifo_w16_d36_A_69                                                                                                                                                                                                                                   |     53|\n",
      "|1259  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_971                                                                                                                                                                                                                         |     29|\n",
      "|1260  |  layer12_out_V_data_17_V_U                                                                    |fifo_w16_d36_A_70                                                                                                                                                                                                                                   |     52|\n",
      "|1261  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_970                                                                                                                                                                                                                         |     29|\n",
      "|1262  |  layer12_out_V_data_18_V_U                                                                    |fifo_w16_d36_A_71                                                                                                                                                                                                                                   |     53|\n",
      "|1263  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_969                                                                                                                                                                                                                         |     29|\n",
      "|1264  |  layer12_out_V_data_19_V_U                                                                    |fifo_w16_d36_A_72                                                                                                                                                                                                                                   |     52|\n",
      "|1265  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_968                                                                                                                                                                                                                         |     29|\n",
      "|1266  |  layer12_out_V_data_1_V_U                                                                     |fifo_w16_d36_A_73                                                                                                                                                                                                                                   |     79|\n",
      "|1267  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_967                                                                                                                                                                                                                         |     54|\n",
      "|1268  |  layer12_out_V_data_20_V_U                                                                    |fifo_w16_d36_A_74                                                                                                                                                                                                                                   |     52|\n",
      "|1269  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_966                                                                                                                                                                                                                         |     29|\n",
      "|1270  |  layer12_out_V_data_21_V_U                                                                    |fifo_w16_d36_A_75                                                                                                                                                                                                                                   |     53|\n",
      "|1271  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_965                                                                                                                                                                                                                         |     29|\n",
      "|1272  |  layer12_out_V_data_22_V_U                                                                    |fifo_w16_d36_A_76                                                                                                                                                                                                                                   |     79|\n",
      "|1273  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_964                                                                                                                                                                                                                         |     54|\n",
      "|1274  |  layer12_out_V_data_23_V_U                                                                    |fifo_w16_d36_A_77                                                                                                                                                                                                                                   |     79|\n",
      "|1275  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_963                                                                                                                                                                                                                         |     54|\n",
      "|1276  |  layer12_out_V_data_24_V_U                                                                    |fifo_w16_d36_A_78                                                                                                                                                                                                                                   |     80|\n",
      "|1277  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_962                                                                                                                                                                                                                         |     54|\n",
      "|1278  |  layer12_out_V_data_25_V_U                                                                    |fifo_w16_d36_A_79                                                                                                                                                                                                                                   |     79|\n",
      "|1279  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_961                                                                                                                                                                                                                         |     54|\n",
      "|1280  |  layer12_out_V_data_26_V_U                                                                    |fifo_w16_d36_A_80                                                                                                                                                                                                                                   |     79|\n",
      "|1281  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_960                                                                                                                                                                                                                         |     54|\n",
      "|1282  |  layer12_out_V_data_27_V_U                                                                    |fifo_w16_d36_A_81                                                                                                                                                                                                                                   |     79|\n",
      "|1283  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_959                                                                                                                                                                                                                         |     54|\n",
      "|1284  |  layer12_out_V_data_28_V_U                                                                    |fifo_w16_d36_A_82                                                                                                                                                                                                                                   |     80|\n",
      "|1285  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_958                                                                                                                                                                                                                         |     54|\n",
      "|1286  |  layer12_out_V_data_29_V_U                                                                    |fifo_w16_d36_A_83                                                                                                                                                                                                                                   |     81|\n",
      "|1287  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_957                                                                                                                                                                                                                         |     54|\n",
      "|1288  |  layer12_out_V_data_2_V_U                                                                     |fifo_w16_d36_A_84                                                                                                                                                                                                                                   |     81|\n",
      "|1289  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_956                                                                                                                                                                                                                         |     54|\n",
      "|1290  |  layer12_out_V_data_30_V_U                                                                    |fifo_w16_d36_A_85                                                                                                                                                                                                                                   |     81|\n",
      "|1291  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_955                                                                                                                                                                                                                         |     54|\n",
      "|1292  |  layer12_out_V_data_31_V_U                                                                    |fifo_w16_d36_A_86                                                                                                                                                                                                                                   |     79|\n",
      "|1293  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_954                                                                                                                                                                                                                         |     54|\n",
      "|1294  |  layer12_out_V_data_32_V_U                                                                    |fifo_w16_d36_A_87                                                                                                                                                                                                                                   |     79|\n",
      "|1295  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_953                                                                                                                                                                                                                         |     54|\n",
      "|1296  |  layer12_out_V_data_33_V_U                                                                    |fifo_w16_d36_A_88                                                                                                                                                                                                                                   |     81|\n",
      "|1297  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_952                                                                                                                                                                                                                         |     54|\n",
      "|1298  |  layer12_out_V_data_34_V_U                                                                    |fifo_w16_d36_A_89                                                                                                                                                                                                                                   |     80|\n",
      "|1299  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_951                                                                                                                                                                                                                         |     54|\n",
      "|1300  |  layer12_out_V_data_35_V_U                                                                    |fifo_w16_d36_A_90                                                                                                                                                                                                                                   |     79|\n",
      "|1301  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_950                                                                                                                                                                                                                         |     54|\n",
      "|1302  |  layer12_out_V_data_36_V_U                                                                    |fifo_w16_d36_A_91                                                                                                                                                                                                                                   |     79|\n",
      "|1303  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_949                                                                                                                                                                                                                         |     54|\n",
      "|1304  |  layer12_out_V_data_37_V_U                                                                    |fifo_w16_d36_A_92                                                                                                                                                                                                                                   |     79|\n",
      "|1305  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_948                                                                                                                                                                                                                         |     54|\n",
      "|1306  |  layer12_out_V_data_38_V_U                                                                    |fifo_w16_d36_A_93                                                                                                                                                                                                                                   |     79|\n",
      "|1307  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_947                                                                                                                                                                                                                         |     54|\n",
      "|1308  |  layer12_out_V_data_39_V_U                                                                    |fifo_w16_d36_A_94                                                                                                                                                                                                                                   |     80|\n",
      "|1309  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_946                                                                                                                                                                                                                         |     54|\n",
      "|1310  |  layer12_out_V_data_3_V_U                                                                     |fifo_w16_d36_A_95                                                                                                                                                                                                                                   |     79|\n",
      "|1311  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_945                                                                                                                                                                                                                         |     54|\n",
      "|1312  |  layer12_out_V_data_40_V_U                                                                    |fifo_w16_d36_A_96                                                                                                                                                                                                                                   |     81|\n",
      "|1313  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_944                                                                                                                                                                                                                         |     54|\n",
      "|1314  |  layer12_out_V_data_41_V_U                                                                    |fifo_w16_d36_A_97                                                                                                                                                                                                                                   |     81|\n",
      "|1315  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_943                                                                                                                                                                                                                         |     54|\n",
      "|1316  |  layer12_out_V_data_42_V_U                                                                    |fifo_w16_d36_A_98                                                                                                                                                                                                                                   |     79|\n",
      "|1317  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_942                                                                                                                                                                                                                         |     54|\n",
      "|1318  |  layer12_out_V_data_43_V_U                                                                    |fifo_w16_d36_A_99                                                                                                                                                                                                                                   |     79|\n",
      "|1319  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_941                                                                                                                                                                                                                         |     54|\n",
      "|1320  |  layer12_out_V_data_44_V_U                                                                    |fifo_w16_d36_A_100                                                                                                                                                                                                                                  |     81|\n",
      "|1321  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_940                                                                                                                                                                                                                         |     54|\n",
      "|1322  |  layer12_out_V_data_45_V_U                                                                    |fifo_w16_d36_A_101                                                                                                                                                                                                                                  |     79|\n",
      "|1323  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_939                                                                                                                                                                                                                         |     54|\n",
      "|1324  |  layer12_out_V_data_46_V_U                                                                    |fifo_w16_d36_A_102                                                                                                                                                                                                                                  |     80|\n",
      "|1325  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_938                                                                                                                                                                                                                         |     54|\n",
      "|1326  |  layer12_out_V_data_47_V_U                                                                    |fifo_w16_d36_A_103                                                                                                                                                                                                                                  |     79|\n",
      "|1327  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_937                                                                                                                                                                                                                         |     54|\n",
      "|1328  |  layer12_out_V_data_48_V_U                                                                    |fifo_w16_d36_A_104                                                                                                                                                                                                                                  |     79|\n",
      "|1329  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_936                                                                                                                                                                                                                         |     54|\n",
      "|1330  |  layer12_out_V_data_49_V_U                                                                    |fifo_w16_d36_A_105                                                                                                                                                                                                                                  |     79|\n",
      "|1331  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_935                                                                                                                                                                                                                         |     54|\n",
      "|1332  |  layer12_out_V_data_4_V_U                                                                     |fifo_w16_d36_A_106                                                                                                                                                                                                                                  |     80|\n",
      "|1333  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_934                                                                                                                                                                                                                         |     54|\n",
      "|1334  |  layer12_out_V_data_50_V_U                                                                    |fifo_w16_d36_A_107                                                                                                                                                                                                                                  |     79|\n",
      "|1335  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_933                                                                                                                                                                                                                         |     54|\n",
      "|1336  |  layer12_out_V_data_51_V_U                                                                    |fifo_w16_d36_A_108                                                                                                                                                                                                                                  |     79|\n",
      "|1337  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_932                                                                                                                                                                                                                         |     54|\n",
      "|1338  |  layer12_out_V_data_52_V_U                                                                    |fifo_w16_d36_A_109                                                                                                                                                                                                                                  |     79|\n",
      "|1339  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_931                                                                                                                                                                                                                         |     54|\n",
      "|1340  |  layer12_out_V_data_53_V_U                                                                    |fifo_w16_d36_A_110                                                                                                                                                                                                                                  |     81|\n",
      "|1341  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_930                                                                                                                                                                                                                         |     54|\n",
      "|1342  |  layer12_out_V_data_54_V_U                                                                    |fifo_w16_d36_A_111                                                                                                                                                                                                                                  |     79|\n",
      "|1343  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_929                                                                                                                                                                                                                         |     54|\n",
      "|1344  |  layer12_out_V_data_55_V_U                                                                    |fifo_w16_d36_A_112                                                                                                                                                                                                                                  |     79|\n",
      "|1345  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_928                                                                                                                                                                                                                         |     54|\n",
      "|1346  |  layer12_out_V_data_56_V_U                                                                    |fifo_w16_d36_A_113                                                                                                                                                                                                                                  |     79|\n",
      "|1347  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_927                                                                                                                                                                                                                         |     54|\n",
      "|1348  |  layer12_out_V_data_57_V_U                                                                    |fifo_w16_d36_A_114                                                                                                                                                                                                                                  |     82|\n",
      "|1349  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_926                                                                                                                                                                                                                         |     54|\n",
      "|1350  |  layer12_out_V_data_58_V_U                                                                    |fifo_w16_d36_A_115                                                                                                                                                                                                                                  |     79|\n",
      "|1351  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_925                                                                                                                                                                                                                         |     54|\n",
      "|1352  |  layer12_out_V_data_59_V_U                                                                    |fifo_w16_d36_A_116                                                                                                                                                                                                                                  |     79|\n",
      "|1353  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_924                                                                                                                                                                                                                         |     54|\n",
      "|1354  |  layer12_out_V_data_5_V_U                                                                     |fifo_w16_d36_A_117                                                                                                                                                                                                                                  |     79|\n",
      "|1355  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_923                                                                                                                                                                                                                         |     54|\n",
      "|1356  |  layer12_out_V_data_60_V_U                                                                    |fifo_w16_d36_A_118                                                                                                                                                                                                                                  |     82|\n",
      "|1357  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_922                                                                                                                                                                                                                         |     54|\n",
      "|1358  |  layer12_out_V_data_61_V_U                                                                    |fifo_w16_d36_A_119                                                                                                                                                                                                                                  |     79|\n",
      "|1359  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_921                                                                                                                                                                                                                         |     54|\n",
      "|1360  |  layer12_out_V_data_62_V_U                                                                    |fifo_w16_d36_A_120                                                                                                                                                                                                                                  |     79|\n",
      "|1361  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_920                                                                                                                                                                                                                         |     54|\n",
      "|1362  |  layer12_out_V_data_63_V_U                                                                    |fifo_w16_d36_A_121                                                                                                                                                                                                                                  |     81|\n",
      "|1363  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_919                                                                                                                                                                                                                         |     54|\n",
      "|1364  |  layer12_out_V_data_6_V_U                                                                     |fifo_w16_d36_A_122                                                                                                                                                                                                                                  |     80|\n",
      "|1365  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_918                                                                                                                                                                                                                         |     54|\n",
      "|1366  |  layer12_out_V_data_7_V_U                                                                     |fifo_w16_d36_A_123                                                                                                                                                                                                                                  |     80|\n",
      "|1367  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_917                                                                                                                                                                                                                         |     54|\n",
      "|1368  |  layer12_out_V_data_8_V_U                                                                     |fifo_w16_d36_A_124                                                                                                                                                                                                                                  |     80|\n",
      "|1369  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_916                                                                                                                                                                                                                         |     54|\n",
      "|1370  |  layer12_out_V_data_9_V_U                                                                     |fifo_w16_d36_A_125                                                                                                                                                                                                                                  |     81|\n",
      "|1371  |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg                                                                                                                                                                                                                             |     54|\n",
      "|1372  |  layer14_out_V_data_0_V_U                                                                     |fifo_w16_d1_A                                                                                                                                                                                                                                       |     27|\n",
      "|1373  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_915                                                                                                                                                                                                                          |     17|\n",
      "|1374  |  layer14_out_V_data_10_V_U                                                                    |fifo_w16_d1_A_126                                                                                                                                                                                                                                   |     27|\n",
      "|1375  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_914                                                                                                                                                                                                                          |     17|\n",
      "|1376  |  layer14_out_V_data_11_V_U                                                                    |fifo_w16_d1_A_127                                                                                                                                                                                                                                   |     27|\n",
      "|1377  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_913                                                                                                                                                                                                                          |     17|\n",
      "|1378  |  layer14_out_V_data_12_V_U                                                                    |fifo_w16_d1_A_128                                                                                                                                                                                                                                   |     27|\n",
      "|1379  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_912                                                                                                                                                                                                                          |     17|\n",
      "|1380  |  layer14_out_V_data_13_V_U                                                                    |fifo_w16_d1_A_129                                                                                                                                                                                                                                   |     27|\n",
      "|1381  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_911                                                                                                                                                                                                                          |     17|\n",
      "|1382  |  layer14_out_V_data_14_V_U                                                                    |fifo_w16_d1_A_130                                                                                                                                                                                                                                   |     27|\n",
      "|1383  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_910                                                                                                                                                                                                                          |     17|\n",
      "|1384  |  layer14_out_V_data_15_V_U                                                                    |fifo_w16_d1_A_131                                                                                                                                                                                                                                   |     30|\n",
      "|1385  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_909                                                                                                                                                                                                                          |     18|\n",
      "|1386  |  layer14_out_V_data_16_V_U                                                                    |fifo_w16_d1_A_132                                                                                                                                                                                                                                   |     27|\n",
      "|1387  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_908                                                                                                                                                                                                                          |     17|\n",
      "|1388  |  layer14_out_V_data_17_V_U                                                                    |fifo_w16_d1_A_133                                                                                                                                                                                                                                   |     27|\n",
      "|1389  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_907                                                                                                                                                                                                                          |     17|\n",
      "|1390  |  layer14_out_V_data_18_V_U                                                                    |fifo_w16_d1_A_134                                                                                                                                                                                                                                   |     27|\n",
      "|1391  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_906                                                                                                                                                                                                                          |     17|\n",
      "|1392  |  layer14_out_V_data_19_V_U                                                                    |fifo_w16_d1_A_135                                                                                                                                                                                                                                   |     27|\n",
      "|1393  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_905                                                                                                                                                                                                                          |     17|\n",
      "|1394  |  layer14_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_136                                                                                                                                                                                                                                   |     27|\n",
      "|1395  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_904                                                                                                                                                                                                                          |     17|\n",
      "|1396  |  layer14_out_V_data_20_V_U                                                                    |fifo_w16_d1_A_137                                                                                                                                                                                                                                   |     27|\n",
      "|1397  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_903                                                                                                                                                                                                                          |     17|\n",
      "|1398  |  layer14_out_V_data_21_V_U                                                                    |fifo_w16_d1_A_138                                                                                                                                                                                                                                   |     27|\n",
      "|1399  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_902                                                                                                                                                                                                                          |     17|\n",
      "|1400  |  layer14_out_V_data_22_V_U                                                                    |fifo_w16_d1_A_139                                                                                                                                                                                                                                   |     27|\n",
      "|1401  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_901                                                                                                                                                                                                                          |     17|\n",
      "|1402  |  layer14_out_V_data_23_V_U                                                                    |fifo_w16_d1_A_140                                                                                                                                                                                                                                   |     29|\n",
      "|1403  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_900                                                                                                                                                                                                                          |     19|\n",
      "|1404  |  layer14_out_V_data_24_V_U                                                                    |fifo_w16_d1_A_141                                                                                                                                                                                                                                   |     27|\n",
      "|1405  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_899                                                                                                                                                                                                                          |     17|\n",
      "|1406  |  layer14_out_V_data_25_V_U                                                                    |fifo_w16_d1_A_142                                                                                                                                                                                                                                   |     27|\n",
      "|1407  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_898                                                                                                                                                                                                                          |     17|\n",
      "|1408  |  layer14_out_V_data_26_V_U                                                                    |fifo_w16_d1_A_143                                                                                                                                                                                                                                   |     27|\n",
      "|1409  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_897                                                                                                                                                                                                                          |     17|\n",
      "|1410  |  layer14_out_V_data_27_V_U                                                                    |fifo_w16_d1_A_144                                                                                                                                                                                                                                   |     27|\n",
      "|1411  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_896                                                                                                                                                                                                                          |     17|\n",
      "|1412  |  layer14_out_V_data_28_V_U                                                                    |fifo_w16_d1_A_145                                                                                                                                                                                                                                   |     56|\n",
      "|1413  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_895                                                                                                                                                                                                                          |     46|\n",
      "|1414  |  layer14_out_V_data_29_V_U                                                                    |fifo_w16_d1_A_146                                                                                                                                                                                                                                   |     59|\n",
      "|1415  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_894                                                                                                                                                                                                                          |     49|\n",
      "|1416  |  layer14_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_147                                                                                                                                                                                                                                   |     27|\n",
      "|1417  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_893                                                                                                                                                                                                                          |     17|\n",
      "|1418  |  layer14_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_148                                                                                                                                                                                                                                   |     29|\n",
      "|1419  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_892                                                                                                                                                                                                                          |     18|\n",
      "|1420  |  layer14_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_149                                                                                                                                                                                                                                   |     27|\n",
      "|1421  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_891                                                                                                                                                                                                                          |     15|\n",
      "|1422  |  layer14_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_150                                                                                                                                                                                                                                   |     27|\n",
      "|1423  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_890                                                                                                                                                                                                                          |     17|\n",
      "|1424  |  layer14_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_151                                                                                                                                                                                                                                   |     29|\n",
      "|1425  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_889                                                                                                                                                                                                                          |     19|\n",
      "|1426  |  layer14_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_152                                                                                                                                                                                                                                   |     27|\n",
      "|1427  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_888                                                                                                                                                                                                                          |     17|\n",
      "|1428  |  layer14_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_153                                                                                                                                                                                                                                   |     27|\n",
      "|1429  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_887                                                                                                                                                                                                                          |     17|\n",
      "|1430  |  layer14_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_154                                                                                                                                                                                                                                   |     28|\n",
      "|1431  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_886                                                                                                                                                                                                                          |     17|\n",
      "|1432  |  layer16_out_V_data_0_V_U                                                                     |fifo_w16_d1_A_155                                                                                                                                                                                                                                   |     57|\n",
      "|1433  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_885                                                                                                                                                                                                                          |     44|\n",
      "|1434  |  layer16_out_V_data_10_V_U                                                                    |fifo_w16_d1_A_156                                                                                                                                                                                                                                   |     56|\n",
      "|1435  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_884                                                                                                                                                                                                                          |     45|\n",
      "|1436  |  layer16_out_V_data_11_V_U                                                                    |fifo_w16_d1_A_157                                                                                                                                                                                                                                   |     54|\n",
      "|1437  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_883                                                                                                                                                                                                                          |     43|\n",
      "|1438  |  layer16_out_V_data_12_V_U                                                                    |fifo_w16_d1_A_158                                                                                                                                                                                                                                   |     54|\n",
      "|1439  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_882                                                                                                                                                                                                                          |     43|\n",
      "|1440  |  layer16_out_V_data_13_V_U                                                                    |fifo_w16_d1_A_159                                                                                                                                                                                                                                   |     55|\n",
      "|1441  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_881                                                                                                                                                                                                                          |     44|\n",
      "|1442  |  layer16_out_V_data_14_V_U                                                                    |fifo_w16_d1_A_160                                                                                                                                                                                                                                   |     57|\n",
      "|1443  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_880                                                                                                                                                                                                                          |     46|\n",
      "|1444  |  layer16_out_V_data_15_V_U                                                                    |fifo_w16_d1_A_161                                                                                                                                                                                                                                   |     55|\n",
      "|1445  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_879                                                                                                                                                                                                                          |     44|\n",
      "|1446  |  layer16_out_V_data_16_V_U                                                                    |fifo_w16_d1_A_162                                                                                                                                                                                                                                   |     54|\n",
      "|1447  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_878                                                                                                                                                                                                                          |     43|\n",
      "|1448  |  layer16_out_V_data_17_V_U                                                                    |fifo_w16_d1_A_163                                                                                                                                                                                                                                   |     55|\n",
      "|1449  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_877                                                                                                                                                                                                                          |     44|\n",
      "|1450  |  layer16_out_V_data_18_V_U                                                                    |fifo_w16_d1_A_164                                                                                                                                                                                                                                   |     55|\n",
      "|1451  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_876                                                                                                                                                                                                                          |     44|\n",
      "|1452  |  layer16_out_V_data_19_V_U                                                                    |fifo_w16_d1_A_165                                                                                                                                                                                                                                   |     55|\n",
      "|1453  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_875                                                                                                                                                                                                                          |     43|\n",
      "|1454  |  layer16_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_166                                                                                                                                                                                                                                   |     54|\n",
      "|1455  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_874                                                                                                                                                                                                                          |     43|\n",
      "|1456  |  layer16_out_V_data_20_V_U                                                                    |fifo_w16_d1_A_167                                                                                                                                                                                                                                   |     55|\n",
      "|1457  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_873                                                                                                                                                                                                                          |     44|\n",
      "|1458  |  layer16_out_V_data_21_V_U                                                                    |fifo_w16_d1_A_168                                                                                                                                                                                                                                   |     58|\n",
      "|1459  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_872                                                                                                                                                                                                                          |     47|\n",
      "|1460  |  layer16_out_V_data_22_V_U                                                                    |fifo_w16_d1_A_169                                                                                                                                                                                                                                   |     55|\n",
      "|1461  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_871                                                                                                                                                                                                                          |     44|\n",
      "|1462  |  layer16_out_V_data_23_V_U                                                                    |fifo_w16_d1_A_170                                                                                                                                                                                                                                   |     60|\n",
      "|1463  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_870                                                                                                                                                                                                                          |     48|\n",
      "|1464  |  layer16_out_V_data_24_V_U                                                                    |fifo_w16_d1_A_171                                                                                                                                                                                                                                   |     54|\n",
      "|1465  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_869                                                                                                                                                                                                                          |     43|\n",
      "|1466  |  layer16_out_V_data_25_V_U                                                                    |fifo_w16_d1_A_172                                                                                                                                                                                                                                   |     55|\n",
      "|1467  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_868                                                                                                                                                                                                                          |     44|\n",
      "|1468  |  layer16_out_V_data_26_V_U                                                                    |fifo_w16_d1_A_173                                                                                                                                                                                                                                   |     55|\n",
      "|1469  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_867                                                                                                                                                                                                                          |     43|\n",
      "|1470  |  layer16_out_V_data_27_V_U                                                                    |fifo_w16_d1_A_174                                                                                                                                                                                                                                   |     12|\n",
      "|1471  |  layer16_out_V_data_28_V_U                                                                    |fifo_w16_d1_A_175                                                                                                                                                                                                                                   |     53|\n",
      "|1472  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_866                                                                                                                                                                                                                          |     42|\n",
      "|1473  |  layer16_out_V_data_29_V_U                                                                    |fifo_w16_d1_A_176                                                                                                                                                                                                                                   |     55|\n",
      "|1474  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_865                                                                                                                                                                                                                          |     44|\n",
      "|1475  |  layer16_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_177                                                                                                                                                                                                                                   |     55|\n",
      "|1476  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_864                                                                                                                                                                                                                          |     44|\n",
      "|1477  |  layer16_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_178                                                                                                                                                                                                                                   |     55|\n",
      "|1478  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_863                                                                                                                                                                                                                          |     43|\n",
      "|1479  |  layer16_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_179                                                                                                                                                                                                                                   |     45|\n",
      "|1480  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_862                                                                                                                                                                                                                          |     34|\n",
      "|1481  |  layer16_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_180                                                                                                                                                                                                                                   |     60|\n",
      "|1482  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_861                                                                                                                                                                                                                          |     43|\n",
      "|1483  |  layer16_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_181                                                                                                                                                                                                                                   |     56|\n",
      "|1484  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_860                                                                                                                                                                                                                          |     44|\n",
      "|1485  |  layer16_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_182                                                                                                                                                                                                                                   |     52|\n",
      "|1486  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_859                                                                                                                                                                                                                          |     41|\n",
      "|1487  |  layer16_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_183                                                                                                                                                                                                                                   |     58|\n",
      "|1488  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_858                                                                                                                                                                                                                          |     47|\n",
      "|1489  |  layer16_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_184                                                                                                                                                                                                                                   |     55|\n",
      "|1490  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_857                                                                                                                                                                                                                          |     44|\n",
      "|1491  |  layer17_out_V_data_0_V_U                                                                     |fifo_w8_d1_A                                                                                                                                                                                                                                        |     84|\n",
      "|1492  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_856                                                                                                                                                                                                                           |     42|\n",
      "|1493  |  layer17_out_V_data_10_V_U                                                                    |fifo_w8_d1_A_185                                                                                                                                                                                                                                    |     19|\n",
      "|1494  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_855                                                                                                                                                                                                                           |      8|\n",
      "|1495  |  layer17_out_V_data_11_V_U                                                                    |fifo_w8_d1_A_186                                                                                                                                                                                                                                    |     19|\n",
      "|1496  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_854                                                                                                                                                                                                                           |      8|\n",
      "|1497  |  layer17_out_V_data_12_V_U                                                                    |fifo_w8_d1_A_187                                                                                                                                                                                                                                    |     19|\n",
      "|1498  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_853                                                                                                                                                                                                                           |      8|\n",
      "|1499  |  layer17_out_V_data_13_V_U                                                                    |fifo_w8_d1_A_188                                                                                                                                                                                                                                    |     19|\n",
      "|1500  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_852                                                                                                                                                                                                                           |      8|\n",
      "|1501  |  layer17_out_V_data_14_V_U                                                                    |fifo_w8_d1_A_189                                                                                                                                                                                                                                    |     19|\n",
      "|1502  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_851                                                                                                                                                                                                                           |      8|\n",
      "|1503  |  layer17_out_V_data_15_V_U                                                                    |fifo_w8_d1_A_190                                                                                                                                                                                                                                    |     21|\n",
      "|1504  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_850                                                                                                                                                                                                                           |      8|\n",
      "|1505  |  layer17_out_V_data_16_V_U                                                                    |fifo_w8_d1_A_191                                                                                                                                                                                                                                    |     19|\n",
      "|1506  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_849                                                                                                                                                                                                                           |      8|\n",
      "|1507  |  layer17_out_V_data_17_V_U                                                                    |fifo_w8_d1_A_192                                                                                                                                                                                                                                    |     19|\n",
      "|1508  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_848                                                                                                                                                                                                                           |      8|\n",
      "|1509  |  layer17_out_V_data_18_V_U                                                                    |fifo_w8_d1_A_193                                                                                                                                                                                                                                    |     19|\n",
      "|1510  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_847                                                                                                                                                                                                                           |      8|\n",
      "|1511  |  layer17_out_V_data_19_V_U                                                                    |fifo_w8_d1_A_194                                                                                                                                                                                                                                    |     20|\n",
      "|1512  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_846                                                                                                                                                                                                                           |      9|\n",
      "|1513  |  layer17_out_V_data_1_V_U                                                                     |fifo_w8_d1_A_195                                                                                                                                                                                                                                    |     19|\n",
      "|1514  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_845                                                                                                                                                                                                                           |      8|\n",
      "|1515  |  layer17_out_V_data_20_V_U                                                                    |fifo_w8_d1_A_196                                                                                                                                                                                                                                    |     19|\n",
      "|1516  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_844                                                                                                                                                                                                                           |      8|\n",
      "|1517  |  layer17_out_V_data_21_V_U                                                                    |fifo_w8_d1_A_197                                                                                                                                                                                                                                    |     19|\n",
      "|1518  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_843                                                                                                                                                                                                                           |      8|\n",
      "|1519  |  layer17_out_V_data_22_V_U                                                                    |fifo_w8_d1_A_198                                                                                                                                                                                                                                    |     20|\n",
      "|1520  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_842                                                                                                                                                                                                                           |      9|\n",
      "|1521  |  layer17_out_V_data_23_V_U                                                                    |fifo_w8_d1_A_199                                                                                                                                                                                                                                    |     19|\n",
      "|1522  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_841                                                                                                                                                                                                                           |      8|\n",
      "|1523  |  layer17_out_V_data_24_V_U                                                                    |fifo_w8_d1_A_200                                                                                                                                                                                                                                    |     19|\n",
      "|1524  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_840                                                                                                                                                                                                                           |      8|\n",
      "|1525  |  layer17_out_V_data_25_V_U                                                                    |fifo_w8_d1_A_201                                                                                                                                                                                                                                    |     19|\n",
      "|1526  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_839                                                                                                                                                                                                                           |      8|\n",
      "|1527  |  layer17_out_V_data_26_V_U                                                                    |fifo_w8_d1_A_202                                                                                                                                                                                                                                    |     21|\n",
      "|1528  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_838                                                                                                                                                                                                                           |     10|\n",
      "|1529  |  layer17_out_V_data_27_V_U                                                                    |fifo_w8_d1_A_203                                                                                                                                                                                                                                    |     19|\n",
      "|1530  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_837                                                                                                                                                                                                                           |      8|\n",
      "|1531  |  layer17_out_V_data_28_V_U                                                                    |fifo_w8_d1_A_204                                                                                                                                                                                                                                    |     19|\n",
      "|1532  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_836                                                                                                                                                                                                                           |      8|\n",
      "|1533  |  layer17_out_V_data_29_V_U                                                                    |fifo_w8_d1_A_205                                                                                                                                                                                                                                    |     19|\n",
      "|1534  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_835                                                                                                                                                                                                                           |      8|\n",
      "|1535  |  layer17_out_V_data_2_V_U                                                                     |fifo_w8_d1_A_206                                                                                                                                                                                                                                    |     20|\n",
      "|1536  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_834                                                                                                                                                                                                                           |      9|\n",
      "|1537  |  layer17_out_V_data_3_V_U                                                                     |fifo_w8_d1_A_207                                                                                                                                                                                                                                    |     20|\n",
      "|1538  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_833                                                                                                                                                                                                                           |      8|\n",
      "|1539  |  layer17_out_V_data_4_V_U                                                                     |fifo_w8_d1_A_208                                                                                                                                                                                                                                    |     21|\n",
      "|1540  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_832                                                                                                                                                                                                                           |      8|\n",
      "|1541  |  layer17_out_V_data_5_V_U                                                                     |fifo_w8_d1_A_209                                                                                                                                                                                                                                    |     19|\n",
      "|1542  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_831                                                                                                                                                                                                                           |      8|\n",
      "|1543  |  layer17_out_V_data_6_V_U                                                                     |fifo_w8_d1_A_210                                                                                                                                                                                                                                    |     20|\n",
      "|1544  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_830                                                                                                                                                                                                                           |      9|\n",
      "|1545  |  layer17_out_V_data_7_V_U                                                                     |fifo_w8_d1_A_211                                                                                                                                                                                                                                    |     19|\n",
      "|1546  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_829                                                                                                                                                                                                                           |      8|\n",
      "|1547  |  layer17_out_V_data_8_V_U                                                                     |fifo_w8_d1_A_212                                                                                                                                                                                                                                    |     19|\n",
      "|1548  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_828                                                                                                                                                                                                                           |      8|\n",
      "|1549  |  layer17_out_V_data_9_V_U                                                                     |fifo_w8_d1_A_213                                                                                                                                                                                                                                    |     20|\n",
      "|1550  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_827                                                                                                                                                                                                                           |      8|\n",
      "|1551  |  layer18_out_V_data_0_V_U                                                                     |fifo_w16_d1_A_214                                                                                                                                                                                                                                   |     28|\n",
      "|1552  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_826                                                                                                                                                                                                                          |     17|\n",
      "|1553  |  layer18_out_V_data_10_V_U                                                                    |fifo_w16_d1_A_215                                                                                                                                                                                                                                   |     29|\n",
      "|1554  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_825                                                                                                                                                                                                                          |     18|\n",
      "|1555  |  layer18_out_V_data_11_V_U                                                                    |fifo_w16_d1_A_216                                                                                                                                                                                                                                   |     28|\n",
      "|1556  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_824                                                                                                                                                                                                                          |     17|\n",
      "|1557  |  layer18_out_V_data_12_V_U                                                                    |fifo_w16_d1_A_217                                                                                                                                                                                                                                   |     28|\n",
      "|1558  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_823                                                                                                                                                                                                                          |     17|\n",
      "|1559  |  layer18_out_V_data_13_V_U                                                                    |fifo_w16_d1_A_218                                                                                                                                                                                                                                   |     28|\n",
      "|1560  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_822                                                                                                                                                                                                                          |     17|\n",
      "|1561  |  layer18_out_V_data_14_V_U                                                                    |fifo_w16_d1_A_219                                                                                                                                                                                                                                   |     30|\n",
      "|1562  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_821                                                                                                                                                                                                                          |     18|\n",
      "|1563  |  layer18_out_V_data_15_V_U                                                                    |fifo_w16_d1_A_220                                                                                                                                                                                                                                   |     28|\n",
      "|1564  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_820                                                                                                                                                                                                                          |     17|\n",
      "|1565  |  layer18_out_V_data_16_V_U                                                                    |fifo_w16_d1_A_221                                                                                                                                                                                                                                   |     28|\n",
      "|1566  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_819                                                                                                                                                                                                                          |     17|\n",
      "|1567  |  layer18_out_V_data_17_V_U                                                                    |fifo_w16_d1_A_222                                                                                                                                                                                                                                   |     30|\n",
      "|1568  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_818                                                                                                                                                                                                                          |     17|\n",
      "|1569  |  layer18_out_V_data_18_V_U                                                                    |fifo_w16_d1_A_223                                                                                                                                                                                                                                   |     28|\n",
      "|1570  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_817                                                                                                                                                                                                                          |     17|\n",
      "|1571  |  layer18_out_V_data_19_V_U                                                                    |fifo_w16_d1_A_224                                                                                                                                                                                                                                   |     29|\n",
      "|1572  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_816                                                                                                                                                                                                                          |     18|\n",
      "|1573  |  layer18_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_225                                                                                                                                                                                                                                   |     28|\n",
      "|1574  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_815                                                                                                                                                                                                                          |     17|\n",
      "|1575  |  layer18_out_V_data_20_V_U                                                                    |fifo_w16_d1_A_226                                                                                                                                                                                                                                   |     29|\n",
      "|1576  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_814                                                                                                                                                                                                                          |     17|\n",
      "|1577  |  layer18_out_V_data_21_V_U                                                                    |fifo_w16_d1_A_227                                                                                                                                                                                                                                   |     28|\n",
      "|1578  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_813                                                                                                                                                                                                                          |     17|\n",
      "|1579  |  layer18_out_V_data_22_V_U                                                                    |fifo_w16_d1_A_228                                                                                                                                                                                                                                   |     11|\n",
      "|1580  |  layer18_out_V_data_23_V_U                                                                    |fifo_w16_d1_A_229                                                                                                                                                                                                                                   |     28|\n",
      "|1581  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_812                                                                                                                                                                                                                          |     17|\n",
      "|1582  |  layer18_out_V_data_24_V_U                                                                    |fifo_w16_d1_A_230                                                                                                                                                                                                                                   |     29|\n",
      "|1583  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_811                                                                                                                                                                                                                          |     17|\n",
      "|1584  |  layer18_out_V_data_25_V_U                                                                    |fifo_w16_d1_A_231                                                                                                                                                                                                                                   |     28|\n",
      "|1585  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_810                                                                                                                                                                                                                          |     17|\n",
      "|1586  |  layer18_out_V_data_26_V_U                                                                    |fifo_w16_d1_A_232                                                                                                                                                                                                                                   |     61|\n",
      "|1587  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_809                                                                                                                                                                                                                          |     50|\n",
      "|1588  |  layer18_out_V_data_27_V_U                                                                    |fifo_w16_d1_A_233                                                                                                                                                                                                                                   |     28|\n",
      "|1589  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_808                                                                                                                                                                                                                          |     17|\n",
      "|1590  |  layer18_out_V_data_28_V_U                                                                    |fifo_w16_d1_A_234                                                                                                                                                                                                                                   |     32|\n",
      "|1591  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_807                                                                                                                                                                                                                          |     20|\n",
      "|1592  |  layer18_out_V_data_29_V_U                                                                    |fifo_w16_d1_A_235                                                                                                                                                                                                                                   |     28|\n",
      "|1593  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_806                                                                                                                                                                                                                          |     17|\n",
      "|1594  |  layer18_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_236                                                                                                                                                                                                                                   |     29|\n",
      "|1595  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_805                                                                                                                                                                                                                          |     17|\n",
      "|1596  |  layer18_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_237                                                                                                                                                                                                                                   |     28|\n",
      "|1597  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_804                                                                                                                                                                                                                          |     17|\n",
      "|1598  |  layer18_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_238                                                                                                                                                                                                                                   |     29|\n",
      "|1599  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_803                                                                                                                                                                                                                          |     18|\n",
      "|1600  |  layer18_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_239                                                                                                                                                                                                                                   |     29|\n",
      "|1601  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_802                                                                                                                                                                                                                          |     18|\n",
      "|1602  |  layer18_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_240                                                                                                                                                                                                                                   |     28|\n",
      "|1603  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_801                                                                                                                                                                                                                          |     17|\n",
      "|1604  |  layer18_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_241                                                                                                                                                                                                                                   |     28|\n",
      "|1605  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_800                                                                                                                                                                                                                          |     17|\n",
      "|1606  |  layer18_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_242                                                                                                                                                                                                                                   |     28|\n",
      "|1607  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_799                                                                                                                                                                                                                          |     17|\n",
      "|1608  |  layer18_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_243                                                                                                                                                                                                                                   |     29|\n",
      "|1609  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_798                                                                                                                                                                                                                          |     17|\n",
      "|1610  |  layer20_out_V_data_0_V_U                                                                     |fifo_w16_d1_A_244                                                                                                                                                                                                                                   |     60|\n",
      "|1611  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_797                                                                                                                                                                                                                          |     47|\n",
      "|1612  |  layer20_out_V_data_10_V_U                                                                    |fifo_w16_d1_A_245                                                                                                                                                                                                                                   |     58|\n",
      "|1613  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_796                                                                                                                                                                                                                          |     47|\n",
      "|1614  |  layer20_out_V_data_11_V_U                                                                    |fifo_w16_d1_A_246                                                                                                                                                                                                                                   |     58|\n",
      "|1615  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_795                                                                                                                                                                                                                          |     47|\n",
      "|1616  |  layer20_out_V_data_12_V_U                                                                    |fifo_w16_d1_A_247                                                                                                                                                                                                                                   |     58|\n",
      "|1617  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_794                                                                                                                                                                                                                          |     47|\n",
      "|1618  |  layer20_out_V_data_13_V_U                                                                    |fifo_w16_d1_A_248                                                                                                                                                                                                                                   |     58|\n",
      "|1619  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_793                                                                                                                                                                                                                          |     47|\n",
      "|1620  |  layer20_out_V_data_14_V_U                                                                    |fifo_w16_d1_A_249                                                                                                                                                                                                                                   |     58|\n",
      "|1621  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_792                                                                                                                                                                                                                          |     47|\n",
      "|1622  |  layer20_out_V_data_15_V_U                                                                    |fifo_w16_d1_A_250                                                                                                                                                                                                                                   |     58|\n",
      "|1623  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_791                                                                                                                                                                                                                          |     47|\n",
      "|1624  |  layer20_out_V_data_16_V_U                                                                    |fifo_w16_d1_A_251                                                                                                                                                                                                                                   |     58|\n",
      "|1625  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_790                                                                                                                                                                                                                          |     47|\n",
      "|1626  |  layer20_out_V_data_17_V_U                                                                    |fifo_w16_d1_A_252                                                                                                                                                                                                                                   |     59|\n",
      "|1627  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_789                                                                                                                                                                                                                          |     48|\n",
      "|1628  |  layer20_out_V_data_18_V_U                                                                    |fifo_w16_d1_A_253                                                                                                                                                                                                                                   |     60|\n",
      "|1629  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_788                                                                                                                                                                                                                          |     49|\n",
      "|1630  |  layer20_out_V_data_19_V_U                                                                    |fifo_w16_d1_A_254                                                                                                                                                                                                                                   |     59|\n",
      "|1631  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_787                                                                                                                                                                                                                          |     47|\n",
      "|1632  |  layer20_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_255                                                                                                                                                                                                                                   |     59|\n",
      "|1633  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_786                                                                                                                                                                                                                          |     48|\n",
      "|1634  |  layer20_out_V_data_20_V_U                                                                    |fifo_w16_d1_A_256                                                                                                                                                                                                                                   |     58|\n",
      "|1635  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_785                                                                                                                                                                                                                          |     47|\n",
      "|1636  |  layer20_out_V_data_21_V_U                                                                    |fifo_w16_d1_A_257                                                                                                                                                                                                                                   |     58|\n",
      "|1637  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_784                                                                                                                                                                                                                          |     47|\n",
      "|1638  |  layer20_out_V_data_22_V_U                                                                    |fifo_w16_d1_A_258                                                                                                                                                                                                                                   |     11|\n",
      "|1639  |  layer20_out_V_data_23_V_U                                                                    |fifo_w16_d1_A_259                                                                                                                                                                                                                                   |     58|\n",
      "|1640  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_783                                                                                                                                                                                                                          |     47|\n",
      "|1641  |  layer20_out_V_data_24_V_U                                                                    |fifo_w16_d1_A_260                                                                                                                                                                                                                                   |     58|\n",
      "|1642  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_782                                                                                                                                                                                                                          |     47|\n",
      "|1643  |  layer20_out_V_data_25_V_U                                                                    |fifo_w16_d1_A_261                                                                                                                                                                                                                                   |     59|\n",
      "|1644  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_781                                                                                                                                                                                                                          |     48|\n",
      "|1645  |  layer20_out_V_data_26_V_U                                                                    |fifo_w16_d1_A_262                                                                                                                                                                                                                                   |     60|\n",
      "|1646  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_780                                                                                                                                                                                                                          |     47|\n",
      "|1647  |  layer20_out_V_data_27_V_U                                                                    |fifo_w16_d1_A_263                                                                                                                                                                                                                                   |     58|\n",
      "|1648  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_779                                                                                                                                                                                                                          |     47|\n",
      "|1649  |  layer20_out_V_data_28_V_U                                                                    |fifo_w16_d1_A_264                                                                                                                                                                                                                                   |     58|\n",
      "|1650  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_778                                                                                                                                                                                                                          |     47|\n",
      "|1651  |  layer20_out_V_data_29_V_U                                                                    |fifo_w16_d1_A_265                                                                                                                                                                                                                                   |     12|\n",
      "|1652  |  layer20_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_266                                                                                                                                                                                                                                   |     58|\n",
      "|1653  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_777                                                                                                                                                                                                                          |     47|\n",
      "|1654  |  layer20_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_267                                                                                                                                                                                                                                   |     59|\n",
      "|1655  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_776                                                                                                                                                                                                                          |     47|\n",
      "|1656  |  layer20_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_268                                                                                                                                                                                                                                   |     59|\n",
      "|1657  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_775                                                                                                                                                                                                                          |     48|\n",
      "|1658  |  layer20_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_269                                                                                                                                                                                                                                   |     58|\n",
      "|1659  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_774                                                                                                                                                                                                                          |     47|\n",
      "|1660  |  layer20_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_270                                                                                                                                                                                                                                   |     59|\n",
      "|1661  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_773                                                                                                                                                                                                                          |     47|\n",
      "|1662  |  layer20_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_271                                                                                                                                                                                                                                   |     58|\n",
      "|1663  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_772                                                                                                                                                                                                                          |     47|\n",
      "|1664  |  layer20_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_272                                                                                                                                                                                                                                   |     58|\n",
      "|1665  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_771                                                                                                                                                                                                                          |     47|\n",
      "|1666  |  layer20_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_273                                                                                                                                                                                                                                   |     59|\n",
      "|1667  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_770                                                                                                                                                                                                                          |     48|\n",
      "|1668  |  layer21_out_V_data_0_V_U                                                                     |fifo_w8_d1_A_274                                                                                                                                                                                                                                    |     28|\n",
      "|1669  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_769                                                                                                                                                                                                                           |     14|\n",
      "|1670  |  layer21_out_V_data_10_V_U                                                                    |fifo_w8_d1_A_275                                                                                                                                                                                                                                    |     20|\n",
      "|1671  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_768                                                                                                                                                                                                                           |      9|\n",
      "|1672  |  layer21_out_V_data_11_V_U                                                                    |fifo_w8_d1_A_276                                                                                                                                                                                                                                    |     20|\n",
      "|1673  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_767                                                                                                                                                                                                                           |      9|\n",
      "|1674  |  layer21_out_V_data_12_V_U                                                                    |fifo_w8_d1_A_277                                                                                                                                                                                                                                    |     20|\n",
      "|1675  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_766                                                                                                                                                                                                                           |      9|\n",
      "|1676  |  layer21_out_V_data_13_V_U                                                                    |fifo_w8_d1_A_278                                                                                                                                                                                                                                    |     20|\n",
      "|1677  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_765                                                                                                                                                                                                                           |      9|\n",
      "|1678  |  layer21_out_V_data_14_V_U                                                                    |fifo_w8_d1_A_279                                                                                                                                                                                                                                    |     20|\n",
      "|1679  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_764                                                                                                                                                                                                                           |      9|\n",
      "|1680  |  layer21_out_V_data_15_V_U                                                                    |fifo_w8_d1_A_280                                                                                                                                                                                                                                    |     20|\n",
      "|1681  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_763                                                                                                                                                                                                                           |      9|\n",
      "|1682  |  layer21_out_V_data_16_V_U                                                                    |fifo_w8_d1_A_281                                                                                                                                                                                                                                    |     20|\n",
      "|1683  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_762                                                                                                                                                                                                                           |      9|\n",
      "|1684  |  layer21_out_V_data_17_V_U                                                                    |fifo_w8_d1_A_282                                                                                                                                                                                                                                    |     20|\n",
      "|1685  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_761                                                                                                                                                                                                                           |      9|\n",
      "|1686  |  layer21_out_V_data_18_V_U                                                                    |fifo_w8_d1_A_283                                                                                                                                                                                                                                    |     20|\n",
      "|1687  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_760                                                                                                                                                                                                                           |      9|\n",
      "|1688  |  layer21_out_V_data_19_V_U                                                                    |fifo_w8_d1_A_284                                                                                                                                                                                                                                    |     22|\n",
      "|1689  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_759                                                                                                                                                                                                                           |     10|\n",
      "|1690  |  layer21_out_V_data_1_V_U                                                                     |fifo_w8_d1_A_285                                                                                                                                                                                                                                    |     20|\n",
      "|1691  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_758                                                                                                                                                                                                                           |      9|\n",
      "|1692  |  layer21_out_V_data_20_V_U                                                                    |fifo_w8_d1_A_286                                                                                                                                                                                                                                    |     20|\n",
      "|1693  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_757                                                                                                                                                                                                                           |      9|\n",
      "|1694  |  layer21_out_V_data_21_V_U                                                                    |fifo_w8_d1_A_287                                                                                                                                                                                                                                    |     20|\n",
      "|1695  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_756                                                                                                                                                                                                                           |      9|\n",
      "|1696  |  layer21_out_V_data_22_V_U                                                                    |fifo_w8_d1_A_288                                                                                                                                                                                                                                    |     11|\n",
      "|1697  |  layer21_out_V_data_23_V_U                                                                    |fifo_w8_d1_A_289                                                                                                                                                                                                                                    |     20|\n",
      "|1698  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_755                                                                                                                                                                                                                           |      9|\n",
      "|1699  |  layer21_out_V_data_24_V_U                                                                    |fifo_w8_d1_A_290                                                                                                                                                                                                                                    |     20|\n",
      "|1700  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_754                                                                                                                                                                                                                           |      9|\n",
      "|1701  |  layer21_out_V_data_25_V_U                                                                    |fifo_w8_d1_A_291                                                                                                                                                                                                                                    |     20|\n",
      "|1702  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_753                                                                                                                                                                                                                           |      9|\n",
      "|1703  |  layer21_out_V_data_26_V_U                                                                    |fifo_w8_d1_A_292                                                                                                                                                                                                                                    |     24|\n",
      "|1704  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_752                                                                                                                                                                                                                           |     11|\n",
      "|1705  |  layer21_out_V_data_27_V_U                                                                    |fifo_w8_d1_A_293                                                                                                                                                                                                                                    |     20|\n",
      "|1706  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_751                                                                                                                                                                                                                           |      9|\n",
      "|1707  |  layer21_out_V_data_28_V_U                                                                    |fifo_w8_d1_A_294                                                                                                                                                                                                                                    |     20|\n",
      "|1708  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_750                                                                                                                                                                                                                           |      9|\n",
      "|1709  |  layer21_out_V_data_29_V_U                                                                    |fifo_w8_d1_A_295                                                                                                                                                                                                                                    |     20|\n",
      "|1710  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_749                                                                                                                                                                                                                           |      9|\n",
      "|1711  |  layer21_out_V_data_2_V_U                                                                     |fifo_w8_d1_A_296                                                                                                                                                                                                                                    |     20|\n",
      "|1712  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_748                                                                                                                                                                                                                           |      9|\n",
      "|1713  |  layer21_out_V_data_3_V_U                                                                     |fifo_w8_d1_A_297                                                                                                                                                                                                                                    |     22|\n",
      "|1714  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_747                                                                                                                                                                                                                           |     10|\n",
      "|1715  |  layer21_out_V_data_4_V_U                                                                     |fifo_w8_d1_A_298                                                                                                                                                                                                                                    |     20|\n",
      "|1716  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_746                                                                                                                                                                                                                           |      9|\n",
      "|1717  |  layer21_out_V_data_5_V_U                                                                     |fifo_w8_d1_A_299                                                                                                                                                                                                                                    |     20|\n",
      "|1718  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_745                                                                                                                                                                                                                           |      9|\n",
      "|1719  |  layer21_out_V_data_6_V_U                                                                     |fifo_w8_d1_A_300                                                                                                                                                                                                                                    |     22|\n",
      "|1720  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_744                                                                                                                                                                                                                           |     10|\n",
      "|1721  |  layer21_out_V_data_7_V_U                                                                     |fifo_w8_d1_A_301                                                                                                                                                                                                                                    |     20|\n",
      "|1722  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_743                                                                                                                                                                                                                           |      9|\n",
      "|1723  |  layer21_out_V_data_8_V_U                                                                     |fifo_w8_d1_A_302                                                                                                                                                                                                                                    |     20|\n",
      "|1724  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg_742                                                                                                                                                                                                                           |      9|\n",
      "|1725  |  layer21_out_V_data_9_V_U                                                                     |fifo_w8_d1_A_303                                                                                                                                                                                                                                    |     20|\n",
      "|1726  |    U_fifo_w8_d1_A_shiftReg                                                                    |fifo_w8_d1_A_shiftReg                                                                                                                                                                                                                               |      9|\n",
      "|1727  |  layer22_out_V_data_0_V_U                                                                     |fifo_w16_d1_A_304                                                                                                                                                                                                                                   |     87|\n",
      "|1728  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_741                                                                                                                                                                                                                          |     77|\n",
      "|1729  |  layer22_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_305                                                                                                                                                                                                                                   |     36|\n",
      "|1730  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_740                                                                                                                                                                                                                          |     26|\n",
      "|1731  |  layer22_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_306                                                                                                                                                                                                                                   |    106|\n",
      "|1732  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_739                                                                                                                                                                                                                          |     96|\n",
      "|1733  |  layer22_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_307                                                                                                                                                                                                                                   |     36|\n",
      "|1734  |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg                                                                                                                                                                                                                              |     26|\n",
      "|1735  |  layer2_out_V_data_0_V_U                                                                      |fifo_w16_d1860_A                                                                                                                                                                                                                                    |    140|\n",
      "|1736  |  layer2_out_V_data_10_V_U                                                                     |fifo_w16_d1860_A_308                                                                                                                                                                                                                                |    128|\n",
      "|1737  |  layer2_out_V_data_11_V_U                                                                     |fifo_w16_d1860_A_309                                                                                                                                                                                                                                |    141|\n",
      "|1738  |  layer2_out_V_data_12_V_U                                                                     |fifo_w16_d1860_A_310                                                                                                                                                                                                                                |    129|\n",
      "|1739  |  layer2_out_V_data_13_V_U                                                                     |fifo_w16_d1860_A_311                                                                                                                                                                                                                                |    129|\n",
      "|1740  |  layer2_out_V_data_14_V_U                                                                     |fifo_w16_d1860_A_312                                                                                                                                                                                                                                |    129|\n",
      "|1741  |  layer2_out_V_data_15_V_U                                                                     |fifo_w16_d1860_A_313                                                                                                                                                                                                                                |    140|\n",
      "|1742  |  layer2_out_V_data_1_V_U                                                                      |fifo_w16_d1860_A_314                                                                                                                                                                                                                                |    140|\n",
      "|1743  |  layer2_out_V_data_2_V_U                                                                      |fifo_w16_d1860_A_315                                                                                                                                                                                                                                |    129|\n",
      "|1744  |  layer2_out_V_data_3_V_U                                                                      |fifo_w16_d1860_A_316                                                                                                                                                                                                                                |    128|\n",
      "|1745  |  layer2_out_V_data_4_V_U                                                                      |fifo_w16_d1860_A_317                                                                                                                                                                                                                                |    140|\n",
      "|1746  |  layer2_out_V_data_5_V_U                                                                      |fifo_w16_d1860_A_318                                                                                                                                                                                                                                |    128|\n",
      "|1747  |  layer2_out_V_data_6_V_U                                                                      |fifo_w16_d1860_A_319                                                                                                                                                                                                                                |    128|\n",
      "|1748  |  layer2_out_V_data_7_V_U                                                                      |fifo_w16_d1860_A_320                                                                                                                                                                                                                                |    128|\n",
      "|1749  |  layer2_out_V_data_8_V_U                                                                      |fifo_w16_d1860_A_321                                                                                                                                                                                                                                |    142|\n",
      "|1750  |  layer2_out_V_data_9_V_U                                                                      |fifo_w16_d1860_A_322                                                                                                                                                                                                                                |    130|\n",
      "|1751  |  layer4_out_V_data_0_V_U                                                                      |fifo_w16_d930_A                                                                                                                                                                                                                                     |    148|\n",
      "|1752  |  layer4_out_V_data_10_V_U                                                                     |fifo_w16_d930_A_323                                                                                                                                                                                                                                 |    149|\n",
      "|1753  |  layer4_out_V_data_11_V_U                                                                     |fifo_w16_d930_A_324                                                                                                                                                                                                                                 |    148|\n",
      "|1754  |  layer4_out_V_data_12_V_U                                                                     |fifo_w16_d930_A_325                                                                                                                                                                                                                                 |    152|\n",
      "|1755  |  layer4_out_V_data_13_V_U                                                                     |fifo_w16_d930_A_326                                                                                                                                                                                                                                 |    148|\n",
      "|1756  |  layer4_out_V_data_14_V_U                                                                     |fifo_w16_d930_A_327                                                                                                                                                                                                                                 |    149|\n",
      "|1757  |  layer4_out_V_data_15_V_U                                                                     |fifo_w16_d930_A_328                                                                                                                                                                                                                                 |    148|\n",
      "|1758  |  layer4_out_V_data_1_V_U                                                                      |fifo_w16_d930_A_329                                                                                                                                                                                                                                 |    148|\n",
      "|1759  |  layer4_out_V_data_2_V_U                                                                      |fifo_w16_d930_A_330                                                                                                                                                                                                                                 |    149|\n",
      "|1760  |  layer4_out_V_data_3_V_U                                                                      |fifo_w16_d930_A_331                                                                                                                                                                                                                                 |    148|\n",
      "|1761  |  layer4_out_V_data_4_V_U                                                                      |fifo_w16_d930_A_332                                                                                                                                                                                                                                 |    148|\n",
      "|1762  |  layer4_out_V_data_5_V_U                                                                      |fifo_w16_d930_A_333                                                                                                                                                                                                                                 |    149|\n",
      "|1763  |  layer4_out_V_data_6_V_U                                                                      |fifo_w16_d930_A_334                                                                                                                                                                                                                                 |    148|\n",
      "|1764  |  layer4_out_V_data_7_V_U                                                                      |fifo_w16_d930_A_335                                                                                                                                                                                                                                 |    148|\n",
      "|1765  |  layer4_out_V_data_8_V_U                                                                      |fifo_w16_d930_A_336                                                                                                                                                                                                                                 |    148|\n",
      "|1766  |  layer4_out_V_data_9_V_U                                                                      |fifo_w16_d930_A_337                                                                                                                                                                                                                                 |    149|\n",
      "|1767  |  layer5_out_V_data_0_V_U                                                                      |fifo_w16_d812_A                                                                                                                                                                                                                                     |    176|\n",
      "|1768  |  layer5_out_V_data_10_V_U                                                                     |fifo_w16_d812_A_338                                                                                                                                                                                                                                 |    176|\n",
      "|1769  |  layer5_out_V_data_11_V_U                                                                     |fifo_w16_d812_A_339                                                                                                                                                                                                                                 |    178|\n",
      "|1770  |  layer5_out_V_data_12_V_U                                                                     |fifo_w16_d812_A_340                                                                                                                                                                                                                                 |    176|\n",
      "|1771  |  layer5_out_V_data_13_V_U                                                                     |fifo_w16_d812_A_341                                                                                                                                                                                                                                 |    176|\n",
      "|1772  |  layer5_out_V_data_14_V_U                                                                     |fifo_w16_d812_A_342                                                                                                                                                                                                                                 |    177|\n",
      "|1773  |  layer5_out_V_data_15_V_U                                                                     |fifo_w16_d812_A_343                                                                                                                                                                                                                                 |    177|\n",
      "|1774  |  layer5_out_V_data_16_V_U                                                                     |fifo_w16_d812_A_344                                                                                                                                                                                                                                 |    176|\n",
      "|1775  |  layer5_out_V_data_17_V_U                                                                     |fifo_w16_d812_A_345                                                                                                                                                                                                                                 |    176|\n",
      "|1776  |  layer5_out_V_data_18_V_U                                                                     |fifo_w16_d812_A_346                                                                                                                                                                                                                                 |    178|\n",
      "|1777  |  layer5_out_V_data_19_V_U                                                                     |fifo_w16_d812_A_347                                                                                                                                                                                                                                 |    176|\n",
      "|1778  |  layer5_out_V_data_1_V_U                                                                      |fifo_w16_d812_A_348                                                                                                                                                                                                                                 |    176|\n",
      "|1779  |  layer5_out_V_data_20_V_U                                                                     |fifo_w16_d812_A_349                                                                                                                                                                                                                                 |    175|\n",
      "|1780  |  layer5_out_V_data_21_V_U                                                                     |fifo_w16_d812_A_350                                                                                                                                                                                                                                 |    177|\n",
      "|1781  |  layer5_out_V_data_22_V_U                                                                     |fifo_w16_d812_A_351                                                                                                                                                                                                                                 |    176|\n",
      "|1782  |  layer5_out_V_data_23_V_U                                                                     |fifo_w16_d812_A_352                                                                                                                                                                                                                                 |    175|\n",
      "|1783  |  layer5_out_V_data_24_V_U                                                                     |fifo_w16_d812_A_353                                                                                                                                                                                                                                 |    175|\n",
      "|1784  |  layer5_out_V_data_25_V_U                                                                     |fifo_w16_d812_A_354                                                                                                                                                                                                                                 |    177|\n",
      "|1785  |  layer5_out_V_data_26_V_U                                                                     |fifo_w16_d812_A_355                                                                                                                                                                                                                                 |    175|\n",
      "|1786  |  layer5_out_V_data_27_V_U                                                                     |fifo_w16_d812_A_356                                                                                                                                                                                                                                 |    175|\n",
      "|1787  |  layer5_out_V_data_28_V_U                                                                     |fifo_w16_d812_A_357                                                                                                                                                                                                                                 |    175|\n",
      "|1788  |  layer5_out_V_data_29_V_U                                                                     |fifo_w16_d812_A_358                                                                                                                                                                                                                                 |    176|\n",
      "|1789  |  layer5_out_V_data_2_V_U                                                                      |fifo_w16_d812_A_359                                                                                                                                                                                                                                 |    176|\n",
      "|1790  |  layer5_out_V_data_30_V_U                                                                     |fifo_w16_d812_A_360                                                                                                                                                                                                                                 |    175|\n",
      "|1791  |  layer5_out_V_data_31_V_U                                                                     |fifo_w16_d812_A_361                                                                                                                                                                                                                                 |    175|\n",
      "|1792  |  layer5_out_V_data_3_V_U                                                                      |fifo_w16_d812_A_362                                                                                                                                                                                                                                 |    178|\n",
      "|1793  |  layer5_out_V_data_4_V_U                                                                      |fifo_w16_d812_A_363                                                                                                                                                                                                                                 |    176|\n",
      "|1794  |  layer5_out_V_data_5_V_U                                                                      |fifo_w16_d812_A_364                                                                                                                                                                                                                                 |    177|\n",
      "|1795  |  layer5_out_V_data_6_V_U                                                                      |fifo_w16_d812_A_365                                                                                                                                                                                                                                 |    176|\n",
      "|1796  |  layer5_out_V_data_7_V_U                                                                      |fifo_w16_d812_A_366                                                                                                                                                                                                                                 |    176|\n",
      "|1797  |  layer5_out_V_data_8_V_U                                                                      |fifo_w16_d812_A_367                                                                                                                                                                                                                                 |    177|\n",
      "|1798  |  layer5_out_V_data_9_V_U                                                                      |fifo_w16_d812_A_368                                                                                                                                                                                                                                 |    177|\n",
      "|1799  |  layer6_out_V_data_0_V_U                                                                      |fifo_w8_d812_A                                                                                                                                                                                                                                      |    122|\n",
      "|1800  |  layer6_out_V_data_10_V_U                                                                     |fifo_w8_d812_A_369                                                                                                                                                                                                                                  |    123|\n",
      "|1801  |  layer6_out_V_data_11_V_U                                                                     |fifo_w8_d812_A_370                                                                                                                                                                                                                                  |    122|\n",
      "|1802  |  layer6_out_V_data_12_V_U                                                                     |fifo_w8_d812_A_371                                                                                                                                                                                                                                  |    122|\n",
      "|1803  |  layer6_out_V_data_13_V_U                                                                     |fifo_w8_d812_A_372                                                                                                                                                                                                                                  |    122|\n",
      "|1804  |  layer6_out_V_data_14_V_U                                                                     |fifo_w8_d812_A_373                                                                                                                                                                                                                                  |    122|\n",
      "|1805  |  layer6_out_V_data_15_V_U                                                                     |fifo_w8_d812_A_374                                                                                                                                                                                                                                  |    125|\n",
      "|1806  |  layer6_out_V_data_16_V_U                                                                     |fifo_w8_d812_A_375                                                                                                                                                                                                                                  |    122|\n",
      "|1807  |  layer6_out_V_data_17_V_U                                                                     |fifo_w8_d812_A_376                                                                                                                                                                                                                                  |    122|\n",
      "|1808  |  layer6_out_V_data_18_V_U                                                                     |fifo_w8_d812_A_377                                                                                                                                                                                                                                  |    122|\n",
      "|1809  |  layer6_out_V_data_19_V_U                                                                     |fifo_w8_d812_A_378                                                                                                                                                                                                                                  |    125|\n",
      "|1810  |  layer6_out_V_data_1_V_U                                                                      |fifo_w8_d812_A_379                                                                                                                                                                                                                                  |    122|\n",
      "|1811  |  layer6_out_V_data_20_V_U                                                                     |fifo_w8_d812_A_380                                                                                                                                                                                                                                  |    122|\n",
      "|1812  |  layer6_out_V_data_21_V_U                                                                     |fifo_w8_d812_A_381                                                                                                                                                                                                                                  |    122|\n",
      "|1813  |  layer6_out_V_data_22_V_U                                                                     |fifo_w8_d812_A_382                                                                                                                                                                                                                                  |    124|\n",
      "|1814  |  layer6_out_V_data_23_V_U                                                                     |fifo_w8_d812_A_383                                                                                                                                                                                                                                  |    122|\n",
      "|1815  |  layer6_out_V_data_24_V_U                                                                     |fifo_w8_d812_A_384                                                                                                                                                                                                                                  |    122|\n",
      "|1816  |  layer6_out_V_data_25_V_U                                                                     |fifo_w8_d812_A_385                                                                                                                                                                                                                                  |    122|\n",
      "|1817  |  layer6_out_V_data_26_V_U                                                                     |fifo_w8_d812_A_386                                                                                                                                                                                                                                  |    124|\n",
      "|1818  |  layer6_out_V_data_27_V_U                                                                     |fifo_w8_d812_A_387                                                                                                                                                                                                                                  |    122|\n",
      "|1819  |  layer6_out_V_data_28_V_U                                                                     |fifo_w8_d812_A_388                                                                                                                                                                                                                                  |    122|\n",
      "|1820  |  layer6_out_V_data_29_V_U                                                                     |fifo_w8_d812_A_389                                                                                                                                                                                                                                  |    122|\n",
      "|1821  |  layer6_out_V_data_2_V_U                                                                      |fifo_w8_d812_A_390                                                                                                                                                                                                                                  |    125|\n",
      "|1822  |  layer6_out_V_data_30_V_U                                                                     |fifo_w8_d812_A_391                                                                                                                                                                                                                                  |    122|\n",
      "|1823  |  layer6_out_V_data_31_V_U                                                                     |fifo_w8_d812_A_392                                                                                                                                                                                                                                  |    122|\n",
      "|1824  |  layer6_out_V_data_3_V_U                                                                      |fifo_w8_d812_A_393                                                                                                                                                                                                                                  |    122|\n",
      "|1825  |  layer6_out_V_data_4_V_U                                                                      |fifo_w8_d812_A_394                                                                                                                                                                                                                                  |    125|\n",
      "|1826  |  layer6_out_V_data_5_V_U                                                                      |fifo_w8_d812_A_395                                                                                                                                                                                                                                  |    122|\n",
      "|1827  |  layer6_out_V_data_6_V_U                                                                      |fifo_w8_d812_A_396                                                                                                                                                                                                                                  |    122|\n",
      "|1828  |  layer6_out_V_data_7_V_U                                                                      |fifo_w8_d812_A_397                                                                                                                                                                                                                                  |    123|\n",
      "|1829  |  layer6_out_V_data_8_V_U                                                                      |fifo_w8_d812_A_398                                                                                                                                                                                                                                  |    123|\n",
      "|1830  |  layer6_out_V_data_9_V_U                                                                      |fifo_w8_d812_A_399                                                                                                                                                                                                                                  |    123|\n",
      "|1831  |  layer7_out_V_data_0_V_U                                                                      |fifo_w8_d812_A_400                                                                                                                                                                                                                                  |    122|\n",
      "|1832  |  layer7_out_V_data_10_V_U                                                                     |fifo_w8_d812_A_401                                                                                                                                                                                                                                  |    122|\n",
      "|1833  |  layer7_out_V_data_11_V_U                                                                     |fifo_w8_d812_A_402                                                                                                                                                                                                                                  |    122|\n",
      "|1834  |  layer7_out_V_data_12_V_U                                                                     |fifo_w8_d812_A_403                                                                                                                                                                                                                                  |    122|\n",
      "|1835  |  layer7_out_V_data_13_V_U                                                                     |fifo_w8_d812_A_404                                                                                                                                                                                                                                  |    124|\n",
      "|1836  |  layer7_out_V_data_14_V_U                                                                     |fifo_w8_d812_A_405                                                                                                                                                                                                                                  |    122|\n",
      "|1837  |  layer7_out_V_data_15_V_U                                                                     |fifo_w8_d812_A_406                                                                                                                                                                                                                                  |    123|\n",
      "|1838  |  layer7_out_V_data_16_V_U                                                                     |fifo_w8_d812_A_407                                                                                                                                                                                                                                  |    122|\n",
      "|1839  |  layer7_out_V_data_17_V_U                                                                     |fifo_w8_d812_A_408                                                                                                                                                                                                                                  |    123|\n",
      "|1840  |  layer7_out_V_data_18_V_U                                                                     |fifo_w8_d812_A_409                                                                                                                                                                                                                                  |    123|\n",
      "|1841  |  layer7_out_V_data_19_V_U                                                                     |fifo_w8_d812_A_410                                                                                                                                                                                                                                  |    123|\n",
      "|1842  |  layer7_out_V_data_1_V_U                                                                      |fifo_w8_d812_A_411                                                                                                                                                                                                                                  |    122|\n",
      "|1843  |  layer7_out_V_data_20_V_U                                                                     |fifo_w8_d812_A_412                                                                                                                                                                                                                                  |    123|\n",
      "|1844  |  layer7_out_V_data_21_V_U                                                                     |fifo_w8_d812_A_413                                                                                                                                                                                                                                  |    122|\n",
      "|1845  |  layer7_out_V_data_22_V_U                                                                     |fifo_w8_d812_A_414                                                                                                                                                                                                                                  |    123|\n",
      "|1846  |  layer7_out_V_data_23_V_U                                                                     |fifo_w8_d812_A_415                                                                                                                                                                                                                                  |    122|\n",
      "|1847  |  layer7_out_V_data_24_V_U                                                                     |fifo_w8_d812_A_416                                                                                                                                                                                                                                  |    124|\n",
      "|1848  |  layer7_out_V_data_25_V_U                                                                     |fifo_w8_d812_A_417                                                                                                                                                                                                                                  |    122|\n",
      "|1849  |  layer7_out_V_data_26_V_U                                                                     |fifo_w8_d812_A_418                                                                                                                                                                                                                                  |    123|\n",
      "|1850  |  layer7_out_V_data_27_V_U                                                                     |fifo_w8_d812_A_419                                                                                                                                                                                                                                  |    122|\n",
      "|1851  |  layer7_out_V_data_28_V_U                                                                     |fifo_w8_d812_A_420                                                                                                                                                                                                                                  |    123|\n",
      "|1852  |  layer7_out_V_data_29_V_U                                                                     |fifo_w8_d812_A_421                                                                                                                                                                                                                                  |    122|\n",
      "|1853  |  layer7_out_V_data_2_V_U                                                                      |fifo_w8_d812_A_422                                                                                                                                                                                                                                  |    125|\n",
      "|1854  |  layer7_out_V_data_30_V_U                                                                     |fifo_w8_d812_A_423                                                                                                                                                                                                                                  |    122|\n",
      "|1855  |  layer7_out_V_data_31_V_U                                                                     |fifo_w8_d812_A_424                                                                                                                                                                                                                                  |    122|\n",
      "|1856  |  layer7_out_V_data_3_V_U                                                                      |fifo_w8_d812_A_425                                                                                                                                                                                                                                  |    122|\n",
      "|1857  |  layer7_out_V_data_4_V_U                                                                      |fifo_w8_d812_A_426                                                                                                                                                                                                                                  |    123|\n",
      "|1858  |  layer7_out_V_data_5_V_U                                                                      |fifo_w8_d812_A_427                                                                                                                                                                                                                                  |    123|\n",
      "|1859  |  layer7_out_V_data_6_V_U                                                                      |fifo_w8_d812_A_428                                                                                                                                                                                                                                  |    124|\n",
      "|1860  |  layer7_out_V_data_7_V_U                                                                      |fifo_w8_d812_A_429                                                                                                                                                                                                                                  |    122|\n",
      "|1861  |  layer7_out_V_data_8_V_U                                                                      |fifo_w8_d812_A_430                                                                                                                                                                                                                                  |    122|\n",
      "|1862  |  layer7_out_V_data_9_V_U                                                                      |fifo_w8_d812_A_431                                                                                                                                                                                                                                  |    123|\n",
      "|1863  |  layer8_out_V_data_0_V_U                                                                      |fifo_w16_d196_A                                                                                                                                                                                                                                     |    115|\n",
      "|1864  |  layer8_out_V_data_10_V_U                                                                     |fifo_w16_d196_A_432                                                                                                                                                                                                                                 |    115|\n",
      "|1865  |  layer8_out_V_data_11_V_U                                                                     |fifo_w16_d196_A_433                                                                                                                                                                                                                                 |    115|\n",
      "|1866  |  layer8_out_V_data_12_V_U                                                                     |fifo_w16_d196_A_434                                                                                                                                                                                                                                 |    116|\n",
      "|1867  |  layer8_out_V_data_13_V_U                                                                     |fifo_w16_d196_A_435                                                                                                                                                                                                                                 |    115|\n",
      "|1868  |  layer8_out_V_data_14_V_U                                                                     |fifo_w16_d196_A_436                                                                                                                                                                                                                                 |    116|\n",
      "|1869  |  layer8_out_V_data_15_V_U                                                                     |fifo_w16_d196_A_437                                                                                                                                                                                                                                 |    116|\n",
      "|1870  |  layer8_out_V_data_16_V_U                                                                     |fifo_w16_d196_A_438                                                                                                                                                                                                                                 |    115|\n",
      "|1871  |  layer8_out_V_data_17_V_U                                                                     |fifo_w16_d196_A_439                                                                                                                                                                                                                                 |    115|\n",
      "|1872  |  layer8_out_V_data_18_V_U                                                                     |fifo_w16_d196_A_440                                                                                                                                                                                                                                 |    115|\n",
      "|1873  |  layer8_out_V_data_19_V_U                                                                     |fifo_w16_d196_A_441                                                                                                                                                                                                                                 |    115|\n",
      "|1874  |  layer8_out_V_data_1_V_U                                                                      |fifo_w16_d196_A_442                                                                                                                                                                                                                                 |    115|\n",
      "|1875  |  layer8_out_V_data_20_V_U                                                                     |fifo_w16_d196_A_443                                                                                                                                                                                                                                 |    115|\n",
      "|1876  |  layer8_out_V_data_21_V_U                                                                     |fifo_w16_d196_A_444                                                                                                                                                                                                                                 |    117|\n",
      "|1877  |  layer8_out_V_data_22_V_U                                                                     |fifo_w16_d196_A_445                                                                                                                                                                                                                                 |    115|\n",
      "|1878  |  layer8_out_V_data_23_V_U                                                                     |fifo_w16_d196_A_446                                                                                                                                                                                                                                 |    115|\n",
      "|1879  |  layer8_out_V_data_24_V_U                                                                     |fifo_w16_d196_A_447                                                                                                                                                                                                                                 |    116|\n",
      "|1880  |  layer8_out_V_data_25_V_U                                                                     |fifo_w16_d196_A_448                                                                                                                                                                                                                                 |    118|\n",
      "|1881  |  layer8_out_V_data_26_V_U                                                                     |fifo_w16_d196_A_449                                                                                                                                                                                                                                 |    115|\n",
      "|1882  |  layer8_out_V_data_27_V_U                                                                     |fifo_w16_d196_A_450                                                                                                                                                                                                                                 |    115|\n",
      "|1883  |  layer8_out_V_data_28_V_U                                                                     |fifo_w16_d196_A_451                                                                                                                                                                                                                                 |    115|\n",
      "|1884  |  layer8_out_V_data_29_V_U                                                                     |fifo_w16_d196_A_452                                                                                                                                                                                                                                 |    116|\n",
      "|1885  |  layer8_out_V_data_2_V_U                                                                      |fifo_w16_d196_A_453                                                                                                                                                                                                                                 |    115|\n",
      "|1886  |  layer8_out_V_data_30_V_U                                                                     |fifo_w16_d196_A_454                                                                                                                                                                                                                                 |    116|\n",
      "|1887  |  layer8_out_V_data_31_V_U                                                                     |fifo_w16_d196_A_455                                                                                                                                                                                                                                 |    116|\n",
      "|1888  |  layer8_out_V_data_3_V_U                                                                      |fifo_w16_d196_A_456                                                                                                                                                                                                                                 |    115|\n",
      "|1889  |  layer8_out_V_data_4_V_U                                                                      |fifo_w16_d196_A_457                                                                                                                                                                                                                                 |    115|\n",
      "|1890  |  layer8_out_V_data_5_V_U                                                                      |fifo_w16_d196_A_458                                                                                                                                                                                                                                 |    118|\n",
      "|1891  |  layer8_out_V_data_6_V_U                                                                      |fifo_w16_d196_A_459                                                                                                                                                                                                                                 |    115|\n",
      "|1892  |  layer8_out_V_data_7_V_U                                                                      |fifo_w16_d196_A_460                                                                                                                                                                                                                                 |    117|\n",
      "|1893  |  layer8_out_V_data_8_V_U                                                                      |fifo_w16_d196_A_461                                                                                                                                                                                                                                 |    116|\n",
      "|1894  |  layer8_out_V_data_9_V_U                                                                      |fifo_w16_d196_A_462                                                                                                                                                                                                                                 |    116|\n",
      "|1895  |  layer9_out_V_data_0_V_U                                                                      |fifo_w16_d144_A                                                                                                                                                                                                                                     |    148|\n",
      "|1896  |  layer9_out_V_data_10_V_U                                                                     |fifo_w16_d144_A_463                                                                                                                                                                                                                                 |    145|\n",
      "|1897  |  layer9_out_V_data_11_V_U                                                                     |fifo_w16_d144_A_464                                                                                                                                                                                                                                 |    145|\n",
      "|1898  |  layer9_out_V_data_12_V_U                                                                     |fifo_w16_d144_A_465                                                                                                                                                                                                                                 |    146|\n",
      "|1899  |  layer9_out_V_data_13_V_U                                                                     |fifo_w16_d144_A_466                                                                                                                                                                                                                                 |    146|\n",
      "|1900  |  layer9_out_V_data_14_V_U                                                                     |fifo_w16_d144_A_467                                                                                                                                                                                                                                 |    145|\n",
      "|1901  |  layer9_out_V_data_15_V_U                                                                     |fifo_w16_d144_A_468                                                                                                                                                                                                                                 |    145|\n",
      "|1902  |  layer9_out_V_data_16_V_U                                                                     |fifo_w16_d144_A_469                                                                                                                                                                                                                                 |    147|\n",
      "|1903  |  layer9_out_V_data_17_V_U                                                                     |fifo_w16_d144_A_470                                                                                                                                                                                                                                 |    145|\n",
      "|1904  |  layer9_out_V_data_18_V_U                                                                     |fifo_w16_d144_A_471                                                                                                                                                                                                                                 |    145|\n",
      "|1905  |  layer9_out_V_data_19_V_U                                                                     |fifo_w16_d144_A_472                                                                                                                                                                                                                                 |    146|\n",
      "|1906  |  layer9_out_V_data_1_V_U                                                                      |fifo_w16_d144_A_473                                                                                                                                                                                                                                 |    145|\n",
      "|1907  |  layer9_out_V_data_20_V_U                                                                     |fifo_w16_d144_A_474                                                                                                                                                                                                                                 |    147|\n",
      "|1908  |  layer9_out_V_data_21_V_U                                                                     |fifo_w16_d144_A_475                                                                                                                                                                                                                                 |    145|\n",
      "|1909  |  layer9_out_V_data_22_V_U                                                                     |fifo_w16_d144_A_476                                                                                                                                                                                                                                 |    146|\n",
      "|1910  |  layer9_out_V_data_23_V_U                                                                     |fifo_w16_d144_A_477                                                                                                                                                                                                                                 |    145|\n",
      "|1911  |  layer9_out_V_data_24_V_U                                                                     |fifo_w16_d144_A_478                                                                                                                                                                                                                                 |    145|\n",
      "|1912  |  layer9_out_V_data_25_V_U                                                                     |fifo_w16_d144_A_479                                                                                                                                                                                                                                 |    145|\n",
      "|1913  |  layer9_out_V_data_26_V_U                                                                     |fifo_w16_d144_A_480                                                                                                                                                                                                                                 |    146|\n",
      "|1914  |  layer9_out_V_data_27_V_U                                                                     |fifo_w16_d144_A_481                                                                                                                                                                                                                                 |    147|\n",
      "|1915  |  layer9_out_V_data_28_V_U                                                                     |fifo_w16_d144_A_482                                                                                                                                                                                                                                 |    145|\n",
      "|1916  |  layer9_out_V_data_29_V_U                                                                     |fifo_w16_d144_A_483                                                                                                                                                                                                                                 |    146|\n",
      "|1917  |  layer9_out_V_data_2_V_U                                                                      |fifo_w16_d144_A_484                                                                                                                                                                                                                                 |    145|\n",
      "|1918  |  layer9_out_V_data_30_V_U                                                                     |fifo_w16_d144_A_485                                                                                                                                                                                                                                 |    145|\n",
      "|1919  |  layer9_out_V_data_31_V_U                                                                     |fifo_w16_d144_A_486                                                                                                                                                                                                                                 |    145|\n",
      "|1920  |  layer9_out_V_data_32_V_U                                                                     |fifo_w16_d144_A_487                                                                                                                                                                                                                                 |    146|\n",
      "|1921  |  layer9_out_V_data_33_V_U                                                                     |fifo_w16_d144_A_488                                                                                                                                                                                                                                 |    147|\n",
      "|1922  |  layer9_out_V_data_34_V_U                                                                     |fifo_w16_d144_A_489                                                                                                                                                                                                                                 |    148|\n",
      "|1923  |  layer9_out_V_data_35_V_U                                                                     |fifo_w16_d144_A_490                                                                                                                                                                                                                                 |    146|\n",
      "|1924  |  layer9_out_V_data_36_V_U                                                                     |fifo_w16_d144_A_491                                                                                                                                                                                                                                 |    147|\n",
      "|1925  |  layer9_out_V_data_37_V_U                                                                     |fifo_w16_d144_A_492                                                                                                                                                                                                                                 |    147|\n",
      "|1926  |  layer9_out_V_data_38_V_U                                                                     |fifo_w16_d144_A_493                                                                                                                                                                                                                                 |    146|\n",
      "|1927  |  layer9_out_V_data_39_V_U                                                                     |fifo_w16_d144_A_494                                                                                                                                                                                                                                 |    146|\n",
      "|1928  |  layer9_out_V_data_3_V_U                                                                      |fifo_w16_d144_A_495                                                                                                                                                                                                                                 |    145|\n",
      "|1929  |  layer9_out_V_data_40_V_U                                                                     |fifo_w16_d144_A_496                                                                                                                                                                                                                                 |    146|\n",
      "|1930  |  layer9_out_V_data_41_V_U                                                                     |fifo_w16_d144_A_497                                                                                                                                                                                                                                 |    146|\n",
      "|1931  |  layer9_out_V_data_42_V_U                                                                     |fifo_w16_d144_A_498                                                                                                                                                                                                                                 |    146|\n",
      "|1932  |  layer9_out_V_data_43_V_U                                                                     |fifo_w16_d144_A_499                                                                                                                                                                                                                                 |    146|\n",
      "|1933  |  layer9_out_V_data_44_V_U                                                                     |fifo_w16_d144_A_500                                                                                                                                                                                                                                 |    146|\n",
      "|1934  |  layer9_out_V_data_45_V_U                                                                     |fifo_w16_d144_A_501                                                                                                                                                                                                                                 |    148|\n",
      "|1935  |  layer9_out_V_data_46_V_U                                                                     |fifo_w16_d144_A_502                                                                                                                                                                                                                                 |    146|\n",
      "|1936  |  layer9_out_V_data_47_V_U                                                                     |fifo_w16_d144_A_503                                                                                                                                                                                                                                 |    146|\n",
      "|1937  |  layer9_out_V_data_48_V_U                                                                     |fifo_w16_d144_A_504                                                                                                                                                                                                                                 |    147|\n",
      "|1938  |  layer9_out_V_data_49_V_U                                                                     |fifo_w16_d144_A_505                                                                                                                                                                                                                                 |    146|\n",
      "|1939  |  layer9_out_V_data_4_V_U                                                                      |fifo_w16_d144_A_506                                                                                                                                                                                                                                 |    148|\n",
      "|1940  |  layer9_out_V_data_50_V_U                                                                     |fifo_w16_d144_A_507                                                                                                                                                                                                                                 |    147|\n",
      "|1941  |  layer9_out_V_data_51_V_U                                                                     |fifo_w16_d144_A_508                                                                                                                                                                                                                                 |    147|\n",
      "|1942  |  layer9_out_V_data_52_V_U                                                                     |fifo_w16_d144_A_509                                                                                                                                                                                                                                 |    147|\n",
      "|1943  |  layer9_out_V_data_53_V_U                                                                     |fifo_w16_d144_A_510                                                                                                                                                                                                                                 |    146|\n",
      "|1944  |  layer9_out_V_data_54_V_U                                                                     |fifo_w16_d144_A_511                                                                                                                                                                                                                                 |    146|\n",
      "|1945  |  layer9_out_V_data_55_V_U                                                                     |fifo_w16_d144_A_512                                                                                                                                                                                                                                 |    148|\n",
      "|1946  |  layer9_out_V_data_56_V_U                                                                     |fifo_w16_d144_A_513                                                                                                                                                                                                                                 |    148|\n",
      "|1947  |  layer9_out_V_data_57_V_U                                                                     |fifo_w16_d144_A_514                                                                                                                                                                                                                                 |    146|\n",
      "|1948  |  layer9_out_V_data_58_V_U                                                                     |fifo_w16_d144_A_515                                                                                                                                                                                                                                 |    147|\n",
      "|1949  |  layer9_out_V_data_59_V_U                                                                     |fifo_w16_d144_A_516                                                                                                                                                                                                                                 |    148|\n",
      "|1950  |  layer9_out_V_data_5_V_U                                                                      |fifo_w16_d144_A_517                                                                                                                                                                                                                                 |    147|\n",
      "|1951  |  layer9_out_V_data_60_V_U                                                                     |fifo_w16_d144_A_518                                                                                                                                                                                                                                 |    146|\n",
      "|1952  |  layer9_out_V_data_61_V_U                                                                     |fifo_w16_d144_A_519                                                                                                                                                                                                                                 |    146|\n",
      "|1953  |  layer9_out_V_data_62_V_U                                                                     |fifo_w16_d144_A_520                                                                                                                                                                                                                                 |    146|\n",
      "|1954  |  layer9_out_V_data_63_V_U                                                                     |fifo_w16_d144_A_521                                                                                                                                                                                                                                 |    147|\n",
      "|1955  |  layer9_out_V_data_6_V_U                                                                      |fifo_w16_d144_A_522                                                                                                                                                                                                                                 |    145|\n",
      "|1956  |  layer9_out_V_data_7_V_U                                                                      |fifo_w16_d144_A_523                                                                                                                                                                                                                                 |    145|\n",
      "|1957  |  layer9_out_V_data_8_V_U                                                                      |fifo_w16_d144_A_524                                                                                                                                                                                                                                 |    147|\n",
      "|1958  |  layer9_out_V_data_9_V_U                                                                      |fifo_w16_d144_A_525                                                                                                                                                                                                                                 |    145|\n",
      "|1959  |  normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_U0                       |normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_s                                                                                                                                                                               |    920|\n",
      "|1960  |    add_ln1192_55_fu_2196_p2                                                                   |\\normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16_U0/add_ln1192_55_fu_2196_p2_funnel                                                                                                                                             |      8|\n",
      "|1961  |  normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_U0                       |normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_s                                                                                                                                                                               |    895|\n",
      "|1962  |    add_ln1192_28_fu_2014_p2                                                                   |\\normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20_U0/add_ln1192_28_fu_2014_p2_funnel                                                                                                                                             |      8|\n",
      "|1963  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s                                                                                                                                                                                          |   1813|\n",
      "|1964  |    line_buffer_Array_V_3_0_0_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe                                                                                                                                                                    |     65|\n",
      "|1965  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__33                                                                                                                                                           |     32|\n",
      "|1966  |    line_buffer_Array_V_3_0_10_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_724                                                                                                                                                                |     65|\n",
      "|1967  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__43                                                                                                                                                           |     32|\n",
      "|1968  |    line_buffer_Array_V_3_0_11_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_725                                                                                                                                                                |     65|\n",
      "|1969  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__44                                                                                                                                                           |     32|\n",
      "|1970  |    line_buffer_Array_V_3_0_12_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_726                                                                                                                                                                |     65|\n",
      "|1971  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__45                                                                                                                                                           |     32|\n",
      "|1972  |    line_buffer_Array_V_3_0_13_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_727                                                                                                                                                                |     65|\n",
      "|1973  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__46                                                                                                                                                           |     32|\n",
      "|1974  |    line_buffer_Array_V_3_0_14_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_728                                                                                                                                                                |     65|\n",
      "|1975  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__47                                                                                                                                                           |     32|\n",
      "|1976  |    line_buffer_Array_V_3_0_15_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_729                                                                                                                                                                |     68|\n",
      "|1977  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core                                                                                                                                                               |     32|\n",
      "|1978  |    line_buffer_Array_V_3_0_1_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_730                                                                                                                                                                |     65|\n",
      "|1979  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__34                                                                                                                                                           |     32|\n",
      "|1980  |    line_buffer_Array_V_3_0_2_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_731                                                                                                                                                                |     65|\n",
      "|1981  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__35                                                                                                                                                           |     32|\n",
      "|1982  |    line_buffer_Array_V_3_0_3_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_732                                                                                                                                                                |     65|\n",
      "|1983  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__36                                                                                                                                                           |     32|\n",
      "|1984  |    line_buffer_Array_V_3_0_4_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_733                                                                                                                                                                |     65|\n",
      "|1985  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__37                                                                                                                                                           |     32|\n",
      "|1986  |    line_buffer_Array_V_3_0_5_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_734                                                                                                                                                                |     65|\n",
      "|1987  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__38                                                                                                                                                           |     32|\n",
      "|1988  |    line_buffer_Array_V_3_0_6_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_735                                                                                                                                                                |     65|\n",
      "|1989  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__39                                                                                                                                                           |     32|\n",
      "|1990  |    line_buffer_Array_V_3_0_7_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_736                                                                                                                                                                |     65|\n",
      "|1991  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__40                                                                                                                                                           |     32|\n",
      "|1992  |    line_buffer_Array_V_3_0_8_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_737                                                                                                                                                                |     65|\n",
      "|1993  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__41                                                                                                                                                           |     32|\n",
      "|1994  |    line_buffer_Array_V_3_0_9_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_738                                                                                                                                                                |     65|\n",
      "|1995  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_s_line_buffer_Array_dEe_core__42                                                                                                                                                           |     32|\n",
      "|1996  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s                                                                                                                                                                                          |   3506|\n",
      "|1997  |    line_buffer_Array_V_4_0_0_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio                                                                                                                                                                    |     47|\n",
      "|1998  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__1                                                                                                                                                            |     16|\n",
      "|1999  |    line_buffer_Array_V_4_0_10_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_661                                                                                                                                                                |     47|\n",
      "|2000  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__11                                                                                                                                                           |     16|\n",
      "|2001  |    line_buffer_Array_V_4_0_11_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_662                                                                                                                                                                |     47|\n",
      "|2002  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__12                                                                                                                                                           |     16|\n",
      "|2003  |    line_buffer_Array_V_4_0_12_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_663                                                                                                                                                                |     47|\n",
      "|2004  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__13                                                                                                                                                           |     16|\n",
      "|2005  |    line_buffer_Array_V_4_0_13_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_664                                                                                                                                                                |     47|\n",
      "|2006  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__14                                                                                                                                                           |     16|\n",
      "|2007  |    line_buffer_Array_V_4_0_14_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_665                                                                                                                                                                |     47|\n",
      "|2008  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__15                                                                                                                                                           |     16|\n",
      "|2009  |    line_buffer_Array_V_4_0_15_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_666                                                                                                                                                                |     47|\n",
      "|2010  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__16                                                                                                                                                           |     16|\n",
      "|2011  |    line_buffer_Array_V_4_0_16_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_667                                                                                                                                                                |     47|\n",
      "|2012  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__17                                                                                                                                                           |     16|\n",
      "|2013  |    line_buffer_Array_V_4_0_17_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_668                                                                                                                                                                |     47|\n",
      "|2014  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__18                                                                                                                                                           |     16|\n",
      "|2015  |    line_buffer_Array_V_4_0_18_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_669                                                                                                                                                                |     47|\n",
      "|2016  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__19                                                                                                                                                           |     16|\n",
      "|2017  |    line_buffer_Array_V_4_0_19_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_670                                                                                                                                                                |     47|\n",
      "|2018  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__20                                                                                                                                                           |     16|\n",
      "|2019  |    line_buffer_Array_V_4_0_1_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_671                                                                                                                                                                |     47|\n",
      "|2020  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__2                                                                                                                                                            |     16|\n",
      "|2021  |    line_buffer_Array_V_4_0_20_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_672                                                                                                                                                                |     47|\n",
      "|2022  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__21                                                                                                                                                           |     16|\n",
      "|2023  |    line_buffer_Array_V_4_0_21_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_673                                                                                                                                                                |     47|\n",
      "|2024  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__22                                                                                                                                                           |     16|\n",
      "|2025  |    line_buffer_Array_V_4_0_22_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_674                                                                                                                                                                |     47|\n",
      "|2026  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__23                                                                                                                                                           |     16|\n",
      "|2027  |    line_buffer_Array_V_4_0_23_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_675                                                                                                                                                                |     47|\n",
      "|2028  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__24                                                                                                                                                           |     16|\n",
      "|2029  |    line_buffer_Array_V_4_0_24_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_676                                                                                                                                                                |     47|\n",
      "|2030  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__25                                                                                                                                                           |     16|\n",
      "|2031  |    line_buffer_Array_V_4_0_25_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_677                                                                                                                                                                |     47|\n",
      "|2032  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__26                                                                                                                                                           |     16|\n",
      "|2033  |    line_buffer_Array_V_4_0_26_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_678                                                                                                                                                                |     47|\n",
      "|2034  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__27                                                                                                                                                           |     16|\n",
      "|2035  |    line_buffer_Array_V_4_0_27_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_679                                                                                                                                                                |     47|\n",
      "|2036  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__28                                                                                                                                                           |     16|\n",
      "|2037  |    line_buffer_Array_V_4_0_28_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_680                                                                                                                                                                |     47|\n",
      "|2038  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__29                                                                                                                                                           |     16|\n",
      "|2039  |    line_buffer_Array_V_4_0_29_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_681                                                                                                                                                                |     47|\n",
      "|2040  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__30                                                                                                                                                           |     16|\n",
      "|2041  |    line_buffer_Array_V_4_0_2_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_682                                                                                                                                                                |     47|\n",
      "|2042  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__3                                                                                                                                                            |     16|\n",
      "|2043  |    line_buffer_Array_V_4_0_30_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_683                                                                                                                                                                |     47|\n",
      "|2044  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__31                                                                                                                                                           |     16|\n",
      "|2045  |    line_buffer_Array_V_4_0_31_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_684                                                                                                                                                                |     49|\n",
      "|2046  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core                                                                                                                                                               |     16|\n",
      "|2047  |    line_buffer_Array_V_4_0_3_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_685                                                                                                                                                                |     47|\n",
      "|2048  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__4                                                                                                                                                            |     16|\n",
      "|2049  |    line_buffer_Array_V_4_0_4_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_686                                                                                                                                                                |     47|\n",
      "|2050  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__5                                                                                                                                                            |     16|\n",
      "|2051  |    line_buffer_Array_V_4_0_5_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_687                                                                                                                                                                |     47|\n",
      "|2052  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__6                                                                                                                                                            |     16|\n",
      "|2053  |    line_buffer_Array_V_4_0_6_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_688                                                                                                                                                                |     47|\n",
      "|2054  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__7                                                                                                                                                            |     16|\n",
      "|2055  |    line_buffer_Array_V_4_0_7_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_689                                                                                                                                                                |     47|\n",
      "|2056  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__8                                                                                                                                                            |     16|\n",
      "|2057  |    line_buffer_Array_V_4_0_8_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_690                                                                                                                                                                |     47|\n",
      "|2058  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__9                                                                                                                                                            |     16|\n",
      "|2059  |    line_buffer_Array_V_4_0_9_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_691                                                                                                                                                                |     47|\n",
      "|2060  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_line_buffer_Array_Zio_core__10                                                                                                                                                           |     16|\n",
      "|2061  |    myproject_mux_42_16_1_1_U252                                                               |myproject_mux_42_16_1_1_692                                                                                                                                                                                                                         |      8|\n",
      "|2062  |    myproject_mux_42_16_1_1_U253                                                               |myproject_mux_42_16_1_1_693                                                                                                                                                                                                                         |      8|\n",
      "|2063  |    myproject_mux_42_16_1_1_U254                                                               |myproject_mux_42_16_1_1_694                                                                                                                                                                                                                         |      8|\n",
      "|2064  |    myproject_mux_42_16_1_1_U255                                                               |myproject_mux_42_16_1_1_695                                                                                                                                                                                                                         |      8|\n",
      "|2065  |    myproject_mux_42_16_1_1_U256                                                               |myproject_mux_42_16_1_1_696                                                                                                                                                                                                                         |      8|\n",
      "|2066  |    myproject_mux_42_16_1_1_U257                                                               |myproject_mux_42_16_1_1_697                                                                                                                                                                                                                         |      8|\n",
      "|2067  |    myproject_mux_42_16_1_1_U258                                                               |myproject_mux_42_16_1_1_698                                                                                                                                                                                                                         |      8|\n",
      "|2068  |    myproject_mux_42_16_1_1_U259                                                               |myproject_mux_42_16_1_1_699                                                                                                                                                                                                                         |      8|\n",
      "|2069  |    myproject_mux_42_16_1_1_U260                                                               |myproject_mux_42_16_1_1_700                                                                                                                                                                                                                         |      8|\n",
      "|2070  |    myproject_mux_42_16_1_1_U261                                                               |myproject_mux_42_16_1_1_701                                                                                                                                                                                                                         |      8|\n",
      "|2071  |    myproject_mux_42_16_1_1_U262                                                               |myproject_mux_42_16_1_1_702                                                                                                                                                                                                                         |      8|\n",
      "|2072  |    myproject_mux_42_16_1_1_U263                                                               |myproject_mux_42_16_1_1_703                                                                                                                                                                                                                         |      8|\n",
      "|2073  |    myproject_mux_42_16_1_1_U264                                                               |myproject_mux_42_16_1_1_704                                                                                                                                                                                                                         |      8|\n",
      "|2074  |    myproject_mux_42_16_1_1_U265                                                               |myproject_mux_42_16_1_1_705                                                                                                                                                                                                                         |      8|\n",
      "|2075  |    myproject_mux_42_16_1_1_U266                                                               |myproject_mux_42_16_1_1_706                                                                                                                                                                                                                         |      8|\n",
      "|2076  |    myproject_mux_42_16_1_1_U267                                                               |myproject_mux_42_16_1_1_707                                                                                                                                                                                                                         |      8|\n",
      "|2077  |    myproject_mux_42_16_1_1_U268                                                               |myproject_mux_42_16_1_1_708                                                                                                                                                                                                                         |      8|\n",
      "|2078  |    myproject_mux_42_16_1_1_U269                                                               |myproject_mux_42_16_1_1_709                                                                                                                                                                                                                         |      8|\n",
      "|2079  |    myproject_mux_42_16_1_1_U270                                                               |myproject_mux_42_16_1_1_710                                                                                                                                                                                                                         |      8|\n",
      "|2080  |    myproject_mux_42_16_1_1_U271                                                               |myproject_mux_42_16_1_1_711                                                                                                                                                                                                                         |      8|\n",
      "|2081  |    myproject_mux_42_16_1_1_U272                                                               |myproject_mux_42_16_1_1_712                                                                                                                                                                                                                         |      8|\n",
      "|2082  |    myproject_mux_42_16_1_1_U273                                                               |myproject_mux_42_16_1_1_713                                                                                                                                                                                                                         |      8|\n",
      "|2083  |    myproject_mux_42_16_1_1_U274                                                               |myproject_mux_42_16_1_1_714                                                                                                                                                                                                                         |      8|\n",
      "|2084  |    myproject_mux_42_16_1_1_U275                                                               |myproject_mux_42_16_1_1_715                                                                                                                                                                                                                         |      8|\n",
      "|2085  |    myproject_mux_42_16_1_1_U276                                                               |myproject_mux_42_16_1_1_716                                                                                                                                                                                                                         |      8|\n",
      "|2086  |    myproject_mux_42_16_1_1_U277                                                               |myproject_mux_42_16_1_1_717                                                                                                                                                                                                                         |      8|\n",
      "|2087  |    myproject_mux_42_16_1_1_U278                                                               |myproject_mux_42_16_1_1_718                                                                                                                                                                                                                         |      8|\n",
      "|2088  |    myproject_mux_42_16_1_1_U279                                                               |myproject_mux_42_16_1_1_719                                                                                                                                                                                                                         |      8|\n",
      "|2089  |    myproject_mux_42_16_1_1_U280                                                               |myproject_mux_42_16_1_1_720                                                                                                                                                                                                                         |      8|\n",
      "|2090  |    myproject_mux_42_16_1_1_U281                                                               |myproject_mux_42_16_1_1_721                                                                                                                                                                                                                         |      8|\n",
      "|2091  |    myproject_mux_42_16_1_1_U282                                                               |myproject_mux_42_16_1_1_722                                                                                                                                                                                                                         |      8|\n",
      "|2092  |    myproject_mux_42_16_1_1_U283                                                               |myproject_mux_42_16_1_1_723                                                                                                                                                                                                                         |      8|\n",
      "|2093  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0                                 |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s                                                                                                                                                                                         |   6534|\n",
      "|2094  |    line_buffer_Array_V_5_0_0_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx                                                                                                                                                                    |     47|\n",
      "|2095  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__1                                                                                                                                                            |     16|\n",
      "|2096  |    line_buffer_Array_V_5_0_10_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_535                                                                                                                                                                |     47|\n",
      "|2097  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__11                                                                                                                                                           |     16|\n",
      "|2098  |    line_buffer_Array_V_5_0_11_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_536                                                                                                                                                                |     47|\n",
      "|2099  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__12                                                                                                                                                           |     16|\n",
      "|2100  |    line_buffer_Array_V_5_0_12_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_537                                                                                                                                                                |     47|\n",
      "|2101  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__13                                                                                                                                                           |     16|\n",
      "|2102  |    line_buffer_Array_V_5_0_13_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_538                                                                                                                                                                |     47|\n",
      "|2103  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__14                                                                                                                                                           |     16|\n",
      "|2104  |    line_buffer_Array_V_5_0_14_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_539                                                                                                                                                                |     47|\n",
      "|2105  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__15                                                                                                                                                           |     16|\n",
      "|2106  |    line_buffer_Array_V_5_0_15_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_540                                                                                                                                                                |     47|\n",
      "|2107  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__16                                                                                                                                                           |     16|\n",
      "|2108  |    line_buffer_Array_V_5_0_16_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_541                                                                                                                                                                |     47|\n",
      "|2109  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__17                                                                                                                                                           |     16|\n",
      "|2110  |    line_buffer_Array_V_5_0_17_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_542                                                                                                                                                                |     47|\n",
      "|2111  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__18                                                                                                                                                           |     16|\n",
      "|2112  |    line_buffer_Array_V_5_0_18_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_543                                                                                                                                                                |     47|\n",
      "|2113  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__19                                                                                                                                                           |     16|\n",
      "|2114  |    line_buffer_Array_V_5_0_19_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_544                                                                                                                                                                |     47|\n",
      "|2115  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__20                                                                                                                                                           |     16|\n",
      "|2116  |    line_buffer_Array_V_5_0_1_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_545                                                                                                                                                                |     47|\n",
      "|2117  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__2                                                                                                                                                            |     16|\n",
      "|2118  |    line_buffer_Array_V_5_0_20_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_546                                                                                                                                                                |     47|\n",
      "|2119  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__21                                                                                                                                                           |     16|\n",
      "|2120  |    line_buffer_Array_V_5_0_21_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_547                                                                                                                                                                |     47|\n",
      "|2121  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__22                                                                                                                                                           |     16|\n",
      "|2122  |    line_buffer_Array_V_5_0_22_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_548                                                                                                                                                                |     47|\n",
      "|2123  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__23                                                                                                                                                           |     16|\n",
      "|2124  |    line_buffer_Array_V_5_0_23_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_549                                                                                                                                                                |     47|\n",
      "|2125  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__24                                                                                                                                                           |     16|\n",
      "|2126  |    line_buffer_Array_V_5_0_24_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_550                                                                                                                                                                |     47|\n",
      "|2127  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__25                                                                                                                                                           |     16|\n",
      "|2128  |    line_buffer_Array_V_5_0_25_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_551                                                                                                                                                                |     47|\n",
      "|2129  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__26                                                                                                                                                           |     16|\n",
      "|2130  |    line_buffer_Array_V_5_0_26_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_552                                                                                                                                                                |     47|\n",
      "|2131  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__27                                                                                                                                                           |     16|\n",
      "|2132  |    line_buffer_Array_V_5_0_27_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_553                                                                                                                                                                |     47|\n",
      "|2133  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__28                                                                                                                                                           |     16|\n",
      "|2134  |    line_buffer_Array_V_5_0_28_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_554                                                                                                                                                                |     47|\n",
      "|2135  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__29                                                                                                                                                           |     16|\n",
      "|2136  |    line_buffer_Array_V_5_0_29_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_555                                                                                                                                                                |     47|\n",
      "|2137  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__30                                                                                                                                                           |     16|\n",
      "|2138  |    line_buffer_Array_V_5_0_2_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_556                                                                                                                                                                |     47|\n",
      "|2139  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__3                                                                                                                                                            |     16|\n",
      "|2140  |    line_buffer_Array_V_5_0_30_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_557                                                                                                                                                                |     47|\n",
      "|2141  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__31                                                                                                                                                           |     16|\n",
      "|2142  |    line_buffer_Array_V_5_0_31_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_558                                                                                                                                                                |     47|\n",
      "|2143  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__32                                                                                                                                                           |     16|\n",
      "|2144  |    line_buffer_Array_V_5_0_32_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_559                                                                                                                                                                |     47|\n",
      "|2145  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__33                                                                                                                                                           |     16|\n",
      "|2146  |    line_buffer_Array_V_5_0_33_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_560                                                                                                                                                                |     47|\n",
      "|2147  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__34                                                                                                                                                           |     16|\n",
      "|2148  |    line_buffer_Array_V_5_0_34_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_561                                                                                                                                                                |     47|\n",
      "|2149  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__35                                                                                                                                                           |     16|\n",
      "|2150  |    line_buffer_Array_V_5_0_35_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_562                                                                                                                                                                |     47|\n",
      "|2151  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__36                                                                                                                                                           |     16|\n",
      "|2152  |    line_buffer_Array_V_5_0_36_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_563                                                                                                                                                                |     47|\n",
      "|2153  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__37                                                                                                                                                           |     16|\n",
      "|2154  |    line_buffer_Array_V_5_0_37_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_564                                                                                                                                                                |     47|\n",
      "|2155  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__38                                                                                                                                                           |     16|\n",
      "|2156  |    line_buffer_Array_V_5_0_38_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_565                                                                                                                                                                |     47|\n",
      "|2157  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__39                                                                                                                                                           |     16|\n",
      "|2158  |    line_buffer_Array_V_5_0_39_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_566                                                                                                                                                                |     47|\n",
      "|2159  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__40                                                                                                                                                           |     16|\n",
      "|2160  |    line_buffer_Array_V_5_0_3_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_567                                                                                                                                                                |     47|\n",
      "|2161  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__4                                                                                                                                                            |     16|\n",
      "|2162  |    line_buffer_Array_V_5_0_40_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_568                                                                                                                                                                |     47|\n",
      "|2163  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__41                                                                                                                                                           |     16|\n",
      "|2164  |    line_buffer_Array_V_5_0_41_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_569                                                                                                                                                                |     47|\n",
      "|2165  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__42                                                                                                                                                           |     16|\n",
      "|2166  |    line_buffer_Array_V_5_0_42_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_570                                                                                                                                                                |     47|\n",
      "|2167  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__43                                                                                                                                                           |     16|\n",
      "|2168  |    line_buffer_Array_V_5_0_43_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_571                                                                                                                                                                |     47|\n",
      "|2169  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__44                                                                                                                                                           |     16|\n",
      "|2170  |    line_buffer_Array_V_5_0_44_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_572                                                                                                                                                                |     47|\n",
      "|2171  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__45                                                                                                                                                           |     16|\n",
      "|2172  |    line_buffer_Array_V_5_0_45_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_573                                                                                                                                                                |     47|\n",
      "|2173  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__46                                                                                                                                                           |     16|\n",
      "|2174  |    line_buffer_Array_V_5_0_46_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_574                                                                                                                                                                |     47|\n",
      "|2175  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__47                                                                                                                                                           |     16|\n",
      "|2176  |    line_buffer_Array_V_5_0_47_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_575                                                                                                                                                                |     51|\n",
      "|2177  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__48                                                                                                                                                           |     16|\n",
      "|2178  |    line_buffer_Array_V_5_0_48_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_576                                                                                                                                                                |     16|\n",
      "|2179  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__49                                                                                                                                                           |     16|\n",
      "|2180  |    line_buffer_Array_V_5_0_49_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_577                                                                                                                                                                |     16|\n",
      "|2181  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__50                                                                                                                                                           |     16|\n",
      "|2182  |    line_buffer_Array_V_5_0_4_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_578                                                                                                                                                                |     47|\n",
      "|2183  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__5                                                                                                                                                            |     16|\n",
      "|2184  |    line_buffer_Array_V_5_0_50_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_579                                                                                                                                                                |     16|\n",
      "|2185  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__51                                                                                                                                                           |     16|\n",
      "|2186  |    line_buffer_Array_V_5_0_51_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_580                                                                                                                                                                |     16|\n",
      "|2187  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__52                                                                                                                                                           |     16|\n",
      "|2188  |    line_buffer_Array_V_5_0_52_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_581                                                                                                                                                                |     16|\n",
      "|2189  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__53                                                                                                                                                           |     16|\n",
      "|2190  |    line_buffer_Array_V_5_0_53_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_582                                                                                                                                                                |     16|\n",
      "|2191  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__54                                                                                                                                                           |     16|\n",
      "|2192  |    line_buffer_Array_V_5_0_54_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_583                                                                                                                                                                |     16|\n",
      "|2193  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__55                                                                                                                                                           |     16|\n",
      "|2194  |    line_buffer_Array_V_5_0_55_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_584                                                                                                                                                                |     16|\n",
      "|2195  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__56                                                                                                                                                           |     16|\n",
      "|2196  |    line_buffer_Array_V_5_0_56_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_585                                                                                                                                                                |     16|\n",
      "|2197  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__57                                                                                                                                                           |     16|\n",
      "|2198  |    line_buffer_Array_V_5_0_57_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_586                                                                                                                                                                |     16|\n",
      "|2199  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__58                                                                                                                                                           |     16|\n",
      "|2200  |    line_buffer_Array_V_5_0_58_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_587                                                                                                                                                                |     16|\n",
      "|2201  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__59                                                                                                                                                           |     16|\n",
      "|2202  |    line_buffer_Array_V_5_0_59_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_588                                                                                                                                                                |     16|\n",
      "|2203  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__60                                                                                                                                                           |     16|\n",
      "|2204  |    line_buffer_Array_V_5_0_5_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_589                                                                                                                                                                |     47|\n",
      "|2205  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__6                                                                                                                                                            |     16|\n",
      "|2206  |    line_buffer_Array_V_5_0_60_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_590                                                                                                                                                                |     16|\n",
      "|2207  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__61                                                                                                                                                           |     16|\n",
      "|2208  |    line_buffer_Array_V_5_0_61_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_591                                                                                                                                                                |     16|\n",
      "|2209  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__62                                                                                                                                                           |     16|\n",
      "|2210  |    line_buffer_Array_V_5_0_62_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_592                                                                                                                                                                |     17|\n",
      "|2211  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__63                                                                                                                                                           |     16|\n",
      "|2212  |    line_buffer_Array_V_5_0_63_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_593                                                                                                                                                                |     16|\n",
      "|2213  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core                                                                                                                                                               |     16|\n",
      "|2214  |    line_buffer_Array_V_5_0_6_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_594                                                                                                                                                                |     47|\n",
      "|2215  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__7                                                                                                                                                            |     16|\n",
      "|2216  |    line_buffer_Array_V_5_0_7_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_595                                                                                                                                                                |     47|\n",
      "|2217  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__8                                                                                                                                                            |     16|\n",
      "|2218  |    line_buffer_Array_V_5_0_8_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_596                                                                                                                                                                |     47|\n",
      "|2219  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__9                                                                                                                                                            |     16|\n",
      "|2220  |    line_buffer_Array_V_5_0_9_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_597                                                                                                                                                                |     47|\n",
      "|2221  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_s_line_buffer_Arraycxx_core__10                                                                                                                                                           |     16|\n",
      "|2222  |    myproject_mux_42_16_1_1_U648                                                               |myproject_mux_42_16_1_1                                                                                                                                                                                                                             |      8|\n",
      "|2223  |    myproject_mux_42_16_1_1_U649                                                               |myproject_mux_42_16_1_1_598                                                                                                                                                                                                                         |      8|\n",
      "|2224  |    myproject_mux_42_16_1_1_U650                                                               |myproject_mux_42_16_1_1_599                                                                                                                                                                                                                         |      8|\n",
      "|2225  |    myproject_mux_42_16_1_1_U651                                                               |myproject_mux_42_16_1_1_600                                                                                                                                                                                                                         |      8|\n",
      "|2226  |    myproject_mux_42_16_1_1_U652                                                               |myproject_mux_42_16_1_1_601                                                                                                                                                                                                                         |      8|\n",
      "|2227  |    myproject_mux_42_16_1_1_U653                                                               |myproject_mux_42_16_1_1_602                                                                                                                                                                                                                         |      8|\n",
      "|2228  |    myproject_mux_42_16_1_1_U654                                                               |myproject_mux_42_16_1_1_603                                                                                                                                                                                                                         |      8|\n",
      "|2229  |    myproject_mux_42_16_1_1_U655                                                               |myproject_mux_42_16_1_1_604                                                                                                                                                                                                                         |      8|\n",
      "|2230  |    myproject_mux_42_16_1_1_U656                                                               |myproject_mux_42_16_1_1_605                                                                                                                                                                                                                         |      8|\n",
      "|2231  |    myproject_mux_42_16_1_1_U657                                                               |myproject_mux_42_16_1_1_606                                                                                                                                                                                                                         |      8|\n",
      "|2232  |    myproject_mux_42_16_1_1_U658                                                               |myproject_mux_42_16_1_1_607                                                                                                                                                                                                                         |      8|\n",
      "|2233  |    myproject_mux_42_16_1_1_U659                                                               |myproject_mux_42_16_1_1_608                                                                                                                                                                                                                         |      8|\n",
      "|2234  |    myproject_mux_42_16_1_1_U660                                                               |myproject_mux_42_16_1_1_609                                                                                                                                                                                                                         |      8|\n",
      "|2235  |    myproject_mux_42_16_1_1_U661                                                               |myproject_mux_42_16_1_1_610                                                                                                                                                                                                                         |      8|\n",
      "|2236  |    myproject_mux_42_16_1_1_U662                                                               |myproject_mux_42_16_1_1_611                                                                                                                                                                                                                         |      8|\n",
      "|2237  |    myproject_mux_42_16_1_1_U663                                                               |myproject_mux_42_16_1_1_612                                                                                                                                                                                                                         |      8|\n",
      "|2238  |    myproject_mux_42_16_1_1_U664                                                               |myproject_mux_42_16_1_1_613                                                                                                                                                                                                                         |      8|\n",
      "|2239  |    myproject_mux_42_16_1_1_U665                                                               |myproject_mux_42_16_1_1_614                                                                                                                                                                                                                         |      8|\n",
      "|2240  |    myproject_mux_42_16_1_1_U666                                                               |myproject_mux_42_16_1_1_615                                                                                                                                                                                                                         |      8|\n",
      "|2241  |    myproject_mux_42_16_1_1_U667                                                               |myproject_mux_42_16_1_1_616                                                                                                                                                                                                                         |      8|\n",
      "|2242  |    myproject_mux_42_16_1_1_U668                                                               |myproject_mux_42_16_1_1_617                                                                                                                                                                                                                         |      8|\n",
      "|2243  |    myproject_mux_42_16_1_1_U669                                                               |myproject_mux_42_16_1_1_618                                                                                                                                                                                                                         |      8|\n",
      "|2244  |    myproject_mux_42_16_1_1_U670                                                               |myproject_mux_42_16_1_1_619                                                                                                                                                                                                                         |      8|\n",
      "|2245  |    myproject_mux_42_16_1_1_U671                                                               |myproject_mux_42_16_1_1_620                                                                                                                                                                                                                         |      8|\n",
      "|2246  |    myproject_mux_42_16_1_1_U672                                                               |myproject_mux_42_16_1_1_621                                                                                                                                                                                                                         |      8|\n",
      "|2247  |    myproject_mux_42_16_1_1_U673                                                               |myproject_mux_42_16_1_1_622                                                                                                                                                                                                                         |      8|\n",
      "|2248  |    myproject_mux_42_16_1_1_U674                                                               |myproject_mux_42_16_1_1_623                                                                                                                                                                                                                         |      8|\n",
      "|2249  |    myproject_mux_42_16_1_1_U675                                                               |myproject_mux_42_16_1_1_624                                                                                                                                                                                                                         |      8|\n",
      "|2250  |    myproject_mux_42_16_1_1_U676                                                               |myproject_mux_42_16_1_1_625                                                                                                                                                                                                                         |      8|\n",
      "|2251  |    myproject_mux_42_16_1_1_U677                                                               |myproject_mux_42_16_1_1_626                                                                                                                                                                                                                         |      8|\n",
      "|2252  |    myproject_mux_42_16_1_1_U678                                                               |myproject_mux_42_16_1_1_627                                                                                                                                                                                                                         |      8|\n",
      "|2253  |    myproject_mux_42_16_1_1_U679                                                               |myproject_mux_42_16_1_1_628                                                                                                                                                                                                                         |      8|\n",
      "|2254  |    myproject_mux_42_16_1_1_U680                                                               |myproject_mux_42_16_1_1_629                                                                                                                                                                                                                         |      8|\n",
      "|2255  |    myproject_mux_42_16_1_1_U681                                                               |myproject_mux_42_16_1_1_630                                                                                                                                                                                                                         |      8|\n",
      "|2256  |    myproject_mux_42_16_1_1_U682                                                               |myproject_mux_42_16_1_1_631                                                                                                                                                                                                                         |      8|\n",
      "|2257  |    myproject_mux_42_16_1_1_U683                                                               |myproject_mux_42_16_1_1_632                                                                                                                                                                                                                         |      8|\n",
      "|2258  |    myproject_mux_42_16_1_1_U684                                                               |myproject_mux_42_16_1_1_633                                                                                                                                                                                                                         |      8|\n",
      "|2259  |    myproject_mux_42_16_1_1_U685                                                               |myproject_mux_42_16_1_1_634                                                                                                                                                                                                                         |      8|\n",
      "|2260  |    myproject_mux_42_16_1_1_U686                                                               |myproject_mux_42_16_1_1_635                                                                                                                                                                                                                         |      8|\n",
      "|2261  |    myproject_mux_42_16_1_1_U687                                                               |myproject_mux_42_16_1_1_636                                                                                                                                                                                                                         |      8|\n",
      "|2262  |    myproject_mux_42_16_1_1_U688                                                               |myproject_mux_42_16_1_1_637                                                                                                                                                                                                                         |      8|\n",
      "|2263  |    myproject_mux_42_16_1_1_U689                                                               |myproject_mux_42_16_1_1_638                                                                                                                                                                                                                         |      8|\n",
      "|2264  |    myproject_mux_42_16_1_1_U690                                                               |myproject_mux_42_16_1_1_639                                                                                                                                                                                                                         |      8|\n",
      "|2265  |    myproject_mux_42_16_1_1_U691                                                               |myproject_mux_42_16_1_1_640                                                                                                                                                                                                                         |      8|\n",
      "|2266  |    myproject_mux_42_16_1_1_U692                                                               |myproject_mux_42_16_1_1_641                                                                                                                                                                                                                         |      8|\n",
      "|2267  |    myproject_mux_42_16_1_1_U693                                                               |myproject_mux_42_16_1_1_642                                                                                                                                                                                                                         |      8|\n",
      "|2268  |    myproject_mux_42_16_1_1_U694                                                               |myproject_mux_42_16_1_1_643                                                                                                                                                                                                                         |      8|\n",
      "|2269  |    myproject_mux_42_16_1_1_U695                                                               |myproject_mux_42_16_1_1_644                                                                                                                                                                                                                         |      8|\n",
      "|2270  |    myproject_mux_42_16_1_1_U696                                                               |myproject_mux_42_16_1_1_645                                                                                                                                                                                                                         |      8|\n",
      "|2271  |    myproject_mux_42_16_1_1_U697                                                               |myproject_mux_42_16_1_1_646                                                                                                                                                                                                                         |      8|\n",
      "|2272  |    myproject_mux_42_16_1_1_U698                                                               |myproject_mux_42_16_1_1_647                                                                                                                                                                                                                         |      8|\n",
      "|2273  |    myproject_mux_42_16_1_1_U699                                                               |myproject_mux_42_16_1_1_648                                                                                                                                                                                                                         |      8|\n",
      "|2274  |    myproject_mux_42_16_1_1_U700                                                               |myproject_mux_42_16_1_1_649                                                                                                                                                                                                                         |      8|\n",
      "|2275  |    myproject_mux_42_16_1_1_U701                                                               |myproject_mux_42_16_1_1_650                                                                                                                                                                                                                         |      8|\n",
      "|2276  |    myproject_mux_42_16_1_1_U702                                                               |myproject_mux_42_16_1_1_651                                                                                                                                                                                                                         |      8|\n",
      "|2277  |    myproject_mux_42_16_1_1_U703                                                               |myproject_mux_42_16_1_1_652                                                                                                                                                                                                                         |      8|\n",
      "|2278  |    myproject_mux_42_16_1_1_U704                                                               |myproject_mux_42_16_1_1_653                                                                                                                                                                                                                         |      8|\n",
      "|2279  |    myproject_mux_42_16_1_1_U705                                                               |myproject_mux_42_16_1_1_654                                                                                                                                                                                                                         |      8|\n",
      "|2280  |    myproject_mux_42_16_1_1_U706                                                               |myproject_mux_42_16_1_1_655                                                                                                                                                                                                                         |      8|\n",
      "|2281  |    myproject_mux_42_16_1_1_U707                                                               |myproject_mux_42_16_1_1_656                                                                                                                                                                                                                         |      8|\n",
      "|2282  |    myproject_mux_42_16_1_1_U708                                                               |myproject_mux_42_16_1_1_657                                                                                                                                                                                                                         |      8|\n",
      "|2283  |    myproject_mux_42_16_1_1_U709                                                               |myproject_mux_42_16_1_1_658                                                                                                                                                                                                                         |      8|\n",
      "|2284  |    myproject_mux_42_16_1_1_U710                                                               |myproject_mux_42_16_1_1_659                                                                                                                                                                                                                         |      8|\n",
      "|2285  |    myproject_mux_42_16_1_1_U711                                                               |myproject_mux_42_16_1_1_660                                                                                                                                                                                                                         |      8|\n",
      "|2286  |  relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_U0                       |relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17_s                                                                                                                                                                               |      1|\n",
      "|2287  |  relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_U0                       |relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21_s                                                                                                                                                                               |      1|\n",
      "|2288  |  relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0                        |relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_s                                                                                                                                                                                |     93|\n",
      "|2289  |  relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_U0                       |relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11_s                                                                                                                                                                               |    115|\n",
      "|2290  |  relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0                       |relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s                                                                                                                                                                               |     77|\n",
      "|2291  |  softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0                               |softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s                                                                                                                                                                                       |    731|\n",
      "|2292  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_fu_88             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s                                                                                                                                                                                |    475|\n",
      "|2293  |      exp_table4_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4                                                                                                                                                                     |     29|\n",
      "|2294  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4_rom_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_exp_table4_rom                                                                                                                                                                 |     29|\n",
      "|2295  |      invert_table5_U                                                                          |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI                                                                                                                                                                    |     17|\n",
      "|2296  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_s_invert_tdzI_rom                                                                                                                                                                |     17|\n",
      "|2297  |    regslice_both_res_V_data_0_V_U                                                             |regslice_both                                                                                                                                                                                                                                       |     63|\n",
      "|2298  |      ibuf_inst                                                                                |xil_defaultlib_ibuf_533                                                                                                                                                                                                                             |     35|\n",
      "|2299  |      obuf_inst                                                                                |xil_defaultlib_obuf_534                                                                                                                                                                                                                             |     20|\n",
      "|2300  |    regslice_both_res_V_data_1_V_U                                                             |regslice_both_526                                                                                                                                                                                                                                   |     59|\n",
      "|2301  |      ibuf_inst                                                                                |xil_defaultlib_ibuf_531                                                                                                                                                                                                                             |     34|\n",
      "|2302  |      obuf_inst                                                                                |xil_defaultlib_obuf_532                                                                                                                                                                                                                             |     20|\n",
      "|2303  |    regslice_both_res_V_data_2_V_U                                                             |regslice_both_527                                                                                                                                                                                                                                   |     59|\n",
      "|2304  |      ibuf_inst                                                                                |xil_defaultlib_ibuf_529                                                                                                                                                                                                                             |     34|\n",
      "|2305  |      obuf_inst                                                                                |xil_defaultlib_obuf_530                                                                                                                                                                                                                             |     20|\n",
      "|2306  |    regslice_both_res_V_data_3_V_U                                                             |regslice_both_528                                                                                                                                                                                                                                   |     60|\n",
      "|2307  |      ibuf_inst                                                                                |xil_defaultlib_ibuf                                                                                                                                                                                                                                 |     35|\n",
      "|2308  |      obuf_inst                                                                                |xil_defaultlib_obuf                                                                                                                                                                                                                                 |     20|\n",
      "|2309  |  start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI_U           |start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_32u_config5dAI                                                                                                                                                                    |     11|\n",
      "|2310  |  start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI_U           |start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9dCI                                                                                                                                                                    |     12|\n",
      "|2311  |  start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0_U               |start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_30u_config14_U0                                                                                                                                                                        |     12|\n",
      "|2312  |  start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0_U              |start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0                                                                                                                                                                       |     14|\n",
      "|2313  |  start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0_U               |start_for_dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_4u_config22_U0                                                                                                                                                                        |     13|\n",
      "|2314  |  start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI_U           |start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config16dEI                                                                                                                                                                    |     14|\n",
      "|2315  |  start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ_U           |start_for_normalize_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_30u_config20dGJ                                                                                                                                                                    |     10|\n",
      "|2316  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0_U                      |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config4_U0                                                                                                                                                                               |     12|\n",
      "|2317  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0_U                      |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0                                                                                                                                                                               |     13|\n",
      "|2318  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0_U                     |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config12_U0                                                                                                                                                                              |     13|\n",
      "|2319  |  start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ_U           |start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config17dFJ                                                                                                                                                                    |     13|\n",
      "|2320  |  start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ_U           |start_for_relu_array_ap_fixed_30u_array_ap_ufixed_8_0_4_0_0_30u_relu_config21dHJ                                                                                                                                                                    |     12|\n",
      "|2321  |  start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0_U            |start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config6_U0                                                                                                                                                                     |     12|\n",
      "|2322  |  start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI_U           |start_for_relu_array_ap_fixed_64u_array_ap_ufixed_8_0_4_0_0_64u_relu_config11dDI                                                                                                                                                                    |     14|\n",
      "|2323  |  start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI_U           |start_for_relu_array_ap_ufixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7dBI                                                                                                                                                                    |     12|\n",
      "|2324  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0_U                   |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config24_U0                                                                                                                                                                            |     11|\n",
      "+------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:06:01 ; elapsed = 00:05:58 . Memory (MB): peak = 3726.531 ; gain = 2324.254 ; free physical = 732 ; free virtual = 11795\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:06:03 ; elapsed = 00:06:00 . Memory (MB): peak = 3730.441 ; gain = 2328.164 ; free physical = 6714 ; free virtual = 17794\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:06:03 ; elapsed = 00:06:00 . Memory (MB): peak = 3730.441 ; gain = 2328.164 ; free physical = 6763 ; free virtual = 17804\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3730.441 ; gain = 0.000 ; free physical = 6513 ; free virtual = 17546\n",
      "INFO: [Netlist 29-17] Analyzing 10228 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_U0/w9_V_U/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config9_s_w9_V_rom_U/q0_reg_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_ufixed_30u_array_ap_fixed_16_6_5_3_0_30u_config18_U0/grp_dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1024/w18_V_U/dense_wrapper_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s_w18_V_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4007.672 ; gain = 0.000 ; free physical = 6129 ; free virtual = 17197\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 427 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 402 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 24 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "1014 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:06:51 ; elapsed = 00:06:51 . Memory (MB): peak = 4007.672 ; gain = 2605.395 ; free physical = 6452 ; free virtual = 17519\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 13:18:57 2024...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h7m3s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 4221.25 seconds; peak allocated memory: 2.000 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 19 13:19:02 2024...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.366',\n",
       "  'BestLatency': '442021',\n",
       "  'WorstLatency': '443050',\n",
       "  'IntervalMin': '172981',\n",
       "  'IntervalMax': '442681',\n",
       "  'BRAM_18K': '456',\n",
       "  'DSP': '354',\n",
       "  'FF': '167542',\n",
       "  'LUT': '217151',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '5376',\n",
       "  'AvailableDSP': '12288',\n",
       "  'AvailableFF': '3456000',\n",
       "  'AvailableLUT': '1728000',\n",
       "  'AvailableURAM': '1280'},\n",
       " 'VivadoSynthReport': {'LUT': '110900',\n",
       "  'FF': '150793',\n",
       "  'BRAM_18K': '160',\n",
       "  'URAM': '0',\n",
       "  'DSP48E': '402'}}"
      ]
     },
     "execution_count": 74,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "q_hls_model_test.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.model.profiling.numerical(model=qmodel_pruned, hls_model=q_hls_model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "samples=100 #number of samples to test the model\n",
    "x_train_reduced=x_train[:samples]\n",
    "\n",
    "x_train_reduced=x_train_reduced.astype('float32') #Invalid type (int16)\n",
    "x_train_reduced=np.ascontiguousarray(x_train_reduced)\n",
    "\n",
    "qy_pruned=qmodel_pruned.predict(x_train_reduced)\n",
    "qy_pruned= np.argmax(qy_pruned, axis=1)\n",
    "n_correct=np.sum(np.equal(qy_pruned,y_train[:samples])) #n_correct is the number of correct predictions\n",
    "print('Model Quantized Pruned')\n",
    "print(n_correct)\n",
    "print('Accuracy: {}%'.format((n_correct/samples)*100))\n",
    "print('')\n",
    "\n",
    "\n",
    "print('HLS Quantized Model')\n",
    "qy_hls=q_hls_model.predict(x_train_reduced)\n",
    "qy_hls = np.argmax(qy_hls, axis=1)\n",
    "n_correct=np.sum(np.equal(qy_hls,y_train[:samples]))    #n_correct is the number of correct predictions\n",
    "print(n_correct)\n",
    "print('Accuracy: {}%'.format((n_correct/samples)*100))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.utils.plot_model(q_hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "q_hls_model.build(csim=True, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "1/0"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now, we need to define the hls4ml and Vivado configurations. Two things will change with respect to what was done in the previous exercises. First, we will use ``IOType= 'io_stream'`` in the Vivado configuration.\n",
    "\n",
    "---\n",
    "****You must use ``IOType= 'io_stream'`` if attempting to synthesize a large convolutional neural network.****\n",
    "\n",
    "---\n",
    "The CNN implementation in hls4ml is based on streams, which are synthesized in hardware as first in, first out (FIFO) buffers. Shift registers are used to keep track of the last  ``<kernel height - 1>`` rows of input pixels, and maintains a shifting snapshot of the convolution kernel.\n",
    "\n",
    "This is illustrated  in the gif below. Here, the input image is at the top-left and the output image at the bottom left. The top right image shows the internal state of the shift registers and convolutional kernel. The red square indicates the current pixels contained within the convolutional kernel.\n",
    "\n",
    "![alt text](images/conv2d_animation.gif \"The implementation of convolutional layers in hls4ml.\")\n",
    "\n",
    "Lastly, we will use ``['Strategy'] = 'Latency'`` for all the layers in the hls4ml configuration. If one layer would have >4096 elements, we sould set ``['Strategy'] = 'Resource'`` for that layer, or increase the reuse factor by hand. You can find examples of how to do this below."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "deletable": false,
    "editable": false
   },
   "source": [
    "## Bonus exercise: Automatic quantization with AutoQKeras\n",
    "\n",
    "In this bonus exercise, you will learn how to find the optimal heterogeneously quantized model using AutoQKeras.\n",
    "For more details, you can look at the [AutoQKeras notebook](https://github.com/google/qkeras/blob/master/notebook/AutoQKeras.ipynb). \n",
    "\n",
    "Let's first check the estimated energy consumption of the QKeras 6-bit model using QTools. By setting ```for_reference=True``` you can print out the unquantized model energy consumption and compare the two. Note that this only works for QKeras layers. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "filters_per_conv_layer = [16, 16, 24]\n",
    "neurons_per_dense_layer = [42, 64]\n",
    "\n",
    "x = x_in = Input(input_shape)\n",
    "\n",
    "for i, f in enumerate(filters_per_conv_layer):\n",
    "    print(('Adding convolutional block {} with N={} filters').format(i, f))\n",
    "    x = Conv2D(\n",
    "        int(f),\n",
    "        kernel_size=(3, 3),\n",
    "        strides=(1, 1),\n",
    "        kernel_initializer='lecun_uniform',\n",
    "        kernel_regularizer=l1(0.0001),\n",
    "        use_bias=False,\n",
    "        name='conv_{}'.format(i),\n",
    "    )(x)\n",
    "    x = BatchNormalization(name='bn_conv_{}'.format(i))(x)\n",
    "    x = Activation('relu', name='conv_act_%i' % i)(x)\n",
    "    x = MaxPooling2D(pool_size=(2, 2), name='pool_{}'.format(i))(x)\n",
    "x = Flatten()(x)\n",
    "\n",
    "for i, n in enumerate(neurons_per_dense_layer):\n",
    "    print(('Adding dense block {} with N={} neurons').format(i, n))\n",
    "    x = Dense(n, kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), name='dense_%i' % i, use_bias=False)(x)\n",
    "    x = BatchNormalization(name='bn_dense_{}'.format(i))(x)\n",
    "    x = Activation('relu', name='dense_act_%i' % i)(x)\n",
    "x = Dense(int(n_classes), name='output_dense')(x)\n",
    "x_out = Activation('softmax', name='output_softmax')(x)\n",
    "\n",
    "baseline_model = Model(inputs=[x_in], outputs=[x_out], name='keras_baseline')\n",
    "\n",
    "LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "OPTIMIZER = tf.keras.optimizers.Adam(learning_rate=3e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "\n",
    "baseline_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from qkeras import print_qstats\n",
    "\n",
    "# for automatic quantization\n",
    "import pprint\n",
    "from qkeras.autoqkeras import *\n",
    "from qkeras import *\n",
    "from qkeras.utils import model_quantize\n",
    "\n",
    "from qkeras.qtools import run_qtools\n",
    "from qkeras.qtools import settings as qtools_settings\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras import quantized_bits\n",
    "from qkeras import QDense, QActivation\n",
    "\n",
    "q = run_qtools.QTools(\n",
    "    baseline_model,\n",
    "    process=\"horowitz\",\n",
    "    source_quantizers=[quantized_bits(16, 5, 1)],\n",
    "    is_inference=True,\n",
    "    weights_path=None,\n",
    "    keras_quantizer=\"fp16\",\n",
    "    keras_accumulator=\"fp16\",\n",
    "    for_reference=False,\n",
    ")\n",
    "q.qtools_stats_print()\n",
    "\n",
    "energy_dict = q.pe(\n",
    "    weights_on_memory=\"fixed\", activations_on_memory=\"fixed\", min_sram_size=8 * 16 * 1024 * 1024, rd_wr_on_io=False\n",
    ")\n",
    "\n",
    "# get stats of energy distribution in each layer\n",
    "energy_profile = q.extract_energy_profile(qtools_settings.cfg.include_energy, energy_dict)\n",
    "# extract sum of energy of each layer according to the rule specified in\n",
    "# qtools_settings.cfg.include_energy\n",
    "total_energy = q.extract_energy_sum(qtools_settings.cfg.include_energy, energy_dict)\n",
    "\n",
    "pprint.pprint(energy_profile)\n",
    "print()\n",
    "\n",
    "print(\"Total energy: {:.6f} uJ\".format(total_energy / 1000000.0))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now, lets use AutoQKeras to find an optimally heterogeneously quantized model for us. For more details, check the AutoQKeras tutorial linked above. As baseline model, we'll use the pruned floating point Keras model from above."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# These are the quantizers we'll test in the bayesian optimization\n",
    "quantization_config = {\n",
    "    \"kernel\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "    \"bias\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "    \"activation\": {\n",
    "        \"quantized_relu(3,1)\": 3,\n",
    "        \"quantized_relu(4,2)\": 4,\n",
    "        \"quantized_relu(8,2)\": 8,\n",
    "        \"quantized_relu(8,4)\": 8,\n",
    "        \"quantized_relu(16,6)\": 16,\n",
    "    },\n",
    "    \"linear\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "}\n",
    "\n",
    "# These are the layer types we will quantize\n",
    "limit = {\n",
    "    \"Dense\": [8, 8, 16],\n",
    "    \"Conv2D\": [8, 8, 16],\n",
    "    \"Activation\": [16],\n",
    "}\n",
    "\n",
    "# Use this if you want to minimize the model bit size\n",
    "goal_bits = {\n",
    "    \"type\": \"bits\",\n",
    "    \"params\": {\n",
    "        \"delta_p\": 8.0,  # We tolerate up to a +8% accuracy change\n",
    "        \"delta_n\": 8.0,  # We tolerate down to a -8% accuracy change\n",
    "        \"rate\": 2.0,  # We want a x2 times smaller model\n",
    "        \"stress\": 1.0,  # Force the reference model size to be smaller by setting stress<1\n",
    "        \"input_bits\": 8,\n",
    "        \"output_bits\": 8,\n",
    "        \"ref_bits\": 8,\n",
    "        \"config\": {\"default\": [\"parameters\", \"activations\"]},\n",
    "    },\n",
    "}\n",
    "\n",
    "# Use this if you want to minimize the model energy consumption\n",
    "goal_energy = {\n",
    "    \"type\": \"energy\",\n",
    "    \"params\": {\n",
    "        \"delta_p\": 8.0,\n",
    "        \"delta_n\": 8.0,\n",
    "        \"rate\": 2.0,\n",
    "        \"stress\": 1.0,\n",
    "        \"process\": \"horowitz\",\n",
    "        \"parameters_on_memory\": [\"sram\", \"sram\"],\n",
    "        \"activations_on_memory\": [\"sram\", \"sram\"],\n",
    "        \"rd_wr_on_io\": [False, False],\n",
    "        \"min_sram_size\": [0, 0],\n",
    "        \"source_quantizers\": [\"fp32\"],\n",
    "        \"reference_internal\": \"int8\",\n",
    "        \"reference_accumulator\": \"int32\",\n",
    "    },\n",
    "}\n",
    "\n",
    "run_config = {\n",
    "    \"goal\": goal_energy,\n",
    "    \"quantization_config\": quantization_config,\n",
    "    \"learning_rate_optimizer\": False,\n",
    "    \"transfer_weights\": False,  # Randomely initialize weights\n",
    "    \"mode\": \"bayesian\",  # This can be bayesian,random,hyperband\n",
    "    \"seed\": 42,\n",
    "    \"limit\": limit,\n",
    "    \"tune_filters\": \"layer\",\n",
    "    \"tune_filters_exceptions\": \"^output\",\n",
    "    \"distribution_strategy\": None,\n",
    "    \"max_trials\": 5,  # Let's just do 5 trials for this demonstrator, ideally you should do as many as possible\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from qkeras.autoqkeras import AutoQKeras\n",
    "\n",
    "autoqk = AutoQKeras(baseline_model, output_dir=\"autoq_cnn\", metrics=[\"acc\"], custom_objects={}, **run_config)\n",
    "autoqk.fit(train_data, validation_data=val_data, epochs=15)\n",
    "\n",
    "aqmodel = autoqk.get_best_model()\n",
    "print_qmodel_summary(aqmodel)\n",
    "\n",
    "# Train for the full epochs\n",
    "callbacks = [\n",
    "    tf.keras.callbacks.EarlyStopping(patience=10, verbose=1),\n",
    "    tf.keras.callbacks.ReduceLROnPlateau(monitor='val_loss', factor=0.5, patience=3, verbose=1),\n",
    "]\n",
    "\n",
    "start = time.time()\n",
    "history = aqmodel.fit(train_data, epochs=n_epochs, validation_data=val_data, callbacks=callbacks, verbose=1)\n",
    "end = time.time()\n",
    "print('\\n It took {} minutes to train!\\n'.format((end - start) / 60.0))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# This model has some remnants from the optimization procedure attached to it, so let's define a new one\n",
    "aqmodel.save_weights(\"autoqkeras_cnn_weights.h5\")\n",
    "\n",
    "layers = [l for l in aqmodel.layers]\n",
    "x = layers[0].output\n",
    "for i in range(1, len(layers)):\n",
    "    x = layers[i](x)\n",
    "\n",
    "new_model = Model(inputs=[layers[0].input], outputs=[x])\n",
    "LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "OPTIMIZER = tf.keras.optimizers.Adam(learning_rate=3e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "\n",
    "new_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])\n",
    "new_model.summary()\n",
    "new_model.load_weights(\"autoqkeras_cnn_weights.h5\")\n",
    "print_qmodel_summary(new_model)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's check what the best heterogeneously quantized model looks like (keep in mind we only did a few trials, the optimization obviosuly didn't have time to converge at the minimum but yo get the idea!)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_config_aq = hls4ml.utils.config_from_keras_model(new_model, granularity='name')\n",
    "hls_config_aq['Model']['ReuseFactor'] = 1\n",
    "hls_config_aq['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "hls_config_aq['LayerName']['output_softmax']['Strategy'] = 'Stable'\n",
    "plotting.print_dict(hls_config_aq)\n",
    "\n",
    "cfg_aq = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg_aq['IOType'] = 'io_stream'  # Must set this if using CNNs!\n",
    "cfg_aq['HLSConfig'] = hls_config_aq\n",
    "cfg_aq['KerasModel'] = new_model\n",
    "cfg_aq['OutputDir'] = 'autoqkeras_cnn/'\n",
    "cfg_aq['XilinxPart'] = 'xcu250-figd2104-2L-e'\n",
    "\n",
    "hls_model_aq = hls4ml.converters.keras_to_hls(cfg_aq)\n",
    "hls_model_aq.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "y_predict_aq = aqmodel.predict(X_test_reduced)\n",
    "y_predict_hls4ml_aq = hls_model_aq.predict(np.ascontiguousarray(X_test_reduced))\n",
    "\n",
    "\n",
    "accuracy_keras = float(accuracy_score(np.argmax(Y_test_reduced, axis=1), np.argmax(y_predict_aq, axis=1)))\n",
    "accuracy_hls4ml = float(accuracy_score(np.argmax(Y_test_reduced, axis=1), np.argmax(y_predict_hls4ml_aq, axis=1)))\n",
    "\n",
    "print(\"Accuracy AutoQ Keras:  {}\".format(accuracy_keras))\n",
    "print(\"Accuracy AutoQ hls4ml: {}\".format(accuracy_hls4ml))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The accuracy is slightly lower for this heterogeneously quantized model. Due to some randomness in the optimization procedure, you're going to have to synthesize this one yourself!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "synth = True\n",
    "if synth:\n",
    "    hls_model_aq.build(csim=False, synth=True, vsynth=True)\n",
    "    data_autoq = getReports('autoq_cnn')\n",
    "\n",
    "    print(\"\\n Resource usage and latency: AutoQ\")\n",
    "    pprint.pprint(data_autoq)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.19"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
