Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id A681ACB76A9
	for <lists+qemu-devel@lfdr.de>; Fri, 12 Dec 2025 00:46:02 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vTqKx-0003PA-P2; Thu, 11 Dec 2025 18:44:43 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)
 id 1vTqKs-0003NM-Nt
 for qemu-devel@nongnu.org; Thu, 11 Dec 2025 18:44:38 -0500
Received: from mail-pf1-x432.google.com ([2607:f8b0:4864:20::432])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)
 id 1vTqKq-0003Ww-Iw
 for qemu-devel@nongnu.org; Thu, 11 Dec 2025 18:44:38 -0500
Received: by mail-pf1-x432.google.com with SMTP id
 d2e1a72fcca58-7a9c64dfa8aso515616b3a.3
 for <qemu-devel@nongnu.org>; Thu, 11 Dec 2025 15:44:36 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1765496675; x=1766101475; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=jpcJFT2k5nHygp8suhE8+fSew2JESztmRXmXovsEsMw=;
 b=OXZRexR7ltmxc2p7P24jyZoOT+tEFLNDMZ1uVdKJhyNCGT8/0lq1+x4WLejSUFKPA2
 ro4x3EgFzH2lg4OV8z9RU2ARGK0/Ta+tMOx7FI7KDeFIYS0k5C9zlKmpCAoDE1pbLPrQ
 9YZVPpg46HNhx6jtXY8HwQOh53OhHOmC/MqhZM3iKyZnuJa+1MVjmYQjQUEtkLdhkC4d
 5YMwT+5w+bEAkhGGrb6CZJT4+VBkzaXgegrkoILwU5YWx+rueMvlK+d4uzrvvq2q7AUH
 wfgkw9s6kZ999FiUzWJ27tmjjmvkubRTtQfB+x4rIV2VRsI/aLENBGn/91rGTHieio3b
 evDQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1765496675; x=1766101475;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=jpcJFT2k5nHygp8suhE8+fSew2JESztmRXmXovsEsMw=;
 b=wPz9Ty80SDR59rq0qQyPRMQOhcHXe0Xea8rp9b1QvGBAW7taeTyc1LGd3UZUWOSANv
 zUTdH1ES76fhpxQ970AYbsH14gjRvk8gVNp+1vnWOV+nYRWqY0Rh4Ixxg90eEES7rAGv
 kyHoqtv6TsMRu4KP/sYUmqQCCszT0gn30qEeyuMVg2DdYWF8w9rA2w6Z/ZFq7MnOOqVT
 vaZjRlpCN5bCKnSGANR3/+5hWRuKcFzfclHhFQj4agDpa+HwdJ1ZFJdVp1z1y9GkqAeT
 Q3zqzIcIEqZbZmKgNiFywY5JxbAgdpz4q7gKW5QDbUTXgx3MgoH5k1u2MWWoQmMd7Tvl
 jD0g==
X-Gm-Message-State: AOJu0YyOQgxaoMB0UsFMFUr80LFXcxPCQRmwMf4iUCd6XsAoJp1mHVpa
 CXDpy9mDMVu2PX296jRR7J87gsLnW8OmSSyKMIW2r8xnONCxtMAOzaeZW8YZ/Mt6YA7CcqpbJ1g
 /zMu5nzw+SA==
X-Gm-Gg: AY/fxX6Tc9wBB9tj3h7DDj92e75fO7GvafcwX3Cb4a1NWVYqQNHnnBzE9OwDE7HA2sf
 AsYMRyAUyfp5a7dVgukhBD10KWz2ohR92PTnPPVyHUPWPdgD6TdS38w63L7Ns8hTpef4wIo13oS
 87zao1dh3wGlDx5kmcI+zv11sgpv27HsrDrO0bemc9dcfSzhEfcrHEmOlozfti1MsWunBm35GdF
 yq3W2vuyDyFBBxPBJvPcEQLP20tQfnwg4riKqETTG1zc9oOPp2D7jUSzh5Ubfzmo9T05vk+ODsy
 7QAXNG7sKbexwCo/74eNwM/gWVGCQn4VibGiGxRaWMsAHUHj681kzHkG1YnLQzifyEfKL5lQkDn
 8H6k2HcRqArBNWALTyZ5SZnN5VrsaF4mX2obe6UVcBIhjMyI6zUF/EVJB20BKFJPnXR8THB1bhG
 fatt/lNgCVFozounbQ2L0C9TJSKso/OMQQO6HRjZ3QHKULVLKGgrmkoL5HPp3mz3gVb1oAzFC1v
 A==
X-Google-Smtp-Source: AGHT+IF/DpPvfoCBwE0KcZlFwwnUpppqOP+B4y3lL33Yd2nemBLu8aQEA2u6ufPbhs5nVgzzJCfSWQ==
X-Received: by 2002:a05:6a20:3d8a:b0:366:55c4:c5a8 with SMTP id
 adf61e73a8af0-369adad45a1mr209248637.25.1765496675064; 
 Thu, 11 Dec 2025 15:44:35 -0800 (PST)
Received: from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.
 [216.71.219.44]) by smtp.gmail.com with ESMTPSA id
 41be03b00d2f7-c0c2599228dsm3370410a12.1.2025.12.11.15.44.34
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 11 Dec 2025 15:44:34 -0800 (PST)
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
To: qemu-devel@nongnu.org
Cc: Peter Maydell <peter.maydell@linaro.org>,
 Richard Henderson <richard.henderson@linaro.org>,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 Eric Auger <eric.auger@redhat.com>, qemu-arm@nongnu.org,
 Tao Tang <tangtao1634@phytium.com.cn>,
 Pierrick Bouvier <pierrick.bouvier@linaro.org>
Subject: [PATCH 1/2] target/arm: Move ARMSecuritySpace to a common header
Date: Thu, 11 Dec 2025 15:44:25 -0800
Message-ID: <20251211234426.2403792-2-pierrick.bouvier@linaro.org>
X-Mailer: git-send-email 2.47.3
In-Reply-To: <20251211234426.2403792-1-pierrick.bouvier@linaro.org>
References: <20251211234426.2403792-1-pierrick.bouvier@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::432;
 envelope-from=pierrick.bouvier@linaro.org; helo=mail-pf1-x432.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

From: Tao Tang <tangtao1634@phytium.com.cn>

The ARMSecuritySpace enum and its related helpers were defined in the
target-specific header target/arm/cpu.h. This prevented common,
target-agnostic code like the SMMU model from using these definitions
without triggering "cpu.h included from common code" errors.

To resolve this, this commit introduces a new, lightweight header,
include/hw/arm/arm-security.h, which is safe for inclusion by common
code.

The following change was made:

- The ARMSecuritySpace enum and the arm_space_is_secure() and
arm_secure_to_space() helpers have been moved from target/arm/cpu.h
to the new hw/arm/arm-security.h header.

This refactoring decouples the security state definitions from the core
CPU implementation, allowing common hardware models to correctly handle
security states without pulling in heavyweight, target-specific headers.

Signed-off-by: Tao Tang <tangtao1634@phytium.com.cn>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Link: https://lists.nongnu.org/archive/html/qemu-arm/2025-09/msg01288.html
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
---
 include/hw/arm/arm-security.h | 54 +++++++++++++++++++++++++++++++++++
 target/arm/cpu.h              | 25 +---------------
 2 files changed, 55 insertions(+), 24 deletions(-)
 create mode 100644 include/hw/arm/arm-security.h

diff --git a/include/hw/arm/arm-security.h b/include/hw/arm/arm-security.h
new file mode 100644
index 00000000000..9664c0f95e9
--- /dev/null
+++ b/include/hw/arm/arm-security.h
@@ -0,0 +1,54 @@
+/*
+ * ARM security space helpers
+ *
+ * Provide ARMSecuritySpace and helpers for code that is not tied to CPU.
+ *
+ *  Copyright (c) 2003 Fabrice Bellard
+ *
+ * This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU Lesser General Public
+ * License as published by the Free Software Foundation; either
+ * version 2.1 of the License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * Lesser General Public License for more details.
+ *
+ * You should have received a copy of the GNU Lesser General Public
+ * License along with this library; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef HW_ARM_ARM_SECURITY_H
+#define HW_ARM_ARM_SECURITY_H
+
+#include <stdbool.h>
+
+/*
+ * ARM v9 security states.
+ * The ordering of the enumeration corresponds to the low 2 bits
+ * of the GPI value, and (except for Root) the concat of NSE:NS.
+ */
+
+ typedef enum ARMSecuritySpace {
+    ARMSS_Secure     = 0,
+    ARMSS_NonSecure  = 1,
+    ARMSS_Root       = 2,
+    ARMSS_Realm      = 3,
+} ARMSecuritySpace;
+
+/* Return true if @space is secure, in the pre-v9 sense. */
+static inline bool arm_space_is_secure(ARMSecuritySpace space)
+{
+    return space == ARMSS_Secure || space == ARMSS_Root;
+}
+
+/* Return the ARMSecuritySpace for @secure, assuming !RME or EL[0-2]. */
+static inline ARMSecuritySpace arm_secure_to_space(bool secure)
+{
+    return secure ? ARMSS_Secure : ARMSS_NonSecure;
+}
+
+#endif /* HW_ARM_ARM_SECURITY_H */
+
+
diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 39f2b2e54de..efbef0341da 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -31,6 +31,7 @@
 #include "exec/page-protection.h"
 #include "qapi/qapi-types-common.h"
 #include "target/arm/multiprocessing.h"
+#include "hw/arm/arm-security.h"
 #include "target/arm/gtimer.h"
 #include "target/arm/cpu-sysregs.h"
 #include "target/arm/mmuidx.h"
@@ -2102,30 +2103,6 @@ static inline int arm_feature(CPUARMState *env, int feature)
 
 void arm_cpu_finalize_features(ARMCPU *cpu, Error **errp);
 
-/*
- * ARM v9 security states.
- * The ordering of the enumeration corresponds to the low 2 bits
- * of the GPI value, and (except for Root) the concat of NSE:NS.
- */
-
-typedef enum ARMSecuritySpace {
-    ARMSS_Secure     = 0,
-    ARMSS_NonSecure  = 1,
-    ARMSS_Root       = 2,
-    ARMSS_Realm      = 3,
-} ARMSecuritySpace;
-
-/* Return true if @space is secure, in the pre-v9 sense. */
-static inline bool arm_space_is_secure(ARMSecuritySpace space)
-{
-    return space == ARMSS_Secure || space == ARMSS_Root;
-}
-
-/* Return the ARMSecuritySpace for @secure, assuming !RME or EL[0-2]. */
-static inline ARMSecuritySpace arm_secure_to_space(bool secure)
-{
-    return secure ? ARMSS_Secure : ARMSS_NonSecure;
-}
 
 #if !defined(CONFIG_USER_ONLY)
 /**
-- 
2.47.3


