/*
 * This file is part of the depthcharge project.
 *
 * Copyright (C) 2014 - 2015, 2019 The Linux Foundation. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above
 *       copyright notice, this list of conditions and the following
 *       disclaimer in the documentation and/or other materials provided
 *       with the distribution.
 *     * Neither the name of The Linux Foundation nor the names of its
 *       contributors may be used to endorse or promote products derived
 *       from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <assert.h>
#include <libpayload.h>

#include "config.h"
#include "base/container_of.h"
#include "drivers/bus/spi/qcs405.h"
#include "drivers/bus/i2c/i2c.h"
#include "drivers/bus/i2c/qcs405_qup.h"
#include "drivers/bus/i2c/qcs405_blsp.h"
#include "drivers/bus/i2c/qcs405.h"

static qup_config_t blsp1_qup0_config = {
	QUP_MINICORE_I2C_MASTER,
	100000,
	19050000,
	QUP_MODE_BLOCK,
	0,
	0,
	0,
	0,
	0,
};

static qup_config_t blsp1_qup1_config = {
	QUP_MINICORE_I2C_MASTER,
	100000,
	19050000,
	QUP_MODE_BLOCK,
	0,
	0,
	0,
	0,
	0,
};

static qup_config_t blsp1_qup2_config = {
	QUP_MINICORE_I2C_MASTER,
	100000,
	19050000,
	QUP_MODE_BLOCK,
	0,
	0,
	0,
	0,
	0,
};

static qup_config_t blsp1_qup3_config = {
	QUP_MINICORE_I2C_MASTER,
	60000,
	19050000,
	QUP_MODE_BLOCK,
	219,
	0,
	94,
	1,
	1,
};

static int i2c_read(uint32_t id, uint8_t slave, uint8_t *data, int data_len)
{
	qup_data_t obj;
	qup_return_t qup_ret = 0;

	memset(&obj, 0, sizeof(obj));
	obj.protocol = QUP_MINICORE_I2C_MASTER;
	obj.p.iic.addr = slave;
	obj.p.iic.data_len = data_len;
	obj.p.iic.data = data;
	qup_ret = qup_recv_data(id, &obj);

	if (qup_ret != QUP_SUCCESS)
		return 1;
	else
		return 0;
}

static int i2c_write(uint32_t id, uint8_t slave, uint8_t *data, int data_len,
			uint8_t stop_seq)
{
	qup_data_t obj;
	qup_return_t qup_ret = 0;

	memset(&obj, 0, sizeof(obj));
	obj.protocol = QUP_MINICORE_I2C_MASTER;
	obj.p.iic.addr = slave;
	obj.p.iic.data_len = data_len;
	obj.p.iic.data = data;
	qup_ret = qup_send_data(id, &obj, stop_seq);

	if (qup_ret != QUP_SUCCESS)
		return 1;
	else
		return 0;
}

static int i2c_init(blsp_qup_id_t id)
{
	qup_config_t *qup_config;

	switch (id) {
	case BLSP_QUP_ID_0:
		qup_config = &blsp1_qup0_config;
		break;
	case BLSP_QUP_ID_1:
		qup_config = &blsp1_qup1_config;
		break;
	case BLSP_QUP_ID_2:
		qup_config = &blsp1_qup2_config;
		break;
	case BLSP_QUP_ID_3:
		qup_config = &blsp1_qup3_config;
		break;
	default:
		printf("QUP configuration not defind for GSBI%d.\n", id);
		return 1;
	}

	if (blsp_init(id, BLSP_PROTO_I2C_ONLY)) {
		printf("failed to initialize blsp\n");
		return 1;
	}

	if (qup_init(id, qup_config)) {
		printf("failed to initialize qup\n");
		return 1;
	}

	if (qup_reset_i2c_master_status(id)) {
		printf("failed to reset i2c master status\n");
		return 1;
	}

	return 0;
}

static int i2c_transfer(struct I2cOps *me, I2cSeg *segments, int seg_count)
{
	Qcs405I2c *bus = container_of(me, Qcs405I2c, ops);
	I2cSeg *seg = segments;
	int ret = 0;

	if (!bus->initialized) {
		if (i2c_init(bus->id) != 0)
			return 1;
		bus->initialized = 1;
	}

	while (!ret && seg_count--) {
		if (seg->read)
			ret = i2c_read(bus->id, seg->chip, seg->buf, seg->len);
		else
			ret = i2c_write(bus->id, seg->chip, seg->buf, seg->len,
					(seg_count ? 0 : 1));
		seg++;
	}

	if (ret) {
		qup_set_state(bus->id, BLSP_QUP_STATE_RESET);
		return 1;
	}

	return 0;
}

Qcs405I2c *new_qcs405_i2c(unsigned int id)
{
	Qcs405I2c *bus = 0;

	if (!i2c_init(id)) {
		bus = xzalloc(sizeof(*bus));
		bus->id = id;
		bus->initialized = 1;
		bus->ops.transfer = &i2c_transfer;
		bus->ops.scan_mode_on_off = scan_mode_on_off;
		if (CONFIG(CLI))
			add_i2c_controller_to_list(&bus->ops, "gsbi%d", id);

	}
	return bus;
}
