<module name="I2C3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="I2C_REV" acronym="I2C_REV" offset="0x0" width="32" description="This register contains the IP revision code.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="8" begin="15" end="8" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision[7:4]Major revision[3:0]Minor revisionExamples: 0x30 for 3.0, 0x31 for 3.1" range="" rwaccess="R"/>
  </register>
  <register id="I2C_IE" acronym="I2C_IE" offset="0x4" width="32" description="This register contains the interrupt enable bits.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0" description="Transmit Draining interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[XDR]." range="" rwaccess="RW">
      <bitenum value="0" token="XDR_IE_0" description="Transmit Draining interrupt disabled"/>
      <bitenum value="1" token="XDR_IE_1" description="Transmit Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0" description="Receive Draining interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[RDR]." range="" rwaccess="RW">
      <bitenum value="0" token="RDR_IE_0" description="Receive Draining interrupt disabled"/>
      <bitenum value="1" token="RDR_IE_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="Reserved" width="3" begin="12" end="10" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AAS_IE" width="1" begin="9" end="9" resetval="0" description="Addressed as Slave interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[AAS]." range="" rwaccess="RW">
      <bitenum value="0" token="AAS_IE_0" description="Addressed as Slave interrupt disabled"/>
      <bitenum value="1" token="AAS_IE_1" description="Addressed as Slave interrupt enabled"/>
    </bitfield>
    <bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0" description="Bus Free interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[BF]." range="" rwaccess="RW">
      <bitenum value="0" token="BF_IE_0" description="Bus Free interrupt disabled"/>
      <bitenum value="1" token="BF_IE_1" description="Bus Free interrupt enabled"/>
    </bitfield>
    <bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0" description="Access Error interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[AERR]." range="" rwaccess="RW">
      <bitenum value="0" token="AERR_IE_0" description="Access Error interrupt disabled"/>
      <bitenum value="1" token="AERR_IE_1" description="Access Error interrupt enabled"/>
    </bitfield>
    <bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0" description="Start Condition interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[STC]." range="" rwaccess="RW">
      <bitenum value="0" token="STC_IE_0" description="Start Condition interrupt disabled"/>
      <bitenum value="1" token="STC_IE_1" description="Start Condition interrupt enabled"/>
    </bitfield>
    <bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0" description="General Call interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[GC]." range="" rwaccess="RW">
      <bitenum value="0" token="GC_IE_0" description="General Call interrupt disabled"/>
      <bitenum value="1" token="GC_IE_1" description="General Call interrupt enabled"/>
    </bitfield>
    <bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0" description="Transmit Data Ready interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[XRDY]." range="" rwaccess="RW">
      <bitenum value="0" token="XRDY_IE_0" description="Transmit Data Ready interrupt disabled"/>
      <bitenum value="1" token="XRDY_IE_1" description="Transmit Data Ready interrupt enabled"/>
    </bitfield>
    <bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0" description="Receive Data Ready interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[RRDY]." range="" rwaccess="RW">
      <bitenum value="0" token="RRDY_IE_0" description="Receive Data Ready interrupt disabled"/>
      <bitenum value="1" token="RRDY_IE_1" description="Receive Data Ready interrupt enabled"/>
    </bitfield>
    <bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0" description="Register Access Ready interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[ARDY]." range="" rwaccess="RW">
      <bitenum value="0" token="ARDY_IE_0" description="Register Access Ready interrupt disabled"/>
      <bitenum value="1" token="ARDY_IE_1" description="Register Access Ready interrupt enabled"/>
    </bitfield>
    <bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0" description="No Acknowledgment interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[NACK]." range="" rwaccess="RW">
      <bitenum value="0" token="NACK_IE_0" description="No Acknowledge interrupt disabled"/>
      <bitenum value="1" token="NACK_IE_1" description="No Acknowledge Ready interrupt enabled"/>
    </bitfield>
    <bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0" description="Arbitration Lost interrupt enable. Mask or unmask the interrupt signaled by the bit inI2C_STAT[AL]." range="" rwaccess="RW">
      <bitenum value="0" token="AL_IE_0" description="Arbitration Lost interrupt disabled"/>
      <bitenum value="1" token="AL_IE_1" description="Arbitration Lost interrupt enabled"/>
    </bitfield>
  </register>
  <register id="I2C_STAT" acronym="I2C_STAT" offset="0x8" width="32" description="This register provides specific status information about the module, including interrupt status information.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit Draining IRQ status" range="" rwaccess="RW">
      <bitenum value="0" token="XDR_0_r" description="Transmit draining inactive"/>
      <bitenum value="1" token="XDR_1_r" description="Transmit draining active"/>
      <bitenum value="0" token="XDR_0_w" description="No effect"/>
      <bitenum value="1" token="XDR_1_w" description="Clear this bit to 0"/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive Draining IRQ status" range="" rwaccess="RW">
      <bitenum value="0" token="RDR_0_r" description="Receive draining inactive"/>
      <bitenum value="1" token="RDR_1_r" description="Receive draining active"/>
      <bitenum value="0" token="RDR_0_w" description="No effect"/>
      <bitenum value="1" token="RDR_1_w" description="Clear this bit to 0"/>
    </bitfield>
    <bitfield id="BB" width="1" begin="12" end="12" resetval="0" description="Bus busy status. Read-only bit. Writing this bit does not affect the read value." range="" rwaccess="R">
      <bitenum value="0" token="BB_0_r" description="Bus is free."/>
      <bitenum value="1" token="BB_1_r" description="Bus is occupied."/>
    </bitfield>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun status. Read-only bit. Writing this bit does not affect the read value." range="" rwaccess="R">
      <bitenum value="0" token="ROVR_0_r" description="Normal operation"/>
      <bitenum value="1" token="ROVR_1_r" description="Receiver overrun"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow status. Read-only bit. Writing this bit does not affect the read value." range="" rwaccess="R">
      <bitenum value="0" token="XUDF_0_r" description="Normal operation"/>
      <bitenum value="1" token="XUDF_1_r" description="Transmit underflow"/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address recognized as slave IRQ status" range="" rwaccess="RW">
      <bitenum value="0" token="AAS_0_r" description="No action"/>
      <bitenum value="1" token="AAS_1_r" description="Address recognized"/>
      <bitenum value="0" token="AAS_0_w" description="No effect"/>
      <bitenum value="1" token="AAS_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ status" range="" rwaccess="RW">
      <bitenum value="0" token="BF_0_r" description="No action"/>
      <bitenum value="1" token="BF_1_r" description="Bus free"/>
      <bitenum value="0" token="BF_0_w" description="No effect"/>
      <bitenum value="1" token="BF_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="AERR" width="1" begin="7" end="7" resetval="0" description="Access Error IRQ status" range="" rwaccess="RW">
      <bitenum value="0" token="AERR_0_r" description="No action"/>
      <bitenum value="1" token="AERR_1_r" description="Access error"/>
      <bitenum value="0" token="AERR_0_w" description="No effect"/>
      <bitenum value="1" token="AERR_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ status" range="" rwaccess="RW">
      <bitenum value="0" token="STC_0_r" description="No action"/>
      <bitenum value="1" token="STC_1_r" description="Start condition detected"/>
      <bitenum value="0" token="STC_0_w" description="No effect"/>
      <bitenum value="1" token="STC_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General Call IRQ status. Set to 1 when general call address detected. Interrupt signaled to MPU subsystem" range="" rwaccess="RW">
      <bitenum value="0" token="GC_0_r" description="No general call detected"/>
      <bitenum value="1" token="GC_1_r" description="General call address detected"/>
      <bitenum value="0" token="GC_0_w" description="No effect"/>
      <bitenum value="1" token="GC_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0" description="Transmit Data Ready IRQ status. Set to 1 in transmit mode when new data is requested for transmission. When this bit is set to 1, an interrupt is signaled to MPU subsystem" range="" rwaccess="RW">
      <bitenum value="0" token="XRDY_0_r" description="No transmit data is requested for transmission"/>
      <bitenum value="1" token="XRDY_1_r" description="Transmit data is requested for transmission"/>
      <bitenum value="0" token="XRDY_0_w" description="No effect"/>
      <bitenum value="1" token="XRDY_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="RRDY" width="1" begin="3" end="3" resetval="0" description="Receive Data Ready IRQ status. Set to 1 when in receive mode, causing new data to be able to be read. When this bit is set to 1, an interrupt is signaled to MPU subsystem." range="" rwaccess="RW">
      <bitenum value="0" token="RRDY_0_r" description="No data available"/>
      <bitenum value="1" token="RRDY_1_r" description="Receive data available"/>
      <bitenum value="0" token="RRDY_0_w" description="No effect"/>
      <bitenum value="1" token="RRDY_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register Access Ready IRQ status. Setting this bit to 1 indicates that previous access has been performed and registers are ready to be accessed again. An interrupt is signaled to MPU subsystem." range="" rwaccess="RW">
      <bitenum value="0" token="ARDY_0_r" description="Module busy"/>
      <bitenum value="1" token="ARDY_1_r" description="Access ready"/>
      <bitenum value="0" token="ARDY_0_w" description="No effect"/>
      <bitenum value="1" token="ARDY_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No Acknowledgment IRQ status. This bit is set when No Acknowledgment has been received. An interrupt is signaled to MPU subsystem.In master mode, the transfer is automatically ended by generating a stop condition on the bus. The I2Ci.I2C_CON[1] STP, I2Ci.I2C_CON[10] MST and I2Ci.I2C_CON[9] TRX bits are automatically cleared to 0 (slave receiver mode). TX and RX FIFOs must be cleared (I2Ci.I2C_BUF[6] TXFIFO_CLR and I2Ci.I2C_BUF[14] RXFIFO_CLR bits set to 1)." range="" rwaccess="RW">
      <bitenum value="0" token="NACK_0_r" description="Normal operation"/>
      <bitenum value="1" token="NACK_1_r" description="No Acknowledge detected"/>
      <bitenum value="0" token="NACK_0_w" description="No effect"/>
      <bitenum value="1" token="NACK_1_w" description="Clear this bit to 0."/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration Lost IRQ status. This bit is set automatically by the hardware when the I2C controller inside the device loses arbitration in master transmit mode. An interrupt is signaled to MPU subsystem." range="" rwaccess="RW">
      <bitenum value="0" token="AL_0_r" description="Normal operation"/>
      <bitenum value="1" token="AL_1_r" description="Arbitration loss detected"/>
      <bitenum value="0" token="AL_0_w" description="No effect"/>
      <bitenum value="1" token="AL_1_w" description="Clear this bit to 0."/>
    </bitfield>
  </register>
  <register id="I2C_WE" acronym="I2C_WE" offset="0xC" width="32" description="This register contains the wakeup enable bits.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR_WE" width="1" begin="14" end="14" resetval="0" description="Transmit draining wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="XDR_WE_0" description="Transmit draining wakeup disabled"/>
      <bitenum value="1" token="XDR_WE_1" description="Transmit draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RDR_WE" width="1" begin="13" end="13" resetval="0" description="Receive draining wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="RDR_WE_0" description="Receive draining wakeup disabled"/>
      <bitenum value="1" token="RDR_WE_1" description="Receive draining wakeup enabled"/>
    </bitfield>
    <bitfield id="Reserved" width="3" begin="12" end="10" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AAS_WE" width="1" begin="9" end="9" resetval="0" description="Address as slave wakeup enabled" range="" rwaccess="RW">
      <bitenum value="0" token="AAS_WE_0" description="Address as slave wakeup disabled"/>
      <bitenum value="1" token="AAS_WE_1" description="Address as slave wakeup enabled"/>
    </bitfield>
    <bitfield id="BF_WE" width="1" begin="8" end="8" resetval="0" description="Bus Free wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="BF_WE_0" description="Bus Free wakeup disabled"/>
      <bitenum value="1" token="BF_WE_1" description="Bus Free wakeup enabled"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STC_WE" width="1" begin="6" end="6" resetval="0" description="Start Condition wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="STC_WE_0" description="Start condition wakeup disabled"/>
      <bitenum value="1" token="STC_WE_1" description="Start condition wakeup enabled"/>
    </bitfield>
    <bitfield id="GC_WE" width="1" begin="5" end="5" resetval="0" description="General call wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="GC_WE_0" description="General call wakeup disabled"/>
      <bitenum value="1" token="GC_WE_1" description="General call wakeup enabled"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="4" end="4" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="DRDY_WE" width="1" begin="3" end="3" resetval="0" description="Transmit/receive data ready wakeup enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[RRDY]" range="" rwaccess="RW">
      <bitenum value="0" token="DRDY_WE_0" description="Transmit/receive data ready wakeup disabled"/>
      <bitenum value="1" token="DRDY_WE_1" description="Transmit/receive data ready wakeup enabled"/>
    </bitfield>
    <bitfield id="ARDY_WE" width="1" begin="2" end="2" resetval="0" description="Register access ready wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="ARDY_WE_0" description="Register access ready wakeup disabled"/>
      <bitenum value="1" token="ARDY_WE_1" description="Register access ready wakeup enabled"/>
    </bitfield>
    <bitfield id="NACK_WE" width="1" begin="1" end="1" resetval="0" description="No Acknowledgment wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="NACK_WE_0" description="No Acknowledgment wakeup disabled"/>
      <bitenum value="1" token="NACK_WE_1" description="No Acknowledgment wakeup enabled"/>
    </bitfield>
    <bitfield id="AL_WE" width="1" begin="0" end="0" resetval="0" description="Arbitration lost wakeup enable" range="" rwaccess="RW">
      <bitenum value="0" token="AL_WE_0" description="Arbitration lost wakeup disabled"/>
      <bitenum value="1" token="AL_WE_1" description="Arbitration lost wakeup enabled"/>
    </bitfield>
  </register>
  <register id="I2C_SYSS" acronym="I2C_SYSS" offset="0x10" width="32" description="This register provides status information about the module, excluding the interrupt status information.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="8" begin="15" end="8" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="7" begin="7" end="1" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RDONE" width="1" begin="0" end="0" resetval="0" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" token="RDONE_0_r" description="Internal module reset in ongoing"/>
      <bitenum value="1" token="RDONE_1_r" description="Internal module reset complete"/>
    </bitfield>
  </register>
  <register id="I2C_BUF" acronym="I2C_BUF" offset="0x14" width="32" description="Receive DMA channel disabled.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RDMA_EN" width="1" begin="15" end="15" resetval="0" description="Receive DMA channel enable" range="" rwaccess="RW">
      <bitenum value="0" token="RDMA_EN_0" description="Receive DMA channel disabled"/>
      <bitenum value="1" token="RDMA_EN_1" description="Receive DMA channel enabled"/>
    </bitfield>
    <bitfield id="RXFIFO_CLR" width="1" begin="14" end="14" resetval="0" description="Receive FIFO clear" range="" rwaccess="RW">
      <bitenum value="0" token="RXFIFO_CLR_0" description="Normal mode"/>
      <bitenum value="1" token="RXFIFO_CLR_1" description="Rx FIFO is reset"/>
    </bitfield>
    <bitfield id="RTRSH" width="6" begin="13" end="8" resetval="0x00" description="Threshold value for FIFO buffer in RX mode is equal to RTRSH + 1." range="" rwaccess="RW"/>
    <bitfield id="XDMA_EN" width="1" begin="7" end="7" resetval="0" description="Transmit DMA channel enable" range="" rwaccess="RW">
      <bitenum value="0" token="XDMA_EN_0" description="Transmit DMA channel disabled"/>
      <bitenum value="1" token="XDMA_EN_1" description="Transmit DMA channel enabled"/>
    </bitfield>
    <bitfield id="TXFIFO_CLR" width="1" begin="6" end="6" resetval="0" description="Transmit FIFO clear" range="" rwaccess="RW">
      <bitenum value="0" token="TXFIFO_CLR_0" description="Normal mode"/>
      <bitenum value="1" token="TXFIFO_CLR_1" description="Tx FIFO is reset"/>
    </bitfield>
    <bitfield id="XTRSH" width="6" begin="5" end="0" resetval="0x00" description="Threshold value for FIFO buffer in TX mode is equal to XTRSH + 1." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_CNT" acronym="I2C_CNT" offset="0x18" width="32" description="This read/write register is used to control the numbers of bytes in the I2C data payload.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="DCOUNT" width="16" begin="15" end="0" resetval="0x0000" description="Data count Because the transfer length for DCOUNT=0x0000 is 65536, the module does not allow the initiation of zero-data-byte transfers." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_DATA" acronym="I2C_DATA" offset="0x1C" width="32" description="This register is the end point/entry point for the LH to read data from or write data to the FIFO buffer.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="8" begin="15" end="8" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0x&#8211;" description="Transmit/Receive FIFO data" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SYSC" acronym="I2C_SYSC" offset="0x20" width="32" description="This register controls the various parameters of the L4-Core interconnect interface.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clock Activity selection bits" range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKACTIVITY_0" description="Both clocks can be cut off"/>
      <bitenum value="1" token="CLOCKACTIVITY_1" description="Only interface clock must be kept active; functional clock can be cut off"/>
      <bitenum value="2" token="CLOCKACTIVITY_2" description="Only functional clock must be kept active; interface clock can be cut off"/>
      <bitenum value="3" token="CLOCKACTIVITY_3" description="Both clocks must be kept active"/>
    </bitfield>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Idle Mode selection bits" range="" rwaccess="RW">
      <bitenum value="0" token="IDLEMODE_0" description="Force Idle mode"/>
      <bitenum value="1" token="IDLEMODE_1" description="No Idle mode"/>
      <bitenum value="2" token="IDLEMODE_2" description="Smart Idle mode"/>
      <bitenum value="3" token="IDLEMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0" description="Enable wakeup control bit" range="" rwaccess="RW">
      <bitenum value="0" token="ENAWAKEUP_0" description="Wakeup mechanism is disabled"/>
      <bitenum value="1" token="ENAWAKEUP_1" description="Wakeup mechanism is enabled"/>
    </bitfield>
    <bitfield id="SRST" width="1" begin="1" end="1" resetval="0" description="Software reset. This bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RWl">
      <bitenum value="0" token="SRST_0" description="Normal mode"/>
      <bitenum value="1" token="SRST_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Auto Idle enable control bit" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Auto Idle mechanism is disabled"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Auto Idle mechanism is enabled"/>
    </bitfield>
  </register>
  <register id="I2C_CON" acronym="I2C_CON" offset="0x24" width="32" description="This register controls the functional features. Caution: during an active transfer phase (STT has been set to 1), no modification must be done in this register. Changing it may result in unpredictable behavior.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="I2C_EN" width="1" begin="15" end="15" resetval="0" description="Module enable bit" range="" rwaccess="RW">
      <bitenum value="0" token="I2C_EN_0" description="Controller in reset. FIFO are cleared and status bits are set to their default value."/>
      <bitenum value="1" token="I2C_EN_1" description="Module enabled"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="14" end="14" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OPMODE" width="2" begin="13" end="12" resetval="0x0" description="Operation mode selection" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0" description="I2C Fast/Standard mode"/>
      <bitenum value="1" token="OPMODE_1" description="I2C High Speed mode"/>
      <bitenum value="2" token="OPMODE_2" description="SCCB mode"/>
      <bitenum value="3" token="OPMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="STB" width="1" begin="11" end="11" resetval="0" description="Start byte mode (master mode only)" range="" rwaccess="RW">
      <bitenum value="0" token="STB_0" description="Normal mode"/>
      <bitenum value="1" token="STB_1" description="Start byte mode"/>
    </bitfield>
    <bitfield id="MST" width="1" begin="10" end="10" resetval="0" description="Master/slave mode selection" range="" rwaccess="RWl">
      <bitenum value="0" token="MST_0" description="Slave mode"/>
      <bitenum value="1" token="MST_1" description="Master mode"/>
    </bitfield>
    <bitfield id="TRX" width="1" begin="9" end="9" resetval="0" description="Transmitter/Receiver mode (master mode only)" range="" rwaccess="RW">
      <bitenum value="0" token="TRX_0" description="Receiver mode"/>
      <bitenum value="1" token="TRX_1" description="Transmitter mode"/>
    </bitfield>
    <bitfield id="XSA" width="1" begin="8" end="8" resetval="0" description="Expand slave address enable bit" range="" rwaccess="RW">
      <bitenum value="0" token="XSA_0" description="7-bit address mode"/>
      <bitenum value="1" token="XSA_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA0" width="1" begin="7" end="7" resetval="0" description="Expand Own Address 0 enable bit (default)" range="" rwaccess="RW">
      <bitenum value="0" token="XOA0_0" description="7-bit address mode"/>
      <bitenum value="1" token="XOA0_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA1" width="1" begin="6" end="6" resetval="0" description="Expand Own Address 1 enable bit" range="" rwaccess="RW">
      <bitenum value="0" token="XOA1_0" description="7-bit address mode"/>
      <bitenum value="1" token="XOA1_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA2" width="1" begin="5" end="5" resetval="0" description="Expand Own Address 2 enable bit" range="" rwaccess="RW">
      <bitenum value="0" token="XOA2_0" description="7-bit address mode"/>
      <bitenum value="1" token="XOA2_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA3" width="1" begin="4" end="4" resetval="0" description="Expand Own Address 3 enable bit" range="" rwaccess="RW">
      <bitenum value="0" token="XOA3_0" description="7-bit address mode"/>
      <bitenum value="1" token="XOA3_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="Reserved" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="STP" width="1" begin="1" end="1" resetval="0" description="Stop condition (master mode only). The STP bit is cleared by the module itself once it has generated and detected the programmed stop condition on the bus." range="" rwaccess="RW">
      <bitenum value="0" token="STP_0" description="No action or generated stop (P) condition detected on the bus (by the module)"/>
      <bitenum value="1" token="STP_1" description="Stop condition queried"/>
    </bitfield>
    <bitfield id="STT" width="1" begin="0" end="0" resetval="0" description="Start condition (master mode only). The STT bit is cleared by the module itself once it has generated and detected the programmed start condition on the bus." range="" rwaccess="RW">
      <bitenum value="0" token="STT_0" description="No action or generated start (S) condition detected (by the module)"/>
      <bitenum value="1" token="STT_1" description="Start condition queried"/>
    </bitfield>
  </register>
  <register id="I2C_OA0" acronym="I2C_OA0" offset="0x28" width="32" description="This register is used to specify the module I2C 7-bit or 10-bit address for the I2C operations or the 8-bit subaddress of the SCCB module register for the SCCB operations.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MCODE" width="3" begin="15" end="13" resetval="0x0" description="Master C ode value" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="12" end="10" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OA" width="10" begin="9" end="0" resetval="0x000" description="Own address 0 value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SA" acronym="I2C_SA" offset="0x2C" width="32" description="This register is used to specify the addressed I2C module 7-bit or 10-bit address for the I2C operations or the 7-bit address of the external SCCB module for the SCCB operations.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SA" width="10" begin="9" end="0" resetval="0x3FF" description="Slave address value." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_PSC" acronym="I2C_PSC" offset="0x30" width="32" description="This register is used to specify the internal clocking of the I2C peripheral core. The core logic is sampled at the clock rate of the functional clock for the module divided by (PSC+1).">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="8" begin="15" end="8" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PSC" width="8" begin="7" end="0" resetval="0x00" description="Fast/Standard and SCCB modes prescale sampling clock divider value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SCLL" acronym="I2C_SCLL" offset="0x34" width="32" description="This register is used to determine the SCL low time value when master.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSSCLL" width="8" begin="15" end="8" resetval="0x00" description="IC High Speed mode SCL low time value." range="" rwaccess="RW"/>
    <bitfield id="SCLL" width="8" begin="7" end="0" resetval="0x00" description="IC Fast/Standard or SCCB modes SCL low time value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SCLH" acronym="I2C_SCLH" offset="0x38" width="32" description="This register is used to determine the SCL low time value when master.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="HSSCLH" width="8" begin="15" end="8" resetval="0x00" description="IC high-speed mode SCL high time value" range="" rwaccess="RW"/>
    <bitfield id="SCLH" width="8" begin="7" end="0" resetval="0x00" description="IC Fast/Standard or SCCB modes SCL high time value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SYSTEST" acronym="I2C_SYSTEST" offset="0x3C" width="32" description="This register is used to facilitate system-level tests by overriding some of the standard functional features of the peripheral.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="15" end="15" resetval="0" description="System test enable" range="" rwaccess="RW">
      <bitenum value="0" token="ST_EN_0" description="Normal mode"/>
      <bitenum value="1" token="ST_EN_1" description="System test enabled. Permit other system test registers bits to be set"/>
    </bitfield>
    <bitfield id="FREE" width="1" begin="14" end="14" resetval="0" description="Free-running mode" range="" rwaccess="RW">
      <bitenum value="0" token="FREE_0" description="Stop mode (on breakpoint condition). If Master mode, it stops after completion of the ongoing bit transfer. In slave mode, it stops during the phase transfer when 1 byte is completely transmitted/received."/>
      <bitenum value="1" token="FREE_1" description="Free-running mode"/>
    </bitfield>
    <bitfield id="TMODE" width="2" begin="13" end="12" resetval="0" description="Test mode select" range="" rwaccess="R">
      <bitenum value="0" token="TMODE_0" description="Functional mode (default)"/>
      <bitenum value="1" token="TMODE_1" description="Reserved"/>
      <bitenum value="2" token="TMODE_2" description="Test of SCL counters (SCLL, SCLH, PSC). SCL provides a permanent clock with master mode."/>
      <bitenum value="3" token="TMODE_3" description="Loop back mode select + SDA/SCL IO mode select"/>
    </bitfield>
    <bitfield id="SSB" width="1" begin="11" end="11" resetval="0" description="Set status bits" range="" rwaccess="R">
      <bitenum value="0" token="SSB_0" description="No action"/>
      <bitenum value="1" token="SSB_1" description="Set all interrupt status bits to 1"/>
    </bitfield>
    <bitfield id="Reserved" width="6" begin="10" end="5" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SCCBE_O" width="1" begin="4" end="4" resetval="0" description="SCCBE line sense output value. Writing is possible only if ST_EN bit is set to 1" range="" rwaccess="RW">
      <bitenum value="0" token="SCCBE_O_0" description="Write 0 to SCCBE line"/>
      <bitenum value="1" token="SCCBE_O_1" description="Write 1 to SCCBE line"/>
    </bitfield>
    <bitfield id="SCL_I" width="1" begin="3" end="3" resetval="0" description="SCL line sense input value" range="" rwaccess="R">
      <bitenum value="0" token="SCL_I_0" description="Read 0 from SCL line"/>
      <bitenum value="1" token="SCL_I_1" description="Read 1 from SCL line"/>
    </bitfield>
    <bitfield id="SCL_O" width="1" begin="2" end="2" resetval="0" description="SCL line drive output value. Writing is possible only if ST_EN bit is set to 1" range="" rwaccess="RW">
      <bitenum value="0" token="SCL_O_0" description="Write 0 to SCL line"/>
      <bitenum value="1" token="SCL_O_1" description="Write 1 to SCL line"/>
    </bitfield>
    <bitfield id="SDA_I" width="1" begin="1" end="1" resetval="0" description="SDA line sense input value" range="" rwaccess="R">
      <bitenum value="0" token="SDA_I_0" description="Read 0 from SDA line"/>
      <bitenum value="1" token="SDA_I_1" description="Read 1 from SDA line"/>
    </bitfield>
    <bitfield id="SDA_O" width="1" begin="0" end="0" resetval="0" description="SDA line drive output value. Writing is possible only if ST_EN bit is set to 1" range="" rwaccess="RW">
      <bitenum value="0" token="SDA_O_0" description="Write 0 to SDA line"/>
      <bitenum value="1" token="SDA_O_1" description="Write 1 to SDA line"/>
    </bitfield>
  </register>
  <register id="I2C_BUFSTAT" acronym="I2C_BUFSTAT" offset="0x40" width="32" description="This register contains the FIFO status information.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FIFODEPTH" width="2" begin="15" end="14" resetval="0x-" description="FIFO depth indication." range="" rwaccess="R">
      <bitenum value="0" token="FIFODEPTH_0_r" description="8-bytes FIFO"/>
      <bitenum value="1" token="FIFODEPTH_1_r" description="16-bytes FIFO"/>
      <bitenum value="2" token="FIFODEPTH_2_r" description="32-bytes FIFO"/>
      <bitenum value="3" token="FIFODEPTH_3_r" description="64-bytes FIFO"/>
    </bitfield>
    <bitfield id="RXSTAT" width="6" begin="13" end="8" resetval="0x00" description="RX Buffer Status. It indicates the number of bytes to be read in the RX FIFO when theI2C_STAT[RDR] is asserted (set to 1). This indication is useful only in receiver mode when the draining feature is enabled." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="TXSTAT" width="6" begin="5" end="0" resetval="0x00" description="TX Buffer Status. It indicates the number of bytes to be written in the TX FIFO when theI2C_STAT[XDR] is asserted (set to 1). This indication is useful only in transmitter mode when the draining feature is enabled." range="" rwaccess="R"/>
  </register>
  <register id="I2C_OA1" acronym="I2C_OA1" offset="0x44" width="32" description="This register is used to specify the module I2C 7-bit or 10-bit address.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OA1" width="10" begin="9" end="0" resetval="0x000" description="Own address 1 value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_OA2" acronym="I2C_OA2" offset="0x48" width="32" description="This register is used to specify the module I2C 7-bit or 10-bit address.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OA2" width="10" begin="9" end="0" resetval="0x000" description="Own address 2 value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_OA3" acronym="I2C_OA3" offset="0x4C" width="32" description="This register is used to specify the module I2C 7-bit or 10-bit address.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OA3" width="10" begin="9" end="0" resetval="0x000" description="Own address 3 value" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ACTOA" acronym="I2C_ACTOA" offset="0x50" width="32" description="This register contains the accessed slave Own Address indicators.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="12" begin="15" end="4" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="OA3_ACT" width="1" begin="3" end="3" resetval="0" description="Own Address 3 active" range="" rwaccess="R">
      <bitenum value="0" token="OA3_ACT_0_r" description="Own Address inactive"/>
      <bitenum value="1" token="OA3_ACT_1_r" description="Own Address active"/>
    </bitfield>
    <bitfield id="OA2_ACT" width="1" begin="2" end="2" resetval="0" description="Own Address 2 active" range="" rwaccess="R">
      <bitenum value="0" token="OA2_ACT_0_r" description="Own Address inactive"/>
      <bitenum value="1" token="OA2_ACT_1_r" description="Own Address active"/>
    </bitfield>
    <bitfield id="OA1_ACT" width="1" begin="1" end="1" resetval="0" description="Own Address 1 active" range="" rwaccess="R">
      <bitenum value="0" token="OA1_ACT_0_r" description="Own Address inactive"/>
      <bitenum value="1" token="OA1_ACT_1_r" description="Own Address active"/>
    </bitfield>
    <bitfield id="OA0_ACT" width="1" begin="0" end="0" resetval="0" description="Own Address 0 active" range="" rwaccess="R">
      <bitenum value="0" token="OA0_ACT_0_r" description="Own Address inactive"/>
      <bitenum value="1" token="OA0_ACT_1_r" description="Own Address active"/>
    </bitfield>
  </register>
  <register id="I2C_SBLOCK" acronym="I2C_SBLOCK" offset="0x54" width="32" description="This register controls the slave mode i2c bus lock features.">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="12" begin="15" end="4" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OA3_EN" width="1" begin="3" end="3" resetval="0" description="Enable I2C Clock Blocking for Own Address 3" range="" rwaccess="RW">
      <bitenum value="0" token="OA3_EN_0" description="I2C Clock Released"/>
      <bitenum value="1" token="OA3_EN_1" description="I2C Clock Blocked"/>
    </bitfield>
    <bitfield id="OA2_EN" width="1" begin="2" end="2" resetval="0" description="Enable I2C Clock Blocking for Own Address 2" range="" rwaccess="RW">
      <bitenum value="0" token="OA2_EN_0" description="I2C Clock Released"/>
      <bitenum value="1" token="OA2_EN_1" description="I2C Clock Blocked"/>
    </bitfield>
    <bitfield id="OA1_EN" width="1" begin="1" end="1" resetval="0" description="Enable I2C Clock Blocking for Own Address 1" range="" rwaccess="RW">
      <bitenum value="0" token="OA1_EN_0" description="I2C Clock Released"/>
      <bitenum value="1" token="OA1_EN_1" description="I2C Clock Blocked"/>
    </bitfield>
    <bitfield id="OA0_EN" width="1" begin="0" end="0" resetval="0" description="Enable I2C Clock Blocking for Own Address 0" range="" rwaccess="RW">
      <bitenum value="0" token="OA0_EN_0" description="I2C Clock Released"/>
      <bitenum value="1" token="OA0_EN_1" description="I2C Clock Blocked"/>
    </bitfield>
  </register>
</module>
