{
    Copyright (c) 1998-2002 by Florian Klaempfl

    Generate x86 inline nodes

    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program; if not, write to the Free Software
    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

 ****************************************************************************
}
unit nx86inl;

{$i fpcdefs.inc}

interface

    uses
       node,nbas,ninl,ncginl,
       aasmbase,aasmdata,cgbase,cgutils;

    type
       { x86 code generation for the autovectorizer body node: emit VL packed
         single-precision loads/op/store (SSE movups+addps/subps/mulps, or the
         AVX v-forms when the fputype has an AVX unit). }
       tx86vectoropnode = class(tvectoropnode)
          procedure pass_generate_code;override;
        private
          { -OoAPPROXTRANS helpers: materialize a broadcast packed-single constant
            (the 32-bit pattern replicated across all vecwidth lanes) in rodata and
            return a reference to it; emit the inline Cephes-style approximate expf
            over a packed register (transforms xreg in place). }
          function transc_splat_ref(bits : longint) : treference;
          function transc_fsplat_ref(v : single) : treference;
          procedure emit_vec_expf(list : TAsmList; xreg : tregister; avx : boolean; mmsz : tcgsize; expm1 : boolean);
       end;

       tx86inlinenode = class(tcginlinenode)
         protected
          procedure maybe_remove_round_trunc_typeconv; virtual;
         public
          function pass_typecheck_cpu:tnode;override;

          { first pass override
            so that the code generator will actually generate
            these nodes.
          }
          function first_cpu: tnode;override;
          function first_pi: tnode ; override;
          function first_arctan_real: tnode; override;
          function first_abs_real: tnode; override;
          function first_sqr_real: tnode; override;
          function first_sqrt_real: tnode; override;
          function first_ln_real: tnode; override;
          function first_cos_real: tnode; override;
          function first_sin_real: tnode; override;
          function first_round_real: tnode; override;
          function first_trunc_real: tnode; override;
          function first_popcnt: tnode; override;
          function first_fma: tnode; override;
          function first_frac_real : tnode; override;
          function first_int_real : tnode; override;
          function first_minmax: tnode; override;

          function simplify(forinline : boolean) : tnode; override;

          { second pass override to generate these nodes }
          procedure pass_generate_code_cpu;override;
          procedure second_IncludeExclude;override;
          procedure second_AndOrXorShiftRot_assign;override;
          procedure second_pi; override;
          procedure second_arctan_real; override;
          procedure second_abs_real; override;
          procedure second_round_real; override;
          procedure second_sqr_real; override;
          procedure second_sqrt_real; override;
          procedure second_ln_real; override;
          procedure second_cos_real; override;
          procedure second_sin_real; override;
          procedure second_trunc_real; override;

          procedure second_prefetch;override;

          procedure second_abs_long;override;
          procedure second_popcnt;override;
          procedure second_fma;override;
          procedure second_frac_real;override;
          procedure second_int_real;override;
          procedure second_high;override;
          procedure second_minmax;override;
       private
          procedure load_fpu_location(lnode: tnode);
       end;

implementation

    uses
      systems,
      globtype,globals,
      verbose,compinnr,fmodule,
      defutil,
      aasmtai,aasmcpu,
      symconst,symtype,symdef,symcpu,
      ncnv,
      htypechk,
      pass_1,pass_2,
      cpuinfo,cpubase,nutils,
      ncal,ncgutil,nld,ncon,nadd,nmat,constexp,
      tgobj,
      cga,cgx86,cgobj,hlcgobj,cutils;


{*****************************************************************************
                             TX86VECTOROPNODE
*****************************************************************************}

    function tx86vectoropnode.transc_splat_ref(bits : longint) : treference;
      { emit a rodata block holding the 32-bit pattern `bits` replicated across all
        vecwidth single lanes (16 bytes at 128-bit / VL=4, 32 bytes at 256-bit ymm /
        VL=8), and return a symbol reference to it. Used to broadcast an
        -OoAPPROXTRANS polynomial/range-reduction constant so a packed op applies
        the identical value in every lane. The block is aligned to its full width
        (vecwidth*4 bytes) so the aligned (v)movaps loads over it are legal -- a
        256-bit vmovaps requires 32-byte alignment, so a ymm splat cannot reuse the
        128-bit 16-byte alignment. }
      var
        l : tasmlabel;
        i : longint;
        algn : longint;
      begin
        algn:=const_align(vecwidth*4);
        current_asmdata.getdatalabel(l);
        new_section(current_asmdata.asmlists[al_typedconsts],sec_rodata_norel,l.name,algn);
        current_asmdata.asmlists[al_typedconsts].concat(Tai_label.Create(l));
        for i:=1 to vecwidth do
          current_asmdata.asmlists[al_typedconsts].concat(tai_const.create_32bit(bits));
        reference_reset_symbol(result,l,0,algn,[]);
      end;


    function tx86vectoropnode.transc_fsplat_ref(v : single) : treference;
      { same, for a single-precision float constant (reinterpreted to its 32-bit
        IEEE-754 pattern) }
      var
        s : single;
      begin
        s:=v;
        result:=transc_splat_ref(plongint(@s)^);
      end;


    procedure tx86vectoropnode.emit_vec_expf(list : TAsmList; xreg : tregister; avx : boolean; mmsz : tcgsize; expm1 : boolean);
      { Transform the packed-single register xreg in place from x to an
        approximate exp(x) (expm1=false) or exp(x)-1 (expm1=true, the
        cancellation-free expm1 used by tanh), inlined as the classic Cephes
        single-precision expf (the sse_mathfun.h form): clamp x to the finite range,
        range-reduce n:=round(x*log2e) via cvtps2dq (round-to-nearest, no branch),
        evaluate a degree-5 minimax polynomial on the remainder r=x-n*ln2 (ln2 split
        into a hi+lo pair for accuracy), and scale by 2^n built by inserting n+127
        into the IEEE exponent field (paddd + pslld 23).  SSE2-only integer/convert
        ops (with AVX VEX v-forms when available), so it runs at the x86_64
        baseline fputype.  Worst-case error over [-87,88] is ~1 ulp / <1e-6
        relative vs libm expf; inputs outside [exp_lo,exp_hi] (incl. +-Inf) are
        clamped so the result saturates to ~0 / ~FLT_MAX and never traps; a NaN
        lane yields an unspecified finite value (never a trap).

        Width-parametric: mmsz selects the register width, so the SAME body serves
        the 128-bit xmm (VL=4) path and the 256-bit ymm (VL=8) path -- at ymm the
        float ops are AVX1 (VMULPS/VADDPS/... ), but the 2^n exponent build
        (VPADDD/VPSLLD ymm) is AVX2, so the recognizer only widens vok_transc to
        ymm on an AVX2 fputype (optloop.vect_transc_want_ymm). }
      const
        LOG2EF =  1.44269504088896341;
        { clamp so the reduced exponent n = round(x*log2e) stays within
          [-126, 127] -- i.e. n+127 is always a VALID NORMAL IEEE-754 single
          exponent field [1, 254].  This is deliberately a hair tighter than the
          Cephes exp_lo (-88.376): with round-to-nearest (cvtps2dq) an input near
          -88.37 rounds n to -128, whose +127 biased field (-1) would build a
          bogus Inf/NaN 2^n and, since FPC leaves the SSE overflow exception
          UNMASKED, raise EOverflow.  Clamping x to [-87.3365, 88.3762] keeps
          2^n normal (min output ~1.18e-38, max ~2.6e38 < FLT_MAX), so inputs
          outside the range (incl. +-Inf) saturate to ~0 / ~FLT_MAX and never
          trap. }
        EXP_HI =  88.3762626647949;
        EXP_LO = -87.3365478515625;    { = -126/log2e, the smallest-normal edge }
        C1     =  0.693359375;        { ln2 hi part }
        C2     = -2.12194440e-4;      { ln2 lo part }
        P0     =  1.9875691500E-4;
        P1     =  1.3981999507E-3;
        P2     =  8.3334519073E-3;
        P3     =  4.1665795894E-2;
        P4     =  1.6666665459E-1;
        P5     =  5.0000001201E-1;
      var
        fx, y, z, tmp, ni : tregister;

        procedure op2r(sseop,avxop : tasmop; src,dst : tregister);   { dst := dst OP src }
        begin
          if avx then
            list.concat(taicpu.op_reg_reg_reg(avxop,S_NO,src,dst,dst))
          else
            list.concat(taicpu.op_reg_reg(sseop,S_NO,src,dst));
        end;

        procedure op2m(sseop,avxop : tasmop; const href : treference; dst : tregister);  { dst := dst OP [mem] }
        begin
          if avx then
            list.concat(taicpu.op_ref_reg_reg(avxop,S_NO,href,dst,dst))
          else
            list.concat(taicpu.op_ref_reg(sseop,S_NO,href,dst));
        end;

        procedure movr(src,dst : tregister);   { dst := src }
        begin
          if avx then
            list.concat(taicpu.op_reg_reg(A_VMOVAPS,S_NO,src,dst))
          else
            list.concat(taicpu.op_reg_reg(A_MOVAPS,S_NO,src,dst));
        end;

        procedure ldm(const href : treference; dst : tregister);   { dst := [mem] }
        begin
          if avx then
            list.concat(taicpu.op_ref_reg(A_VMOVAPS,S_NO,href,dst))
          else
            list.concat(taicpu.op_ref_reg(A_MOVAPS,S_NO,href,dst));
        end;

        procedure cvt(sseop,avxop : tasmop; src,dst : tregister);   { 2-operand convert }
        begin
          if avx then
            list.concat(taicpu.op_reg_reg(avxop,S_NO,src,dst))
          else
            list.concat(taicpu.op_reg_reg(sseop,S_NO,src,dst));
        end;

      begin
        fx:=cg.getmmregister(list,mmsz);
        y:=cg.getmmregister(list,mmsz);
        z:=cg.getmmregister(list,mmsz);
        tmp:=cg.getmmregister(list,mmsz);
        ni:=cg.getmmregister(list,mmsz);

        { clamp x into [EXP_LO, EXP_HI] so the exponent build cannot overflow the
          IEEE field and +-Inf/large inputs saturate instead of producing Inf/NaN }
        op2m(A_MINPS,A_VMINPS,transc_fsplat_ref(EXP_HI),xreg);
        op2m(A_MAXPS,A_VMAXPS,transc_fsplat_ref(EXP_LO),xreg);

        { fx := round(x * log2e)   (cvtps2dq uses the default round-to-nearest) }
        movr(xreg,fx);
        op2m(A_MULPS,A_VMULPS,transc_fsplat_ref(LOG2EF),fx);
        cvt(A_CVTPS2DQ,A_VCVTPS2DQ,fx,ni);   { ni := (int) round(fx) }
        cvt(A_CVTDQ2PS,A_VCVTDQ2PS,ni,fx);   { fx := (float) n }

        { r := x - n*ln2   (ln2 = C1 + C2, subtracted in two steps for accuracy) }
        movr(fx,tmp);
        op2m(A_MULPS,A_VMULPS,transc_fsplat_ref(C1),tmp);
        op2r(A_SUBPS,A_VSUBPS,tmp,xreg);     { x := x - fx*C1 }
        movr(fx,tmp);
        op2m(A_MULPS,A_VMULPS,transc_fsplat_ref(C2),tmp);
        op2r(A_SUBPS,A_VSUBPS,tmp,xreg);     { x := x - fx*C2 ; xreg now holds r }

        { z := r*r }
        movr(xreg,z);
        op2r(A_MULPS,A_VMULPS,z,z);

        { y := (((((P0*r+P1)*r+P2)*r+P3)*r+P4)*r+P5) }
        ldm(transc_fsplat_ref(P0),y);
        op2r(A_MULPS,A_VMULPS,xreg,y); op2m(A_ADDPS,A_VADDPS,transc_fsplat_ref(P1),y);
        op2r(A_MULPS,A_VMULPS,xreg,y); op2m(A_ADDPS,A_VADDPS,transc_fsplat_ref(P2),y);
        op2r(A_MULPS,A_VMULPS,xreg,y); op2m(A_ADDPS,A_VADDPS,transc_fsplat_ref(P3),y);
        op2r(A_MULPS,A_VMULPS,xreg,y); op2m(A_ADDPS,A_VADDPS,transc_fsplat_ref(P4),y);
        op2r(A_MULPS,A_VMULPS,xreg,y); op2m(A_ADDPS,A_VADDPS,transc_fsplat_ref(P5),y);

        { y := y*z + r   (= e^r - 1, the expm1 of the reduced remainder r; adding
          the +1.0 below restores the full mantissa e^r for the plain exp path) }
        op2r(A_MULPS,A_VMULPS,z,y);
        op2r(A_ADDPS,A_VADDPS,xreg,y);
        if not expm1 then
          op2m(A_ADDPS,A_VADDPS,transc_fsplat_ref(1.0),y);

        { pow2n := 2^n  (ni := (n + 127) << 23, reinterpreted as float) }
        op2m(A_PADDD,A_VPADDD,transc_splat_ref(127),ni);
        if avx then
          list.concat(taicpu.op_const_reg_reg(A_VPSLLD,S_NO,23,ni,ni))
        else
          list.concat(taicpu.op_const_reg(A_PSLLD,S_NO,23,ni));

        if expm1 then
          begin
            { expm1(x) = 2^n*(e^r - 1) + (2^n - 1).  The (2^n - 1) term is formed as
              its OWN value (2^n - 1.0) -- exact for the power-of-two 2^n whenever
              2^n-1 < 2^24 -- so at n=0 it is EXACTLY 0.0 and the result is exactly
              e^r-1 = y.  This is the whole point of the expm1 form: a plain
              exp(x)-1 near x=0 rounds e^x to ~1.0 and then subtracts 1.0, losing
              every significant bit of the tiny true value (catastrophic
              cancellation); here no such subtraction of nearly-equal quantities
              ever happens, so the small-argument RELATIVE error is preserved. }
            movr(ni,tmp);
            op2m(A_SUBPS,A_VSUBPS,transc_fsplat_ref(1.0),tmp);   { tmp := 2^n - 1 }
            op2r(A_MULPS,A_VMULPS,ni,y);                         { y := 2^n*(e^r-1) }
            op2r(A_ADDPS,A_VADDPS,tmp,y);                        { y := expm1(x) }
          end
        else
          { result := y * 2^n }
          op2r(A_MULPS,A_VMULPS,ni,y);
        { result left in xreg for the caller to store }
        movr(y,xreg);
      end;


    procedure tx86vectoropnode.pass_generate_code;
      { Emit one packed 128-bit single-precision element-wise step. The exact
        instructions depend on `kind`:

          vok_arr_arr     a[i..i+3] := b[i..i+3] op c[i..i+3]
            movups regb,[b+i]; movups regc,[c+i]; <op>ps regb,regc; movups [a+i],regb
          vok_arr_scalar  a[i..i+3] := b[i..i+3] op s   (or s op b, scalarleft)
            movups regb,[b+i]; movups regc,[splat]; <op>ps ...; movups [a+i],res
          vok_copy        a[i..i+3] := b[i..i+3]
            movups regb,[b+i]; movups [a+i],regb
          vok_broadcast   splat := [s,s,s,s]   (runs ONCE, hoisted before the loop)
            movss regs,s; shufps regs,regs,$00; movups [splat],regs
          vok_minmax      a[i..i+3] := max/min(u[i..i+3], v[i..i+3])
            movups regb,[u]; movups regc,[v]; max/minps regc,regb; movups [a+i],regb
            (u=opA in `right`, v=opB in `third`; each is an array window or a
             pre-broadcast [s,s,s,s] splot slot.  maxps/minps returns its SECOND
             source operand -- here regc=v=opB -- when a lane is unordered, exactly
             as the scalar maxss/minss the if-conversion produced, so every lane is
             bit-identical incl. NaN/negative-zero)

        Under an AVX fputype the VEX v-forms are used. Reuses the ordinary vecn
        secondpass to compute the element-i address of each array, then reads a
        full 128-bit window (elements i..i+3) from it; the surrounding vector
        loop only advances the counter to i where i+3 is still in range. FP
        semantics are identical to the scalar path: each lane computes exactly
        the scalar op in the same order (the broadcast puts the identical bit
        pattern of s in every lane), so results (incl. NaN/Inf and negative zero)
        are bit-identical -- no reassociation, no fast-math gate. For SUBPS the
        AT&T operand order gives  b - c  (scalarleft=false) or  s - b
        (scalarleft=true), matching the source's non-commutative order. }
      var
        regb, regc, regs, resreg, regacc, regt : tregister;
        regacc_x, regs_x, reghi : tregister;
        opps, movop, addop, mulop, xorop, movsop, fmaop : tasmop;
        refb, refc, refa, refsplat, refacc : treference;
        avx, dbl, use_packed_fma, use256 : boolean;
        scalarsize, mmsize : tcgsize;
      begin
        avx:=UseAVX;
        dbl:=isdouble;
        { window byte width = vecwidth lanes * element size (4 single / 8 double).
          32 bytes selects a 256-bit ymm register (OS_M256), 16 bytes the legacy
          128-bit xmm path.  A ymm window is only ever built by the recognizer on
          an AVX fputype (vect_want_ymm gates on FPUX86_HAS_AVXUNIT), so use256
          implies avx; assert it so a mis-sized node fails loudly rather than
          emitting a bad encoding. }
        use256:=(vecwidth*(4+4*ord(dbl)))=32;   { vecwidth*(4 or 8) bytes = 32 -> ymm }
        if use256 then
          begin
            if not avx then
              internalerror(2026071010);
            mmsize:=OS_M256;
          end
        else
          mmsize:=OS_M128;
        { packed-FMA gate for the dot-product reduction: mirror the scalar a*b+c ->
          fma() contraction gate (tx86addnode.use_fma + try_fma), i.e. fast-math is
          enabled AND the fputype has an FMA/FMA4 unit.  The reduction recognizer
          already refuses to build these nodes without fast-math, but re-check here
          so the gate is explicit and self-contained.  FMA implies an AVX (VEX)
          encoding, so this only ever fires when avx is already true. }
        use_packed_fma:=(kind=vok_reduce_dot) and
          (cs_opt_fastmath in current_settings.optimizerswitches) and
          ((fpu_capabilities[current_settings.fputype]*[FPUX86_HAS_FMA,FPUX86_HAS_FMA4])<>[]);
        { per-precision instruction and scalar-size selection: single uses the
          ..ps / movss forms over VL=4 lanes, double the ..pd / movsd forms over
          VL=2 lanes; VEX v-forms under an AVX fputype. }
        if dbl then
          scalarsize:=OS_F64
        else
          scalarsize:=OS_F32;
        if avx then
          begin
            if dbl then movop:=A_VMOVUPD else movop:=A_VMOVUPS;
            if dbl then addop:=A_VADDPD else addop:=A_VADDPS;
            if dbl then mulop:=A_VMULPD else mulop:=A_VMULPS;
            if dbl then xorop:=A_VXORPD else xorop:=A_VXORPS;
            if dbl then movsop:=A_VMOVSD else movsop:=A_VMOVSS;
          end
        else
          begin
            if dbl then movop:=A_MOVUPD else movop:=A_MOVUPS;
            if dbl then addop:=A_ADDPD else addop:=A_ADDPS;
            if dbl then mulop:=A_MULPD else mulop:=A_MULPS;
            if dbl then xorop:=A_XORPD else xorop:=A_XORPS;
            if dbl then movsop:=A_MOVSD else movsop:=A_MOVSS;
          end;

        { --- reduction accumulator init: accreg := [s,0,0,0] (runs once) ---
          The packed accumulator is register-resident: allocate the shared virtual
          mm register here (rg is only live at codegen time) and record it in
          redctx so the body/finish nodes update/read the SAME register across the
          whole loop -- no per-iteration store/reload through a stack slot. }
        if kind=vok_reduce_init then
          begin
            if not assigned(redctx) then
              internalerror(2026070815);
            { load the incoming scalar s into lane 0 of regs (upper lanes are
              don't-care here) }
            secondpass(left);   { the incoming scalar single/double seed s }
            regs:=cg.getmmregister(current_asmdata.CurrAsmList,OS_M128);
            cg.a_loadmm_loc_reg(current_asmdata.CurrAsmList,scalarsize,left.location,regs,mms_movescalar);
            { accreg := [0,..,0], then merge s into lane 0 with a scalar move so
              the upper lanes stay exactly zero (the register-source path of
              a_loadmm_*_reg would movaps a full 128 bits and clobber them, so the
              merge must be an explicit MOVSS|MOVSD / v-form reg,reg here).  For a
              ymm accumulator the vxorps zeroes all 256 bits; the VEX.128 vmovss
              merge then zero-extends its xmm dst over the whole ymm, so lanes
              1..7/1..3 stay exactly zero -- the seed is counted once. }
            regacc:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
            if avx then
              begin
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(xorop,S_NO,regacc,regacc,regacc));
                regacc_x:=cg.makeregsize(current_asmdata.CurrAsmList,regacc,OS_M128);
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(movsop,S_NO,regs,regacc_x,regacc_x));
              end
            else
              begin
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(xorop,S_NO,regacc,regacc));
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(movsop,S_NO,regs,regacc));
              end;
            redctx^.accreg:=regacc;
            redctx^.seeded:=true;
            location_reset(location,LOC_VOID,OS_NO);
            exit;
          end;

        { --- reduction body: accreg := accreg + b[i..i+3] (+ *c[i..i+3] for dot).
          The accumulator stays in redctx^.accreg the whole loop; on an FMA-capable
          target under fast-math the dot fuses the multiply-add into a single packed
          vfmadd231ps/pd (same license as the scalar a*b+c -> fma contraction). --- }
        if kind in [vok_reduce_sum,vok_reduce_dot] then
          begin
            if not (assigned(redctx) and redctx^.seeded) then
              internalerror(2026070816);
            regacc:=redctx^.accreg;
            { load the b[i..i+3] window (left) }
            secondpass(left);
            if not (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
              internalerror(2026070812);
            refb:=left.location.reference;
            tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refb);
            regb:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
            current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(movop,S_NO,refb,regb));
            if kind=vok_reduce_dot then
              begin
                { load the c[i..i+3] window (right) }
                secondpass(right);
                if not (right.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
                  internalerror(2026070813);
                refc:=right.location.reference;
                tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refc);
                regc:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
                current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(movop,S_NO,refc,regc));
                if use_packed_fma then
                  begin
                    { accreg := regb*regc + accreg  (single fused packed op).
                      Only under fast-math on an FMA target -- the reduction is
                      already fast-math-gated, so this reuses that license; the
                      rounding matches the scalar fma() the -OoFASTMATH a*b+c
                      contraction would itself have produced. }
                    if dbl then fmaop:=A_VFMADD231PD else fmaop:=A_VFMADD231PS;
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(fmaop,S_NO,regc,regb,regacc));
                    location_reset(location,LOC_VOID,OS_NO);
                    exit;
                  end;
                { regb := b[i..i+3] * c[i..i+3] }
                if avx then
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(mulop,S_NO,regc,regb,regb))
                else
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(mulop,S_NO,regc,regb));
              end;
            { accreg := accreg + regb }
            if avx then
              current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(addop,S_NO,regb,regacc,regacc))
            else
              current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(addop,S_NO,regb,regacc));
            location_reset(location,LOC_VOID,OS_NO);
            exit;
          end;

        { --- reduction finish: s := p0+p1+p2+p3 (horizontal sum, runs once) --- }
        if kind=vok_reduce_finish then
          begin
            { the packed accumulator is already live in redctx^.accreg }
            if not (assigned(redctx) and redctx^.seeded) then
              internalerror(2026070814);
            regacc:=redctx^.accreg;
            { ymm epilogue: fold the two 128-bit halves of the ymm accumulator
              together first (vextractf128 $1 -> reghi, then vaddps/pd low+high),
              leaving a 128-bit partial sum in the xmm view of regacc that the
              existing SSE/AVX 128-bit horizontal reduce below finishes. }
            if use256 then
              begin
                reghi:=cg.getmmregister(current_asmdata.CurrAsmList,OS_M128);
                current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_VEXTRACTF128,S_NO,1,regacc,reghi));
                regacc_x:=cg.makeregsize(current_asmdata.CurrAsmList,regacc,OS_M128);
                if dbl then
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VADDPD,S_NO,reghi,regacc_x,regacc_x))
                else
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VADDPS,S_NO,reghi,regacc_x,regacc_x));
                regacc:=regacc_x;
              end;
            regt:=cg.getmmregister(current_asmdata.CurrAsmList,OS_M128);
            if dbl then
              begin
                { SSE2 double horizontal sum of [p0,p1]:  regt := [p1,p1] via
                  unpckhpd, then regacc[0] := p0 + p1 (scalar addsd) }
                if avx then
                  begin
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VUNPCKHPD,S_NO,regacc,regacc,regt));
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VADDSD,S_NO,regt,regacc,regacc));
                  end
                else
                  begin
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_MOVAPD,S_NO,regacc,regt));
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_UNPCKHPD,S_NO,regt,regt));
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_ADDSD,S_NO,regt,regacc));
                  end;
              end
            else
            { SSE2-only single horizontal sum via shufps+addps (no SSE3 haddps needed):
                regt   := [p2,p3,p2,p3]
                regacc := regacc + regt   -> lane0=p0+p2, lane1=p1+p3
                regt   := broadcast lane1 (p1+p3)
                regacc := regacc + regt   (scalar) -> lane0 = p0+p2+p1+p3 }
            if avx then
              begin
                current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VSHUFPS,S_NO,$EE,regacc,regacc,regt));
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VADDPS,S_NO,regt,regacc,regacc));
                current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VSHUFPS,S_NO,$55,regacc,regacc,regt));
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VADDSS,S_NO,regt,regacc,regacc));
              end
            else
              begin
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_MOVAPS,S_NO,regacc,regt));
                current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_SHUFPS,S_NO,$EE,regacc,regt));
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_ADDPS,S_NO,regt,regacc));
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_MOVAPS,S_NO,regacc,regt));
                current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_SHUFPS,S_NO,$55,regacc,regt));
                current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_ADDSS,S_NO,regt,regacc));
              end;
            { store the low lane back into the scalar accumulator s (left) }
            secondpass(left);
            cg.a_loadmm_reg_loc(current_asmdata.CurrAsmList,scalarsize,regacc,left.location,mms_movescalar);
            location_reset(location,LOC_VOID,OS_NO);
            exit;
          end;

        { --- broadcast: fill the 16/32-byte splat slot with [s,s,..] once --- }
        if kind=vok_broadcast then
          begin
            secondpass(right);   { the loop-invariant scalar single/double s }
            regs:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
            { the low-128 splat is always built in the xmm view; for a ymm slot
              the two halves are then made identical with vinsertf128 below }
            regs_x:=regs;
            if use256 then
              regs_x:=cg.makeregsize(current_asmdata.CurrAsmList,regs,OS_M128);
            { load s into the low lane (movss / movsd) }
            cg.a_loadmm_loc_reg(current_asmdata.CurrAsmList,scalarsize,right.location,regs_x,mms_movescalar);
            { splat lane 0 across all lanes: single -> shufps imm $00 (4 lanes);
              double -> unpcklpd regs,regs (2 lanes) }
            if dbl then
              begin
                if avx then
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VUNPCKLPD,S_NO,regs_x,regs_x,regs_x))
                else
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_UNPCKLPD,S_NO,regs_x,regs_x));
              end
            else if avx then
              current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VSHUFPS,S_NO,$00,regs_x,regs_x,regs_x))
            else
              current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_SHUFPS,S_NO,$00,regs_x,regs_x));
            { ymm: duplicate the built low 128-bit splat into the high 128 lane so
              all 8/4 lanes hold s }
            if use256 then
              current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VINSERTF128,S_NO,1,regs_x,regs,regs));
            { store the packed splat to the slot (left = tempref to it) }
            secondpass(left);
            if not (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
              internalerror(2026070705);
            refsplat:=left.location.reference;
            tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refsplat);
            current_asmdata.CurrAsmList.concat(taicpu.op_reg_ref(movop,S_NO,regs,refsplat));
            location_reset(location,LOC_VOID,OS_NO);
            exit;
          end;

        { --- approximate transcendental: a[i..i+VL-1] := f(b[i..i+VL-1]) ---
          exp is emitted inline (emit_vec_expf); the softmax shape exp(b[i]-m)
          subtracts the pre-broadcast bias slot (third) from the window first;
          sigmoid and tanh are built on it:
            sigmoid(x) = 1/(1+exp(-x))       ( scale x by -1, feed expf, packed divps )
            tanh(x)    = t/(t+2), t=expm1(2x) ( a cancellation-free expm1 form -- at
                         x~0, t~2x and t/(t+2)~x with full RELATIVE precision, unlike
                         the old 2/(1+exp(-2x))-1 whose final -1 cancelled the tiny
                         near-zero value; the reciprocal is a packed divps, not an
                         rcpps approximation ). }
        if kind=vok_transc then
          begin
            { load b[i..i+VL-1] into regb }
            secondpass(right);
            if not (right.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
              internalerror(2026071101);
            refb:=right.location.reference;
            tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refb);
            regb:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
            current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(movop,S_NO,refb,regb));

            case transfunc of
              tf_exp:
                begin
                  { softmax shape exp(b[i]-m): subtract the pre-broadcast [m,..]
                    slot (third) from the b[i] window before the packed expf }
                  if assigned(third) then
                    begin
                      secondpass(third);
                      if not (third.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
                        internalerror(2026071104);
                      refc:=third.location.reference;
                      tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refc);
                      regc:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
                      current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(movop,S_NO,refc,regc));
                      if avx then
                        current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VSUBPS,S_NO,regc,regb,regb))
                      else
                        current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_SUBPS,S_NO,regc,regb));
                    end;
                  emit_vec_expf(current_asmdata.CurrAsmList,regb,avx,mmsize,false);
                  resreg:=regb;
                end;
              tf_sigmoid:
                begin
                  { sigmoid(x) = 1/(1+exp(-x)) }
                  { regb := -x }
                  refc:=transc_fsplat_ref(-1.0);
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg_reg(A_VMULPS,S_NO,refc,regb,regb))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_MULPS,S_NO,refc,regb));
                  { regb := exp(-x) }
                  emit_vec_expf(current_asmdata.CurrAsmList,regb,avx,mmsize,false);
                  { regb := 1 + exp(-x)  (denominator) }
                  refc:=transc_fsplat_ref(1.0);
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg_reg(A_VADDPS,S_NO,refc,regb,regb))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_ADDPS,S_NO,refc,regb));
                  { regc := 1 ; regc := regc / (1+exp(-x)) }
                  regc:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
                  refc:=transc_fsplat_ref(1.0);
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_VMOVAPS,S_NO,refc,regc))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_MOVAPS,S_NO,refc,regc));
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VDIVPS,S_NO,regb,regc,regc))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_DIVPS,S_NO,regb,regc));
                  resreg:=regc;
                end;
              tf_tanh:
                begin
                  { tanh(x) = t/(t+2)  with t = expm1(2x): the expm1 form keeps the
                    small-argument RELATIVE error (near x=0, t~2x and t/(t+2)~x) that
                    the previous 2*sigmoid(2x)-1 lost to the trailing -1 cancellation }
                  { regb := 2*x }
                  refc:=transc_fsplat_ref(2.0);
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg_reg(A_VMULPS,S_NO,refc,regb,regb))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_MULPS,S_NO,refc,regb));
                  { regb := expm1(2x) = t }
                  emit_vec_expf(current_asmdata.CurrAsmList,regb,avx,mmsize,true);
                  { regc := t + 2  (denominator; always >= 1 since t >= -1, so the
                    divps never divides by zero) }
                  regc:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_VMOVAPS,S_NO,regb,regc))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_MOVAPS,S_NO,regb,regc));
                  refc:=transc_fsplat_ref(2.0);
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg_reg(A_VADDPS,S_NO,refc,regc,regc))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_ADDPS,S_NO,refc,regc));
                  { regb := t / (t+2) }
                  if avx then
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VDIVPS,S_NO,regc,regb,regb))
                  else
                    current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_DIVPS,S_NO,regc,regb));
                  resreg:=regb;
                end;
            end;
            { every ttranscfunc value (tf_exp/tf_tanh/tf_sigmoid) assigns resreg
              above, so the case is exhaustive; an added enum value would surface
              as an uninitialised-resreg use here rather than a dead else branch. }

            { store resreg to a[i..i+VL-1] }
            secondpass(left);
            if not (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
              internalerror(2026071103);
            refa:=left.location.reference;
            tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refa);
            current_asmdata.CurrAsmList.concat(taicpu.op_reg_ref(movop,S_NO,resreg,refa));
            location_reset(location,LOC_VOID,OS_NO);
            exit;
          end;

        { load b[i..i+3] into regb (the source array, common to all body kinds) }
        secondpass(right);
        if not (right.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
          internalerror(2026070702);
        refb:=right.location.reference;
        tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refb);
        regb:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
        current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(movop,S_NO,refb,regb));

        if kind=vok_copy then
          resreg:=regb
        else
          begin
            { second packed operand into regc: the c[i..i+3] window (vok_arr_arr /
              vok_minmax) or the pre-broadcast [s,s,s,s] slot (vok_arr_scalar) --
              all are plain 16-byte references loaded identically }
            if kind=vok_minmax then
              begin
                { max/minps regc,regb  =>  regb := op(regb,regc), NaN -> regc (opB):
                  matches the scalar maxss/minss the if-conversion emitted }
                if ismax then
                  if avx then opps:=A_VMAXPS else opps:=A_MAXPS
                else
                  if avx then opps:=A_VMINPS else opps:=A_MINPS;
              end
            else
            case op of
              OP_ADD:
                opps:=addop;
              OP_SUB:
                if dbl then
                  begin if avx then opps:=A_VSUBPD else opps:=A_SUBPD end
                else
                  begin if avx then opps:=A_VSUBPS else opps:=A_SUBPS end;
              OP_MUL,OP_IMUL:
                opps:=mulop;
              else
                internalerror(2026070701);
            end;

            secondpass(third);
            if not (third.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
              internalerror(2026070703);
            refc:=third.location.reference;
            tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refc);
            regc:=cg.getmmregister(current_asmdata.CurrAsmList,mmsize);
            current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(movop,S_NO,refc,regc));

            if (kind=vok_arr_scalar) and scalarleft then
              begin
                { result := regc op regb  ( s op b );  keep it in regc }
                if avx then
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(opps,S_NO,regb,regc,regc))
                else
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(opps,S_NO,regb,regc));
                resreg:=regc;
              end
            else
              begin
                { result := regb op regc  ( b op c  or  b op s );  keep it in regb }
                if avx then
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(opps,S_NO,regc,regb,regb))
                else
                  current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(opps,S_NO,regc,regb));
                resreg:=regb;
              end;
          end;

        { store resreg to a[i..i+3] }
        secondpass(left);
        if not (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
          internalerror(2026070704);
        refa:=left.location.reference;
        tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,refa);
        current_asmdata.CurrAsmList.concat(taicpu.op_reg_ref(movop,S_NO,resreg,refa));

        location_reset(location,LOC_VOID,OS_NO);
      end;


{*****************************************************************************
                              TX86INLINENODE
*****************************************************************************}

     procedure tx86inlinenode.maybe_remove_round_trunc_typeconv;
       begin
         { only makes a difference for x86_64 }
       end;


     function tx86inlinenode.pass_typecheck_cpu: tnode;
       begin
         Result:=nil;
         case inlinenumber of
           in_x86_inportb:
             begin
               CheckParameters(1);
               resultdef:=u8inttype;
             end;
           in_x86_inportw:
             begin
               CheckParameters(1);
               resultdef:=u16inttype;
             end;
           in_x86_inportl:
             begin
               CheckParameters(1);
               resultdef:=s32inttype;
             end;
           in_x86_outportb,
           in_x86_outportw,
           in_x86_outportl:
             begin
               CheckParameters(2);
               resultdef:=voidtype;
             end;
           in_x86_pause,
           in_x86_cli,
           in_x86_sti:
             resultdef:=voidtype;
           in_x86_get_cs,
           in_x86_get_ss,
           in_x86_get_ds,
           in_x86_get_es,
           in_x86_get_fs,
           in_x86_get_gs:
{$ifdef i8086}
             resultdef:=u16inttype;
{$else i8086}
             resultdef:=s32inttype;
{$endif i8086}
           { include automatically generated code }
           {$i x86mmtype.inc}
           else
             Result:=inherited pass_typecheck_cpu;
         end;
       end;


     function tx86inlinenode.first_cpu: tnode;
       begin
         Result:=nil;
         case inlinenumber of
           in_x86_inportb,
           in_x86_inportw,
           in_x86_inportl,
           in_x86_get_cs,
           in_x86_get_ss,
           in_x86_get_ds,
           in_x86_get_es,
           in_x86_get_fs,
           in_x86_get_gs:
             expectloc:=LOC_REGISTER;
           in_x86_outportb,
           in_x86_outportw,
           in_x86_outportl,
           in_x86_pause,
           in_x86_cli,
           in_x86_sti:
             expectloc:=LOC_VOID;
           { include automatically generated code }
           {$i x86mmfirst.inc}
           else
             Result:=inherited first_cpu;
         end;
       end;


     function tx86inlinenode.first_pi : tnode;
      begin
        if (tfloatdef(pbestrealtype^).floattype=s80real) then
          begin
            expectloc:=LOC_FPUREGISTER;
            first_pi := nil;
          end
        else
          result:=inherited;
      end;


     function tx86inlinenode.first_arctan_real : tnode;
      begin
{$ifdef i8086}
        { FPATAN's range is limited to (0 <= value < 1) on the 8087 and 80287,
          so we need to use the RTL helper on these FPUs }
        if current_settings.cputype < cpu_386 then
          begin
            result := inherited;
            exit;
          end;
{$endif i8086}
        if (tfloatdef(pbestrealtype^).floattype=s80real) then
          begin
            expectloc:=LOC_FPUREGISTER;
            first_arctan_real := nil;
          end
        else
          result:=inherited;
      end;

     function tx86inlinenode.first_abs_real : tnode;
       begin
         if use_vectorfpu(resultdef) then
           expectloc:=LOC_MMREGISTER
         else
           expectloc:=LOC_FPUREGISTER;
        first_abs_real := nil;
      end;

     function tx86inlinenode.first_sqr_real : tnode;
      begin
        if use_vectorfpu(resultdef) then
          expectloc:=LOC_MMREGISTER
        else
          expectloc:=LOC_FPUREGISTER;
        first_sqr_real := nil;
      end;

     function tx86inlinenode.first_sqrt_real : tnode;
      begin
        if use_vectorfpu(resultdef) then
          expectloc:=LOC_MMREGISTER
        else
          expectloc:=LOC_FPUREGISTER;
        first_sqrt_real := nil;
      end;

     function tx86inlinenode.first_ln_real : tnode;
      begin
        if (tfloatdef(pbestrealtype^).floattype=s80real) then
          begin
            expectloc:=LOC_FPUREGISTER;
            first_ln_real := nil;
          end
        else
          result:=inherited;
      end;

     function tx86inlinenode.first_cos_real : tnode;
      begin
{$ifdef i8086}
        { FCOS is 387+ }
        if current_settings.cputype < cpu_386 then
          begin
            result := inherited;
            exit;
          end;
{$endif i8086}
        if (tfloatdef(pbestrealtype^).floattype=s80real) then
          begin
            expectloc:=LOC_FPUREGISTER;
            result:=nil;
          end
        else
          result:=inherited;
      end;

     function tx86inlinenode.first_sin_real : tnode;
      begin
{$ifdef i8086}
        { FSIN is 387+ }
        if current_settings.cputype < cpu_386 then
          begin
            result := inherited;
            exit;
          end;
{$endif i8086}
        if (tfloatdef(pbestrealtype^).floattype=s80real) then
          begin
            expectloc:=LOC_FPUREGISTER;
            result:=nil;
          end
        else
          result:=inherited;
      end;


     function tx86inlinenode.first_round_real : tnode;
      begin
        maybe_remove_round_trunc_typeconv;
{$ifdef x86_64}
        if use_vectorfpu(left.resultdef) then
          expectloc:=LOC_REGISTER
        else
{$endif x86_64}
          expectloc:=LOC_REFERENCE;
        result:=nil;
      end;


     function tx86inlinenode.first_trunc_real: tnode;
       begin
         maybe_remove_round_trunc_typeconv;
         if (cs_opt_size in current_settings.optimizerswitches)
{$ifdef x86_64}
           and not(use_vectorfpu(left.resultdef))
{$endif x86_64}
           then
           result:=inherited
         else
           begin
{$ifdef x86_64}
             if use_vectorfpu(left.resultdef) then
               expectloc:=LOC_REGISTER
             else
{$endif x86_64}
               expectloc:=LOC_REFERENCE;
             result:=nil;
           end;
       end;


     function tx86inlinenode.first_popcnt: tnode;
       begin
         Result:=nil;
{$ifndef i8086}
         if (CPUX86_HAS_POPCNT in cpu_capabilities[current_settings.cputype])
  {$ifdef i386}
            and not is_64bit(left.resultdef)
  {$endif i386}
           then
             expectloc:=LOC_REGISTER
         else
{$endif not i8086}
           Result:=inherited first_popcnt
       end;


     function tx86inlinenode.first_fma : tnode;
       begin
{$ifndef i8086}
         if ((fpu_capabilities[current_settings.fputype]*[FPUX86_HAS_FMA,FPUX86_HAS_FMA4])<>[]) and
           ((is_double(resultdef)) or (is_single(resultdef))) then
           begin
             expectloc:=LOC_MMREGISTER;
             Result:=nil;
           end
         else
{$endif i8086}
           Result:=inherited first_fma;
       end;


     function tx86inlinenode.first_frac_real : tnode;
       begin
         if (current_settings.fputype>=fpu_sse41) and
           ((is_double(resultdef)) or (is_single(resultdef))) then
           begin
             maybe_remove_round_trunc_typeconv;
             expectloc:=LOC_MMREGISTER;
             Result:=nil;
           end
         else
           Result:=inherited first_frac_real;
       end;


     function tx86inlinenode.first_int_real : tnode;
       begin
         if (current_settings.fputype>=fpu_sse41) and
           ((is_double(resultdef)) or (is_single(resultdef))) then
           begin
             Result:=nil;
             expectloc:=LOC_MMREGISTER;
           end
         else
           Result:=inherited first_int_real;
       end;


     function tx86inlinenode.first_minmax: tnode;
       begin
{$ifndef i8086}
         if
{$ifdef i386}
           ((current_settings.fputype>=fpu_sse) and is_single(resultdef)) or
           ((current_settings.fputype>=fpu_sse2) and is_double(resultdef))
{$else i386}
           ((is_double(resultdef)) or (is_single(resultdef)))
{$endif i386}
           then
           begin
             expectloc:=LOC_MMREGISTER;
             Result:=nil;
           end
         else
{$endif i8086}
         if
{$ifndef x86_64}
           (CPUX86_HAS_CMOV in cpu_capabilities[current_settings.cputype]) and
{$endif x86_64}
           (
{$ifdef x86_64}
             is_64bitint(resultdef) or
{$endif x86_64}
             is_32bitint(resultdef)
           ) then
           begin
             expectloc:=LOC_REGISTER;
             Result:=nil;
           end
         else
           Result:=inherited first_minmax;
       end;


     function tx86inlinenode.simplify(forinline : boolean) : tnode;
       var
         temp : tnode;
       begin
         if (current_settings.fputype>=fpu_sse41) and
           (inlinenumber=in_int_real) and (left.nodetype=typeconvn) and
           not(nf_explicit in left.flags) and
           (ttypeconvnode(left).left.resultdef.typ=floatdef) and
           ((is_double(ttypeconvnode(left).left.resultdef)) or (is_single(ttypeconvnode(left).left.resultdef))) then
           begin
             { get rid of the type conversion }
             temp:=ttypeconvnode(left).left;
             ttypeconvnode(left).left:=nil;
             left.free;
             left:=temp;
             result:=self.getcopy;
             tinlinenode(result).resultdef:=temp.resultdef;
             typecheckpass(result);
           end
         else
           Result:=inherited simplify(forinline);
       end;


     procedure tx86inlinenode.pass_generate_code_cpu;

       var
         paraarray : array[1..4] of tnode;
         i : integer;
         op: TAsmOp;

       procedure inport(dreg:TRegister;dsize:topsize;dtype:tdef);
         var
           portnumber: tnode;
         begin
           portnumber:=left;
           secondpass(portnumber);
           if (portnumber.location.loc=LOC_CONSTANT) and
              (portnumber.location.value>=0) and
              (portnumber.location.value<=255) then
             begin
               hlcg.getcpuregister(current_asmdata.CurrAsmList,dreg);
               current_asmdata.CurrAsmList.concat(taicpu.op_const_reg(A_IN,dsize,portnumber.location.value,dreg));
               location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
               location.register:=hlcg.getintregister(current_asmdata.CurrAsmList,resultdef);
               hlcg.ungetcpuregister(current_asmdata.CurrAsmList,dreg);
               hlcg.a_load_reg_reg(current_asmdata.CurrAsmList,dtype,resultdef,dreg,location.register);
             end
           else
             begin
               hlcg.getcpuregister(current_asmdata.CurrAsmList,NR_DX);
               hlcg.a_load_loc_reg(current_asmdata.CurrAsmList,portnumber.resultdef,u16inttype,portnumber.location,NR_DX);
               hlcg.getcpuregister(current_asmdata.CurrAsmList,dreg);
               current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_IN,dsize,NR_DX,dreg));
               hlcg.ungetcpuregister(current_asmdata.CurrAsmList,NR_DX);
               location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
               location.register:=hlcg.getintregister(current_asmdata.CurrAsmList,resultdef);
               hlcg.ungetcpuregister(current_asmdata.CurrAsmList,dreg);
               hlcg.a_load_reg_reg(current_asmdata.CurrAsmList,dtype,resultdef,dreg,location.register);
             end;
         end;


       procedure outport(dreg:TRegister;dsize:topsize;dtype:tdef);
         var
           portnumber, portdata: tnode;
         begin
           portnumber:=tcallparanode(tcallparanode(left).right).left;
           portdata:=tcallparanode(left).left;
           secondpass(portdata);
           secondpass(portnumber);
           hlcg.getcpuregister(current_asmdata.CurrAsmList,dreg);
           hlcg.a_load_loc_reg(current_asmdata.CurrAsmList,portdata.resultdef,dtype,portdata.location,dreg);
           if (portnumber.location.loc=LOC_CONSTANT) and
              (portnumber.location.value>=0) and
              (portnumber.location.value<=255) then
             current_asmdata.CurrAsmList.concat(taicpu.op_reg_const(A_OUT,dsize,dreg,portnumber.location.value))
           else
             begin
               hlcg.getcpuregister(current_asmdata.CurrAsmList,NR_DX);
               hlcg.a_load_loc_reg(current_asmdata.CurrAsmList,portnumber.resultdef,u16inttype,portnumber.location,NR_DX);
               current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_OUT,dsize,dreg,NR_DX));
               hlcg.ungetcpuregister(current_asmdata.CurrAsmList,NR_DX);
             end;
           hlcg.ungetcpuregister(current_asmdata.CurrAsmList,dreg);
         end;


       procedure get_segreg(segreg:tregister);
         begin
           location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
           location.register:=hlcg.getintregister(current_asmdata.CurrAsmList,resultdef);
           current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_MOV,TCGSize2OpSize[def_cgsize(resultdef)],segreg,location.register));
         end;


      function GetConstInt(n: tnode): longint;
        begin
          Result:=0;
          if is_constintnode(n) then
            result:=tordconstnode(n).value.svalue
          else
            Message(type_e_constant_expr_expected);
        end;


      procedure GetParameters(count: longint);
        var
          i: longint;
          p: tnode;
        begin
          if (count=1) and
             (not (left is tcallparanode)) then
            paraarray[1]:=left
          else
            begin
              p:=left;
              for i := count downto 1 do
                begin
                  paraarray[i]:=tcallparanode(p).paravalue;
                  p:=tcallparanode(p).nextpara;
                end;
            end;
        end;

      procedure location_force_mmxreg(list:TAsmList;var l: tlocation;maybeconst:boolean);
        var
          reg : tregister;
        begin
          if (l.loc<>LOC_MMXREGISTER)  and
             ((l.loc<>LOC_CMMXREGISTER) or (not maybeconst)) then
            begin
              reg:=tcgx86(cg).getmmxregister(list);
              cg.a_loadmm_loc_reg(list,OS_M64,l,reg,nil);
              location_freetemp(list,l);
              location_reset(l,LOC_MMXREGISTER,OS_M64);
              l.register:=reg;
            end;
        end;

      procedure location_make_ref(var loc: tlocation);
        var
          hloc: tlocation;
        begin
          case loc.loc of
            LOC_CREGISTER,
            LOC_REGISTER:
              begin
                location_reset_ref(hloc, LOC_REFERENCE, OS_32, 1, []);
                hloc.reference.base:=loc.register;

                loc:=hloc;
              end;
            LOC_CREFERENCE,
            LOC_REFERENCE:
              begin
              end;
          else
            begin
              hlcg.location_force_reg(current_asmdata.CurrAsmList,loc,u32inttype,u32inttype,false);

              location_reset_ref(hloc, LOC_REFERENCE, OS_32, 1, []);
              hloc.reference.base:=loc.register;

              loc:=hloc;
            end;
          end;
        end;

       begin
         FillChar(paraarray,sizeof(paraarray),0);
         case inlinenumber of
           in_x86_inportb:
             inport(NR_AL,S_B,u8inttype);
           in_x86_inportw:
             inport(NR_AX,S_W,u16inttype);
           in_x86_inportl:
             inport(NR_EAX,S_L,s32inttype);
           in_x86_outportb:
             outport(NR_AL,S_B,u8inttype);
           in_x86_outportw:
             outport(NR_AX,S_W,u16inttype);
           in_x86_outportl:
             outport(NR_EAX,S_L,s32inttype);
           in_x86_cli:
             current_asmdata.CurrAsmList.concat(taicpu.op_none(A_CLI));
           in_x86_sti:
             current_asmdata.CurrAsmList.concat(taicpu.op_none(A_STI));
           in_x86_pause:
             current_asmdata.CurrAsmList.concat(taicpu.op_none(A_PAUSE));
           in_x86_get_cs:
             get_segreg(NR_CS);
           in_x86_get_ss:
             get_segreg(NR_SS);
           in_x86_get_ds:
             get_segreg(NR_DS);
           in_x86_get_es:
             get_segreg(NR_ES);
           in_x86_get_fs:
             get_segreg(NR_FS);
           in_x86_get_gs:
             get_segreg(NR_GS);
           {$i x86mmsecond.inc}
           else
             inherited pass_generate_code_cpu;
         end;
       end;


     procedure tx86inlinenode.second_AndOrXorShiftRot_assign;
{$ifndef i8086}
       var
         opsize : tcgsize;
         valuenode, indexnode, loadnode: TNode;
         DestReg: TRegister;
{$endif i8086}
       begin
{$ifndef i8086}
         if (cs_opt_level2 in current_settings.optimizerswitches) then
           begin
             { Saves on a lot of typecasting and potential coding mistakes }
             valuenode := tcallparanode(left).left;
             loadnode := tcallparanode(tcallparanode(left).right).left;

             opsize := def_cgsize(loadnode.resultdef);

             { BMI2 optimisations }
             if (CPUX86_HAS_BMI2 in cpu_capabilities[current_settings.cputype]) and (inlinenumber=in_and_assign_x_y) then
               begin
                 { If the second operand is "((1 shl y) - 1)", we can turn it
                   into a BZHI operator instead }
                 if (opsize in [OS_32, OS_S32{$ifdef x86_64}, OS_64, OS_S64{$endif x86_64}]) and
                   (valuenode.nodetype = subn) and
                   (taddnode(valuenode).right.nodetype = ordconstn) and
                   (tordconstnode(taddnode(valuenode).right).value = 1) and
                   (taddnode(valuenode).left.nodetype = shln) and
                   (tshlshrnode(taddnode(valuenode).left).left.nodetype = ordconstn) and
                   (tordconstnode(tshlshrnode(taddnode(valuenode).left).left).value = 1) then
                   begin
                     { Skip the subtract and shift nodes completely }

                     { Helps avoid all the awkward typecasts }
                     indexnode := tshlshrnode(taddnode(valuenode).left).right;
{$ifdef x86_64}
                     { The code generator sometimes extends the shift result to 64-bit unnecessarily }
                     if (indexnode.nodetype = typeconvn) and (opsize in [OS_32, OS_S32]) and
                       (def_cgsize(TTypeConvNode(indexnode).resultdef) in [OS_64, OS_S64]) then
                       begin
                         { Convert to the 32-bit type }
                         indexnode.resultdef:=loadnode.resultdef;
                         node_reset_flags(indexnode,[],[tnf_pass1_done]);

                         { We should't be getting any new errors }
                         if do_firstpass(indexnode) then
                           InternalError(2022110202);

                         { Keep things internally consistent in case indexnode changed }
                         tshlshrnode(taddnode(valuenode).left).right:=indexnode;
                       end;
{$endif x86_64}
                     secondpass(indexnode);
                     secondpass(loadnode);

                     { allocate registers }
                     hlcg.location_force_reg(
                       current_asmdata.CurrAsmList,
                       indexnode.location,
                       indexnode.resultdef,
                       loadnode.resultdef,
                       false
                     );

                     case loadnode.location.loc of
                       LOC_REFERENCE,
                       LOC_CREFERENCE:
                         begin
                           { BZHI can only write to a register }
                           DestReg := cg.getintregister(current_asmdata.CurrAsmList,opsize);
                           emit_reg_ref_reg(A_BZHI, TCGSize2OpSize[opsize], indexnode.location.register, loadnode.location.reference, DestReg);
                           emit_reg_ref(A_MOV, TCGSize2OpSize[opsize], DestReg, loadnode.location.reference);
                         end;
                       LOC_REGISTER,
                       LOC_CREGISTER:
                         emit_reg_reg_reg(A_BZHI, TCGSize2OpSize[opsize], indexnode.location.register, loadnode.location.register, loadnode.location.register);
                       else
                         InternalError(2022102120);
                     end;

                     Exit;
                   end;
               end;
           end;
{$endif not i8086}

         inherited second_AndOrXorShiftRot_assign;
       end;

     procedure tx86inlinenode.second_pi;
       begin
         location_reset(location,LOC_FPUREGISTER,def_cgsize(resultdef));
         emit_none(A_FLDPI,S_NO);
         tcgx86(cg).inc_fpu_stack;
         location.register:=NR_FPU_RESULT_REG;
       end;


     { load the FPU into the an fpu register }
     procedure tx86inlinenode.load_fpu_location(lnode: tnode);
       begin
         location_reset(location,LOC_FPUREGISTER,def_cgsize(resultdef));
         location.register:=NR_FPU_RESULT_REG;
         secondpass(lnode);
         case lnode.location.loc of
           LOC_FPUREGISTER:
             ;
           LOC_CFPUREGISTER:
             begin
               cg.a_loadfpu_reg_reg(current_asmdata.CurrAsmList,lnode.location.size,
                 lnode.location.size,lnode.location.register,location.register);
             end;
           LOC_REFERENCE,LOC_CREFERENCE:
             begin
               cg.a_loadfpu_ref_reg(current_asmdata.CurrAsmList,
                  lnode.location.size,lnode.location.size,
                  lnode.location.reference,location.register);
             end;
           LOC_MMREGISTER,LOC_CMMREGISTER:
             begin
               location:=lnode.location;
               hlcg.location_force_fpureg(current_asmdata.CurrAsmList,location,lnode.resultdef,false);
             end;
           else
             internalerror(309991);
         end;
       end;


     procedure tx86inlinenode.second_arctan_real;
       begin
         load_fpu_location(left);
         emit_none(A_FLD1,S_NO);
         emit_none(A_FPATAN,S_NO);
       end;


     procedure tx86inlinenode.second_abs_real;

       function needs_indirect:boolean; inline;
         begin
           result:=(tf_supports_packages in target_info.flags) and
                     (target_info.system in systems_indirect_var_imports);
         end;

       var
         href : treference;
         sym : tasmsymbol;
       begin
         if use_vectorfpu(resultdef) then
           begin
             secondpass(left);
             if left.location.loc<>LOC_MMREGISTER then
               hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,UseAVX);
             if UseAVX then
               begin
                 location_reset(location,LOC_MMREGISTER,def_cgsize(resultdef));
                 location.register:=cg.getmmregister(current_asmdata.CurrAsmList,def_cgsize(resultdef));
               end
             else
               location:=left.location;
             case tfloatdef(resultdef).floattype of
               s32real:
                 begin
                   sym:=current_asmdata.RefAsmSymbol(target_info.cprefix+'FPC_ABSMASK_SINGLE',AT_DATA,needs_indirect);
                   reference_reset_symbol(href,sym,0,4,[]);
                   current_module.add_extern_asmsym(sym);
                   tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList, href);
                   if UseAVX then
                     current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg_reg(
                       A_VANDPS,S_XMM,href,left.location.register,location.register))
                   else
                     current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_ANDPS,S_XMM,href,location.register));
                 end;
               s64real:
                 begin
                   sym:=current_asmdata.RefAsmSymbol(target_info.cprefix+'FPC_ABSMASK_DOUBLE',AT_DATA,needs_indirect);
                   reference_reset_symbol(href,sym,0,4,[]);
                   current_module.add_extern_asmsym(sym);
                   tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList, href);
                   if UseAVX then
                     current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg_reg(
                       A_VANDPD,S_XMM,href,left.location.register,location.register))
                   else
                     current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(A_ANDPD,S_XMM,href,location.register))
                 end;
               else
                 internalerror(200506081);
             end;
           end
         else
           begin
             load_fpu_location(left);
             emit_none(A_FABS,S_NO);
           end;
       end;


     procedure tx86inlinenode.second_round_real;
       begin
{$ifdef x86_64}
         if use_vectorfpu(left.resultdef) then
           begin
             secondpass(left);
             hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
             location_reset(location,LOC_REGISTER,OS_S64);
             location.register:=cg.getintregister(current_asmdata.CurrAsmList,OS_S64);
             if UseAVX then
               case left.location.size of
                 OS_F32:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_VCVTSS2SI,S_NO,left.location.register,location.register));
                 OS_F64:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_VCVTSD2SI,S_NO,left.location.register,location.register));
                 else
                   internalerror(2007031402);
               end
             else
               case left.location.size of
                 OS_F32:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_CVTSS2SI,S_NO,left.location.register,location.register));
                 OS_F64:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_CVTSD2SI,S_NO,left.location.register,location.register));
                 else
                   internalerror(2007031404);
               end;
           end
         else
{$endif x86_64}
          begin
            load_fpu_location(left);
            location_reset_ref(location,LOC_REFERENCE,OS_S64,0,[]);
            tg.GetTemp(current_asmdata.CurrAsmList,resultdef.size,resultdef.alignment,tt_normal,location.reference);
            emit_ref(A_FISTP,S_IQ,location.reference);
            tcgx86(cg).dec_fpu_stack;
            emit_none(A_FWAIT,S_NO);
           end;
       end;


     procedure tx86inlinenode.second_trunc_real;
       var
         oldcw,newcw : treference;
       begin
{$ifdef x86_64}
         if use_vectorfpu(left.resultdef) and
           not((left.location.loc=LOC_FPUREGISTER) and (current_settings.fputype>=fpu_sse3)) then
           begin
             secondpass(left);
             hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
             location_reset(location,LOC_REGISTER,OS_S64);
             location.register:=cg.getintregister(current_asmdata.CurrAsmList,OS_S64);
             if UseAVX then
               case left.location.size of
                 OS_F32:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_VCVTTSS2SI,S_NO,left.location.register,location.register));
                 OS_F64:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_VCVTTSD2SI,S_NO,left.location.register,location.register));
                 else
                   internalerror(2007031401);
               end
             else
               case left.location.size of
                 OS_F32:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_CVTTSS2SI,S_NO,left.location.register,location.register));
                 OS_F64:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_CVTTSD2SI,S_NO,left.location.register,location.register));
                 else
                   internalerror(2007031403);
               end;
           end
         else
{$endif x86_64}
          begin
            if (current_settings.fputype>=fpu_sse3) then
              begin
                load_fpu_location(left);
                location_reset_ref(location,LOC_REFERENCE,OS_S64,0,[]);
                tg.GetTemp(current_asmdata.CurrAsmList,resultdef.size,resultdef.alignment,tt_normal,location.reference);
                emit_ref(A_FISTTP,S_IQ,location.reference);
                tcgx86(cg).dec_fpu_stack;
              end
            else
              begin
                tg.GetTemp(current_asmdata.CurrAsmList,2,2,tt_normal,oldcw);
                tg.GetTemp(current_asmdata.CurrAsmList,2,2,tt_normal,newcw);
{$ifdef i8086}
                if current_settings.cputype<=cpu_286 then
                  begin
                    emit_ref(A_FSTCW,S_NO,newcw);
                    emit_ref(A_FSTCW,S_NO,oldcw);
                    emit_none(A_FWAIT,S_NO);
                  end
                else
{$endif i8086}
                  begin
                    emit_ref(A_FNSTCW,S_NO,newcw);
                    emit_ref(A_FNSTCW,S_NO,oldcw);
                  end;
                emit_const_ref(A_OR,S_W,$0f00,newcw);
                load_fpu_location(left);
                emit_ref(A_FLDCW,S_NO,newcw);
                location_reset_ref(location,LOC_REFERENCE,OS_S64,0,[]);
                tg.GetTemp(current_asmdata.CurrAsmList,resultdef.size,resultdef.alignment,tt_normal,location.reference);
                emit_ref(A_FISTP,S_IQ,location.reference);
                tcgx86(cg).dec_fpu_stack;
                emit_ref(A_FLDCW,S_NO,oldcw);
                emit_none(A_FWAIT,S_NO);
                tg.UnGetTemp(current_asmdata.CurrAsmList,oldcw);
                tg.UnGetTemp(current_asmdata.CurrAsmList,newcw);
              end;
           end;
       end;


     procedure tx86inlinenode.second_sqr_real;

       begin
         if use_vectorfpu(resultdef) then
           begin
             secondpass(left);
             location_reset(location,LOC_MMREGISTER,left.location.size);
             location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
             if UseAVX then
               begin
                 hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
                 cg.a_opmm_reg_reg_reg(current_asmdata.CurrAsmList,OP_MUL,left.location.size,left.location.register,left.location.register,location.register,mms_movescalar);
               end
             else
               begin
                 if left.location.loc in [LOC_CFPUREGISTER,LOC_FPUREGISTER] then
                   hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
                 cg.a_loadmm_loc_reg(current_asmdata.CurrAsmList,location.size,left.location,location.register,mms_movescalar);
                 cg.a_opmm_reg_reg(current_asmdata.CurrAsmList,OP_MUL,left.location.size,location.register,location.register,mms_movescalar);
               end;
           end
         else
           begin
             load_fpu_location(left);
             emit_reg_reg(A_FMUL,S_NO,NR_ST0,NR_ST0);
           end;
       end;


     procedure tx86inlinenode.second_sqrt_real;
       begin
         if use_vectorfpu(resultdef) then
           begin
             secondpass(left);
             hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
             location_reset(location,LOC_MMREGISTER,left.location.size);
             location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
             if UseAVX then
               case tfloatdef(resultdef).floattype of
                 s32real:
                   { we use S_NO instead of S_XMM here, regardless of the register size, as the size of the memory location is 32/64 bit }
                   { using left.location.register here as 2nd parameter is crucial to break dependency chains }
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VSQRTSS,S_NO,left.location.register,left.location.register,location.register));
                 s64real:
                   { we use S_NO instead of S_XMM here, regardless of the register size, as the size of the memory location is 32/64 bit }
                   { using left.location.register here as 2nd parameter is crucial to break dependency chains }
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VSQRTSD,S_NO,left.location.register,left.location.register,location.register));
                 else
                   internalerror(200510031);
               end
             else
               case tfloatdef(resultdef).floattype of
                 s32real:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_SQRTSS,S_NO,left.location.register,location.register));
                 s64real:
                   current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_SQRTSD,S_NO,left.location.register,location.register));
                 else
                   internalerror(2005100303);
               end;
           end
         else
           begin
             load_fpu_location(left);
             if left.location.loc=LOC_REFERENCE then
               tg.ungetiftemp(current_asmdata.CurrAsmList,left.location.reference);
             emit_none(A_FSQRT,S_NO);
           end;
       end;

     procedure tx86inlinenode.second_ln_real;
       begin
         load_fpu_location(left);
         emit_none(A_FLDLN2,S_NO);
         emit_none(A_FXCH,S_NO);
         emit_none(A_FYL2X,S_NO);
       end;

     procedure tx86inlinenode.second_cos_real;
       begin
{$ifdef i8086}
       { FCOS is 387+ }
       if current_settings.cputype < cpu_386 then
         begin
           inherited;
           exit;
         end;
{$endif i8086}
         load_fpu_location(left);
         emit_none(A_FCOS,S_NO);
       end;

     procedure tx86inlinenode.second_sin_real;
       begin
{$ifdef i8086}
       { FSIN is 387+ }
       if current_settings.cputype < cpu_386 then
         begin
           inherited;
           exit;
         end;
{$endif i8086}
         load_fpu_location(left);
         emit_none(A_FSIN,S_NO)
       end;

     procedure tx86inlinenode.second_prefetch;
       var
         ref : treference;
         r : tregister;
         checkpointer_used : boolean;
       begin
{$if defined(i386) or defined(i8086)}
         if current_settings.cputype>=cpu_Pentium3 then
{$endif i386 or i8086}
           begin
             { do not call Checkpointer for left node }
             checkpointer_used:=(cs_checkpointer in current_settings.localswitches);
             if checkpointer_used then
               node_change_local_switch(left,cs_checkpointer,false);
             secondpass(left);
             if checkpointer_used then
               node_change_local_switch(left,cs_checkpointer,false);
             case left.location.loc of
               LOC_CREFERENCE,
               LOC_REFERENCE:
                 begin
                   r:=cg.getintregister(current_asmdata.CurrAsmList,OS_ADDR);
                   cg.a_loadaddr_ref_reg(current_asmdata.CurrAsmList,left.location.reference,r);
                   reference_reset_base(ref,r,0,left.location.reference.temppos,left.location.reference.alignment,left.location.reference.volatility);
                   current_asmdata.CurrAsmList.concat(taicpu.op_ref(A_PREFETCHNTA,S_NO,ref));
                 end;
               else
                 { nothing to prefetch };
             end;
           end;
       end;


    procedure tx86inlinenode.second_abs_long;
      var
        hregister : tregister;
        opsize : tcgsize;
        hp : taicpu;
        hl: TAsmLabel;
      begin
{$if defined(i8086) or defined(i386)}
        if is_64bitint(resultdef) then
          inherited
        else if not(CPUX86_HAS_CMOV in cpu_capabilities[current_settings.cputype]) then
          begin
            opsize:=def_cgsize(left.resultdef);
            secondpass(left);
            hlcg.location_force_reg(current_asmdata.CurrAsmList,left.location,left.resultdef,left.resultdef,false);
            location:=left.location;
            location.register:=cg.getintregister(current_asmdata.CurrAsmList,opsize);
            cg.a_load_reg_reg(current_asmdata.CurrAsmList,opsize,opsize,left.location.register,location.register);
            cg.a_op_const_reg(current_asmdata.CurrAsmList,OP_SAR,opsize,tcgsize2size[opsize]*8-1,left.location.register);
            cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_XOR,opsize,left.location.register,location.register);
            cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_SUB,opsize,left.location.register,location.register);
            if cs_check_overflow in current_settings.localswitches then
              begin
                current_asmdata.getjumplabel(hl);
                cg.a_jmp_flags(current_asmdata.CurrAsmList,F_NO,hl);
                cg.a_call_name(current_asmdata.CurrAsmList,'FPC_OVERFLOW',false);
                cg.a_label(current_asmdata.CurrAsmList,hl);
              end;
          end
        else
{$endif i8086 or i386}
          begin
            opsize:=def_cgsize(left.resultdef);
            secondpass(left);
            hlcg.location_force_reg(current_asmdata.CurrAsmList,left.location,left.resultdef,left.resultdef,true);
            hregister:=cg.getintregister(current_asmdata.CurrAsmList,opsize);
            location:=left.location;
            location.register:=cg.getintregister(current_asmdata.CurrAsmList,opsize);
            cg.a_load_reg_reg(current_asmdata.CurrAsmList,opsize,opsize,left.location.register,hregister);
            cg.a_load_reg_reg(current_asmdata.CurrAsmList,opsize,opsize,left.location.register,location.register);

            cg.a_reg_alloc(current_asmdata.CurrAsmList, NR_DEFAULTFLAGS);
            emit_reg(A_NEG,tcgsize2opsize[opsize],hregister);
            if cs_check_overflow in current_settings.localswitches then
              begin
                current_asmdata.getjumplabel(hl);
                cg.a_jmp_flags(current_asmdata.CurrAsmList,F_NO,hl);
                cg.a_call_name(current_asmdata.CurrAsmList,'FPC_OVERFLOW',false);
                cg.a_label(current_asmdata.CurrAsmList,hl);
              end;
            hp:=taicpu.op_reg_reg(A_CMOVcc,tcgsize2opsize[opsize],hregister,location.register);
            hp.condition:=C_NS;
            cg.a_reg_dealloc(current_asmdata.CurrAsmList, NR_DEFAULTFLAGS);
            current_asmdata.CurrAsmList.concat(hp);
          end;
      end;

{*****************************************************************************
                     INCLUDE/EXCLUDE GENERIC HANDLING
*****************************************************************************}

      procedure tx86inlinenode.second_IncludeExclude;
        var
         hregister,
         hregister2: tregister;
         setbase   : aint;
         bitsperop,l : longint;
         cgop : topcg;
         asmop : tasmop;
         opdef : tdef;
         opsize,
         orgsize: tcgsize;
        begin
{$ifdef i8086}
          { BTS and BTR are 386+ }
          if current_settings.cputype < cpu_386 then
{$else i8086}
          { bts on memory locations is very slow, so even the default code is faster }
          if not(cs_opt_size in current_settings.optimizerswitches) and (tcallparanode(tcallparanode(left).right).left.expectloc<>LOC_CONSTANT) and
            (tcallparanode(left).left.expectloc=LOC_REFERENCE) then
{$endif i8086}
            begin
              inherited;
              exit;
            end;

          if is_smallset(tcallparanode(left).resultdef) then
            begin
              opdef:=tcallparanode(left).resultdef;
              opsize:=int_cgsize(opdef.size)
            end
          else
            begin
              opdef:=u32inttype;
              opsize:=OS_32;
            end;
          bitsperop:=(8*tcgsize2size[opsize]);
          secondpass(tcallparanode(left).left);
          secondpass(tcallparanode(tcallparanode(left).right).left);
          setbase:=tsetdef(tcallparanode(left).left.resultdef).setbase;
          if tcallparanode(tcallparanode(left).right).left.location.loc=LOC_CONSTANT then
            begin
              { calculate bit position }
              l:=1 shl ((tcallparanode(tcallparanode(left).right).left.location.value-setbase) mod bitsperop);

              { determine operator }
              if inlinenumber=in_include_x_y then
                cgop:=OP_OR
              else
                begin
                  cgop:=OP_AND;
                  l:=not(l);
                end;
              case tcallparanode(left).left.location.loc of
                LOC_REFERENCE :
                  begin
                    inc(tcallparanode(left).left.location.reference.offset,
                      ((tcallparanode(tcallparanode(left).right).left.location.value-setbase) div bitsperop)*tcgsize2size[opsize]);
                    cg.a_op_const_ref(current_asmdata.CurrAsmList,cgop,opsize,l,tcallparanode(left).left.location.reference);
                  end;
                LOC_CSUBSETREG,
                LOC_CREGISTER :
                  hlcg.a_op_const_loc(current_asmdata.CurrAsmList,cgop,tcallparanode(left).left.resultdef,l,tcallparanode(left).left.location);
                else
                  internalerror(200405022);
              end;
            end
          else
            begin
              orgsize:=opsize;
              if opsize in [OS_8,OS_S8] then
                begin
                  opdef:=u32inttype;
                  opsize:=OS_32;
                end;
              { determine asm operator }
              if inlinenumber=in_include_x_y then
                 asmop:=A_BTS
              else
                 asmop:=A_BTR;

              hlcg.location_force_reg(current_asmdata.CurrAsmList,tcallparanode(tcallparanode(left).right).left.location,tcallparanode(tcallparanode(left).right).left.resultdef,opdef,true);
              register_maybe_adjust_setbase(current_asmdata.CurrAsmList,tcallparanode(tcallparanode(left).right).left.resultdef,tcallparanode(tcallparanode(left).right).left.location,setbase);
              hregister:=tcallparanode(tcallparanode(left).right).left.location.register;
              if tcallparanode(left).left.location.loc=LOC_REFERENCE then
                emit_reg_ref(asmop,tcgsize2opsize[opsize],hregister,tcallparanode(left).left.location.reference)
              else
                begin
                  { second argument can't be an 8 bit register either }
                  hregister2:=tcallparanode(left).left.location.register;
                  if (orgsize in [OS_8,OS_S8]) then
                    hregister2:=cg.makeregsize(current_asmdata.CurrAsmList,hregister2,opsize);
                  emit_reg_reg(asmop,tcgsize2opsize[opsize],hregister,hregister2);
                end;
            end;
        end;


    procedure tx86inlinenode.second_popcnt;
      var
        opsize: tcgsize;
      begin
        secondpass(left);

        opsize:=tcgsize2unsigned[left.location.size];

        { no 8 Bit popcont }
        if opsize=OS_8 then
          opsize:=OS_16;

        if not(left.location.loc in [LOC_REGISTER,LOC_CREGISTER,LOC_REFERENCE,LOC_CREFERENCE]) or
           (left.location.size<>opsize) then
          hlcg.location_force_reg(current_asmdata.CurrAsmList,left.location,left.resultdef,cgsize_orddef(opsize),true);

        location_reset(location,LOC_REGISTER,opsize);
        location.register:=cg.getintregister(current_asmdata.CurrAsmList,opsize);
        if left.location.loc in [LOC_REGISTER,LOC_CREGISTER] then
          emit_reg_reg(A_POPCNT,TCGSize2OpSize[opsize],left.location.register,location.register)
        else
          emit_ref_reg(A_POPCNT,TCGSize2OpSize[opsize],left.location.reference,location.register);

        if resultdef.size=1 then
          begin
            location.size:=OS_8;
            location.register:=cg.makeregsize(current_asmdata.CurrAsmList,location.register,location.size);
          end;
      end;


    procedure tx86inlinenode.second_fma;
{$ifndef i8086}
      const
        op : array[false..true,false..true,s32real..s64real,0..3] of TAsmOp =
          (
           { positive product }
           (
            { positive third operand }
            ((A_VFMADD231SS,A_VFMADD231SS,A_VFMADD231SS,A_VFMADD213SS),
             (A_VFMADD231SD,A_VFMADD231SD,A_VFMADD231SD,A_VFMADD213SD)
            ),
            { negative third operand }
            ((A_VFMSUB231SS,A_VFMSUB231SS,A_VFMSUB231SS,A_VFMSUB213SS),
             (A_VFMSUB231SD,A_VFMSUB231SD,A_VFMSUB231SD,A_VFMSUB213SD)
            )
           ),
           { negative product }
           (
            { positive third operand }
            ((A_VFNMADD231SS,A_VFNMADD231SS,A_VFNMADD231SS,A_VFNMADD213SS),
             (A_VFNMADD231SD,A_VFNMADD231SD,A_VFNMADD231SD,A_VFNMADD213SD)
            ),
            { negative third operand }
            ((A_VFNMSUB231SS,A_VFNMSUB231SS,A_VFNMSUB231SS,A_VFNMSUB213SS),
             (A_VFNMSUB231SD,A_VFNMSUB231SD,A_VFNMSUB231SD,A_VFNMSUB213SD)
            )
           )
          );

      var
        paraarray : array[1..3] of tnode;
        memop,
        i : integer;
        negop3,
        negproduct,
        gotmem : boolean;
{$endif i8086}
      begin
{$ifndef i8086}
         if (fpu_capabilities[current_settings.fputype]*[FPUX86_HAS_FMA,FPUX86_HAS_FMA4])<>[] then
           begin
             negop3:=false;
             negproduct:=false;
             paraarray[1]:=tcallparanode(tcallparanode(tcallparanode(parameters).nextpara).nextpara).paravalue;
             paraarray[2]:=tcallparanode(tcallparanode(parameters).nextpara).paravalue;
             paraarray[3]:=tcallparanode(parameters).paravalue;

             { check if a neg. node can be removed
               this is possible because changing the sign of
               a floating point number does not affect its absolute
               value in any way
             }
             if paraarray[1].nodetype=unaryminusn then
               begin
                 paraarray[1]:=tunarynode(paraarray[1]).left;
                 { do not release the unused unary minus node, it is kept and release together with the other nodes,
                   only no code is generated for it }
                 negproduct:=not(negproduct);
               end;

             if paraarray[2].nodetype=unaryminusn then
               begin
                 paraarray[2]:=tunarynode(paraarray[2]).left;
                 { do not release the unused unary minus node, it is kept and release together with the other nodes,
                   only no code is generated for it }
                 negproduct:=not(negproduct);
               end;

             if paraarray[3].nodetype=unaryminusn then
               begin
                 paraarray[3]:=tunarynode(paraarray[3]).left;
                 { do not release the unused unary minus node, it is kept and release together with the other nodes,
                   only no code is generated for it }
                 negop3:=true;
               end;

              for i:=1 to 3 do
               secondpass(paraarray[i]);

             { only one memory operand is allowed }
             gotmem:=false;
             memop:=0;
             { in case parameters come on the FPU stack, we have to pop them in reverse order as we
               called secondpass }
             for i:=3 downto 1 do
               begin
                 if not(paraarray[i].location.loc in [LOC_MMREGISTER,LOC_CMMREGISTER]) then
                   begin
                     if (paraarray[i].location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) and not(gotmem) then
                       begin
                         memop:=i;
                         gotmem:=true;
                       end
                     else
                       hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,paraarray[i].location,paraarray[i].resultdef,true);
                   end;
               end;

             location_reset(location,LOC_MMREGISTER,paraarray[1].location.size);
             location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);

             if gotmem then
               begin
                 case memop of
                   1:
                     begin
                       hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[3].resultdef,resultdef,
                         paraarray[3].location.register,location.register,mms_movescalar);
                       emit_ref_reg_reg(op[negproduct,negop3,tfloatdef(resultdef).floattype,memop],S_NO,
                         paraarray[1].location.reference,paraarray[2].location.register,location.register);
                     end;
                   2:
                     begin
                       hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[3].resultdef,resultdef,
                         paraarray[3].location.register,location.register,mms_movescalar);
                       emit_ref_reg_reg(op[negproduct,negop3,tfloatdef(resultdef).floattype,memop],S_NO,
                         paraarray[2].location.reference,paraarray[1].location.register,location.register);
                     end;
                   3:
                     begin
                       hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[1].resultdef,resultdef,
                         paraarray[1].location.register,location.register,mms_movescalar);
                       emit_ref_reg_reg(op[negproduct,negop3,tfloatdef(resultdef).floattype,memop],S_NO,
                         paraarray[3].location.reference,paraarray[2].location.register,location.register);
                     end
                   else
                     internalerror(2014041301);
                 end;
               end
             else
               begin
                 { try to use the location which is already in a temp. mm register as destination,
                   so the compiler might be able to re-use the register }
                 if paraarray[1].location.loc=LOC_MMREGISTER then
                   begin
                     hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[1].resultdef,resultdef,
                       paraarray[1].location.register,location.register,mms_movescalar);
                     emit_reg_reg_reg(op[negproduct,negop3,tfloatdef(resultdef).floattype,3],S_NO,
                       paraarray[3].location.register,paraarray[2].location.register,location.register);
                   end
                 else if paraarray[2].location.loc=LOC_MMREGISTER then
                   begin
                     hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[2].resultdef,resultdef,
                       paraarray[2].location.register,location.register,mms_movescalar);
                     emit_reg_reg_reg(op[negproduct,negop3,tfloatdef(resultdef).floattype,3],S_NO,
                       paraarray[3].location.register,paraarray[1].location.register,location.register);
                   end
                 else
                   begin
                     hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[3].resultdef,resultdef,
                       paraarray[3].location.register,location.register,mms_movescalar);
                     emit_reg_reg_reg(op[negproduct,negop3,tfloatdef(resultdef).floattype,0],S_NO,
                       paraarray[1].location.register,paraarray[2].location.register,location.register);
                   end;
               end;
           end
         else
{$endif i8086}
           internalerror(2014032301);
      end;


    procedure tx86inlinenode.second_frac_real;
      var
        extrareg : TRegister;
      begin
        if use_vectorfpu(resultdef) then
          begin
            secondpass(left);
            hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
            location_reset(location,LOC_MMREGISTER,def_cgsize(resultdef));
            location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
            if UseAVX then
              case tfloatdef(left.resultdef).floattype of
                s32real:
                  begin
{$ifndef i8086}
                    if UseAVX512 and (FPUX86_HAS_AVX512DQ in fpu_capabilities[current_settings.fputype]) then
                      current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VREDUCESS,S_NO,3,left.location.register,left.location.register,location.register))
                    else
{$endif not i8086}
                      begin
                        { using left.location.register here as 3rd parameter is crucial to break dependency chains }
                        current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VROUNDSS,S_NO,3,left.location.register,left.location.register,location.register));
                        current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VSUBSS,S_NO,location.register,left.location.register,location.register));
                      end;
                  end;
                s64real:
                  begin
{$ifndef i8086}
                    if UseAVX512 and (FPUX86_HAS_AVX512DQ in fpu_capabilities[current_settings.fputype]) then
                      current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VREDUCESD,S_NO,3,left.location.register,left.location.register,location.register))
                    else
{$endif not i8086}
                      begin
                        { using left.location.register here as 3rd parameter is crucial to break dependency chains }
                        current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VROUNDSD,S_NO,3,left.location.register,left.location.register,location.register));
                        current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg_reg(A_VSUBSD,S_NO,location.register,left.location.register,location.register));
                      end;
                  end;
                else
                  internalerror(2017052102);
              end
            else
              begin
                extrareg:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
                cg.a_loadmm_loc_reg(current_asmdata.CurrAsmList,location.size,left.location,location.register,mms_movescalar);
                case tfloatdef(left.resultdef).floattype of
                  s32real:
                    begin
                      current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_ROUNDSS,S_NO,3,left.location.register,extrareg));
                      current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_SUBSS,S_NO,extrareg,location.register));
                    end;
                  s64real:
                    begin
                      current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_ROUNDSD,S_NO,3,left.location.register,extrareg));
                      current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_SUBSD,S_NO,extrareg,location.register));
                    end;
                  else
                    internalerror(2017052103);
                end;
              end;
            if tfloatdef(left.resultdef).floattype<>tfloatdef(resultdef).floattype then
              hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,left.resultdef,resultdef,location.register,location.register,mms_movescalar);
          end
        else
          internalerror(2017052101);
      end;


    procedure tx86inlinenode.second_int_real;
      begin
        if use_vectorfpu(resultdef) then
          begin
            secondpass(left);
            hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
            location_reset(location,LOC_MMREGISTER,left.location.size);
            location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
            if UseAVX then
              case tfloatdef(resultdef).floattype of
                s32real:
                  { using left.location.register here as 3rd parameter is crucial to break dependency chains }
                  current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VROUNDSS,S_NO,3,left.location.register,left.location.register,location.register));
                s64real:
                  { using left.location.register here as 3rd parameter is crucial to break dependency chains }
                  current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg_reg(A_VROUNDSD,S_NO,3,left.location.register,left.location.register,location.register));
                else
                  internalerror(2017052105);
              end
            else
              begin
                case tfloatdef(resultdef).floattype of
                  s32real:
                    current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_ROUNDSS,S_NO,3,left.location.register,location.register));
                  s64real:
                    current_asmdata.CurrAsmList.concat(taicpu.op_const_reg_reg(A_ROUNDSD,S_NO,3,left.location.register,location.register));
                  else
                    internalerror(2017052106);
                end;
              end;
          end
        else
          internalerror(2017052107);
      end;


    procedure tx86inlinenode.second_high;
      var
        donelab: tasmlabel;
        hregister : tregister;
        href : treference;
      begin
        secondpass(left);
        if not(is_dynamic_array(left.resultdef)) then
          Internalerror(2019122809);
        { length in dynamic arrays is at offset -sizeof(pint) }
        hlcg.location_force_reg(current_asmdata.CurrAsmList,left.location,left.resultdef,left.resultdef,false);
        current_asmdata.getjumplabel(donelab);
        { by subtracting 1 here, we get the -1 into the register we need if the dyn. array is nil and the carry
          flag is set in this case, so we can jump depending on it

          when loading the actual high value, we have to take care later of the decreased value

          do not use the cgs, as they might emit dec instead of a sub instruction, however with dec the trick
          we are using is not working as dec does not touch the carry flag }
        current_asmdata.CurrAsmList.concat(taicpu.op_const_reg(A_SUB,TCGSize2OpSize[def_cgsize(left.resultdef)],1,left.location.register));
        { volatility of the dyn. array refers to the volatility of the
          string pointer, not of the string data }
        cg.a_jmp_flags(current_asmdata.CurrAsmList,F_C,donelab);
        hlcg.reference_reset_base(href,left.resultdef,left.location.register,-ossinttype.size+1,ctempposinvalid,ossinttype.alignment,[]);
        { if the string pointer is nil, the length is 0 -> reuse the register
          that originally held the string pointer for the length, so that we
          can keep the original nil/0 as length in that case }
        hregister:=cg.makeregsize(current_asmdata.CurrAsmList,left.location.register,def_cgsize(resultdef));
        hlcg.a_load_ref_reg(current_asmdata.CurrAsmList,ossinttype,resultdef,href,hregister);

        cg.a_label(current_asmdata.CurrAsmList,donelab);
        location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
        location.register:=hregister;
      end;


    procedure tx86inlinenode.second_minmax;
{$ifndef i8086}
      const
        oparray : array[false..true,false..true,s32real..s64real] of TAsmOp =
          (
           (
            (A_MINSS,A_MINSD),
            (A_VMINSS,A_VMINSD)
           ),
           (
            (A_MAXSS,A_MAXSD),
            (A_VMAXSS,A_VMAXSD)
           )
          );

{$endif i8086}
      var
{$ifndef i8086}
        memop : integer;
        gotmem : boolean;
        op: TAsmOp;
{$endif i8086}
        i : integer;
        paraarray : array[1..2] of tnode;
        instr: TAiCpu;
        opsize: topsize;
        finalval: TCgInt;
        tmpreg: TRegister;
      begin
{$ifndef i8086}
         if
{$ifdef i386}
           ((current_settings.fputype>=fpu_sse) and is_single(resultdef)) or
           ((current_settings.fputype>=fpu_sse2) and is_double(resultdef))
{$else i386}
           is_single(resultdef) or is_double(resultdef)
{$endif i386}
           then
           begin
             paraarray[1]:=tcallparanode(tcallparanode(parameters).nextpara).paravalue;
             paraarray[2]:=tcallparanode(parameters).paravalue;

             for i:=low(paraarray) to high(paraarray) do
               secondpass(paraarray[i]);

             { only one memory operand is allowed }
             gotmem:=false;
             memop:=0;
             for i:=low(paraarray) to high(paraarray) do
               begin
                 if not(paraarray[i].location.loc in [LOC_MMREGISTER,LOC_CMMREGISTER]) then
                   begin
                     if (paraarray[i].location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) and not(gotmem) then
                       begin
                         memop:=i;
                         gotmem:=true;
                       end
                     else
                       hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,paraarray[i].location,paraarray[i].resultdef,true);
                   end;
               end;

             { due to min/max behaviour that it loads always the second operand (must be the else assignment) into destination if
               one of the operands is a NaN, we cannot swap operands to omit a mova operation in case fastmath is off }
             if not(cs_opt_fastmath in current_settings.optimizerswitches) and gotmem and (memop=1) then
               begin
                 hlcg.location_force_mmregscalar(current_asmdata.CurrAsmList,paraarray[1].location,paraarray[1].resultdef,true);
                 gotmem:=false;
               end;

             op:=oparray[inlinenumber in [in_max_single,in_max_double],UseAVX,tfloatdef(resultdef).floattype];

             location_reset(location,LOC_MMREGISTER,paraarray[1].location.size);
             location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);

             if gotmem then
               begin
                 if UseAVX then
                   case memop of
                     1:
                       emit_ref_reg_reg(op,S_NO,
                         paraarray[1].location.reference,paraarray[2].location.register,location.register);
                     2:
                       emit_ref_reg_reg(op,S_NO,
                         paraarray[2].location.reference,paraarray[1].location.register,location.register);
                     else
                       internalerror(2020120504);
                   end
                 else
                   case memop of
                     1:
                       begin
                         hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[2].resultdef,resultdef,
                           paraarray[2].location.register,location.register,mms_movescalar);
                         emit_ref_reg(op,S_NO,
                           paraarray[1].location.reference,location.register);
                       end;
                     2:
                       begin
                         hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[1].resultdef,resultdef,
                           paraarray[1].location.register,location.register,mms_movescalar);
                         emit_ref_reg(op,S_NO,
                           paraarray[2].location.reference,location.register);
                       end;
                     else
                       internalerror(2020120601);
                   end;
               end
             else
               begin
                 if UseAVX then
                   emit_reg_reg_reg(op,S_NO,
                     paraarray[2].location.register,paraarray[1].location.register,location.register)
                 else
                   begin
                     hlcg.a_loadmm_reg_reg(current_asmdata.CurrAsmList,paraarray[1].resultdef,resultdef,
                       paraarray[1].location.register,location.register,mms_movescalar);
                     emit_reg_reg(op,S_NO,
                       paraarray[2].location.register,location.register)
                   end;
               end;
           end
         else
{$endif i8086}
         if
{$ifndef x86_64}
           (CPUX86_HAS_CMOV in cpu_capabilities[current_settings.cputype]) and
{$endif x86_64}
           (
{$ifdef x86_64}
             is_64bitint(resultdef) or
{$endif x86_64}
             is_32bitint(resultdef)
           ) then
           begin
             { paraarray[1] is the right-hand side }
             paraarray[1]:=tcallparanode(tcallparanode(parameters).nextpara).paravalue;
             paraarray[2]:=tcallparanode(parameters).paravalue;

             for i:=low(paraarray) to high(paraarray) do
               secondpass(paraarray[i]);

             if paraarray[2].location.loc = LOC_CONSTANT then
               begin
                 { Swap the parameters so the constant is on the right }
                 paraarray[2]:=paraarray[1];
                 paraarray[1]:=tcallparanode(parameters).paravalue;
               end;

             if not(paraarray[1].location.loc in [LOC_CONSTANT,LOC_REFERENCE,LOC_CREFERENCE,LOC_REGISTER,LOC_CREGISTER]) then
               hlcg.location_force_reg(current_asmdata.CurrAsmList,paraarray[1].location,
                 paraarray[1].resultdef,paraarray[1].resultdef,true);

             if not(paraarray[2].location.loc in [LOC_REFERENCE,LOC_CREFERENCE,LOC_REGISTER,LOC_CREGISTER]) then
               hlcg.location_force_reg(current_asmdata.CurrAsmList,paraarray[2].location,
                 paraarray[2].resultdef,paraarray[2].resultdef,true);

             location_reset(location,LOC_REGISTER,paraarray[1].location.size);
             location.register:=cg.getintregister(current_asmdata.CurrAsmList,location.size);


             hlcg.a_load_loc_reg(current_asmdata.CurrAsmList,paraarray[1].resultdef,resultdef,paraarray[1].location,location.register);
             cg.a_reg_alloc(current_asmdata.CurrAsmList,NR_DEFAULTFLAGS);

{$ifdef x86_64}
             if is_64bitint(resultdef) then
               opsize := S_Q
             else
{$endif x86_64}
               opsize := S_L;

             { Try to use references as is, unless they would trigger internal
               error 200502052 }
             if (cs_create_pic in current_settings.moduleswitches) and
               (paraarray[1].location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) and
               Assigned(paraarray[1].location.reference.symbol) then
               hlcg.location_force_reg(current_asmdata.CurrAsmList,paraarray[1].location,
                 paraarray[1].resultdef,paraarray[1].resultdef,true);

             { Try to use references as is, unless they would trigger internal
               error 200502052 }
             if (cs_create_pic in current_settings.moduleswitches) and
               (paraarray[2].location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) and
               Assigned(paraarray[2].location.reference.symbol) then
               hlcg.location_force_reg(current_asmdata.CurrAsmList,paraarray[2].location,
                 paraarray[2].resultdef,paraarray[2].resultdef,true);

             case paraarray[1].location.loc of
               LOC_CONSTANT:
                 case paraarray[2].location.loc of
                   LOC_REFERENCE,LOC_CREFERENCE:
                     begin
{$ifdef x86_64}
                       { x86_64 only supports signed 32 bits constants directly }
                       if (opsize=S_Q) and
                           ((paraarray[1].location.value<low(longint)) or (paraarray[1].location.value>high(longint))) then
                         begin
                           tmpreg:=hlcg.getintregister(current_asmdata.CurrAsmList,resultdef);
                           hlcg.a_load_const_reg(current_asmdata.CurrAsmList,resultdef,paraarray[1].location.value,tmpreg);
                           emit_reg_ref(A_CMP,opsize,tmpreg,paraarray[2].location.reference);
                         end
                       else
{$endif x86_64}
                         emit_const_ref(A_CMP,opsize,paraarray[1].location.value,paraarray[2].location.reference);

                       emit_ref_reg(A_CMOVcc,opsize,paraarray[2].location.reference,location.register);
                       instr:=TAiCpu(current_asmdata.CurrAsmList.Last); { The instruction just inserted; we need to modify its condition below }
                     end;
                   LOC_REGISTER,LOC_CREGISTER:
                     begin
{$ifdef x86_64}
                       { x86_64 only supports signed 32 bits constants directly }
                       if (opsize=S_Q) and
                           ((paraarray[1].location.value<low(longint)) or (paraarray[1].location.value>high(longint))) then
                         begin
                           tmpreg:=hlcg.getintregister(current_asmdata.CurrAsmList,resultdef);
                           hlcg.a_load_const_reg(current_asmdata.CurrAsmList,resultdef,paraarray[1].location.value,tmpreg);
                           current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_CMP,opsize,
                             tmpreg,paraarray[2].location.register));
                         end
                       else
{$endif x86_64}
                         current_asmdata.CurrAsmList.concat(taicpu.op_const_reg(A_CMP,opsize,
                           paraarray[1].location.value,paraarray[2].location.register));

                       instr:=TAiCpu.op_reg_reg(A_CMOVcc,opsize,paraarray[2].location.register,location.register);
                       current_asmdata.CurrAsmList.concat(instr); { We need to modify the instruction's condition below }
                     end;
                   else
                     InternalError(2021121907);
                 end;

               LOC_REFERENCE,LOC_CREFERENCE:
                 case paraarray[2].location.loc of
                   LOC_REFERENCE,LOC_CREFERENCE:
                     begin
                       { The reference has already been stored at location.register, so use that }
                       emit_reg_ref(A_CMP,opsize,location.register,paraarray[2].location.reference);
                       emit_ref_reg(A_CMOVcc,opsize,paraarray[2].location.reference,location.register);
                       instr:=TAiCpu(current_asmdata.CurrAsmList.Last); { The instruction just inserted; we need to modify its condition below }
                     end;
                   LOC_REGISTER,LOC_CREGISTER:
                     begin
                       emit_ref_reg(A_CMP,opsize,paraarray[1].location.reference,paraarray[2].location.register);
                       instr:=TAiCpu.op_reg_reg(A_CMOVcc,opsize,paraarray[2].location.register,location.register);
                       current_asmdata.CurrAsmList.concat(instr); { We need to modify the instruction's condition below }
                     end;
                   else
                     InternalError(2021121906);
                 end;

               LOC_REGISTER,LOC_CREGISTER:
                 case paraarray[2].location.loc of
                   LOC_REFERENCE,LOC_CREFERENCE:
                     begin
                       emit_reg_ref(A_CMP,opsize,paraarray[1].location.register,paraarray[2].location.reference);

                       emit_ref_reg(A_CMOVcc,opsize,paraarray[2].location.reference,location.register);
                       instr:=TAiCpu(current_asmdata.CurrAsmList.Last); { The instruction just inserted; we need to modify its condition below }
                     end;
                   LOC_REGISTER,LOC_CREGISTER:
                     begin
                       current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_CMP,opsize,
                         paraarray[1].location.register,paraarray[2].location.register));

                       instr:=TAiCpu.op_reg_reg(A_CMOVcc,opsize,paraarray[2].location.register,location.register);
                       current_asmdata.CurrAsmList.concat(instr); { We need to modify the instruction's condition below }
                     end;
                   else
                     InternalError(2021121905);
                 end;

               else
                 InternalError(2021121904);
             end;

             case inlinenumber of
               in_min_longint,
               in_min_int64:
                 instr.condition := C_L;
               in_min_dword,
               in_min_qword:
                 instr.condition := C_B;
               in_max_longint,
               in_max_int64:
                 instr.condition := C_G;
               in_max_dword,
               in_max_qword:
                 instr.condition := C_A;
               else
                 Internalerror(2021121903);
             end;

             cg.a_reg_dealloc(current_asmdata.CurrAsmList,NR_DEFAULTFLAGS);
           end
         else
           internalerror(2020120503);
      end;


end.
