#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 18 13:53:15 2025
# Process ID: 24924
# Current directory: C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17648 C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.xpr
# Log file: C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/vivado.log
# Journal file: C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.547 ; gain = 238.770
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
WARNING: Simulation object /tb_Sampler/clk was not found in the design.
WARNING: Simulation object /tb_Sampler/reset was not found in the design.
WARNING: Simulation object /tb_Sampler/uut/ExpandS_/curr_state was not found in the design.
WARNING: Simulation object /tb_Sampler/sampler_in_ready was not found in the design.
WARNING: Simulation object /tb_Sampler/sampler_in was not found in the design.
WARNING: Simulation object /tb_Sampler/sampler_squeeze was not found in the design.
WARNING: Simulation object /tb_Sampler/next_element was not found in the design.
WARNING: Simulation object /tb_Sampler/z0 was not found in the design.
WARNING: Simulation object /tb_Sampler/z1 was not found in the design.
WARNING: Simulation object /tb_Sampler/waddr_z0 was not found in the design.
WARNING: Simulation object /tb_Sampler/waddr_z1 was not found in the design.
WARNING: Simulation object /tb_Sampler/wen_z was not found in the design.
WARNING: Simulation object /tb_Sampler/SAMPLER_WIDTH was not found in the design.
WARNING: Simulation object /tb_Sampler/uut/ExpandS_/j_plus_num was not found in the design.
WARNING: Simulation object /tb_Sampler/uut/ExpandS_/j was not found in the design.
WARNING: Simulation object /tb_Sampler/uut/ExpandS_/shake_cnt was not found in the design.
WARNING: Simulation object /tb_Sampler/uut/ExpandS_/element_choose was not found in the design.
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 435 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 535 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.766 ; gain = 23.551
update_compile_order -fileset sources_1
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1475 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                1905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1915 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                1925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                1935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                1945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                1955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                1965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                1975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                1985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                1995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2055 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2065 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2495 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2535 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                2585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                2595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                2635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                2645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                2665 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                2675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                2695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                2705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                2725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                2755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                2765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                2805 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                2845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                2885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                2905 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                3825 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                3835 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                3845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4305 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4385 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4565 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                4585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                4605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                4615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                4625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                4635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                4665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                4675 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                5595 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                5605 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                5615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6035 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6045 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6065 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6075 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
$finish called at time : 6125 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 117
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
=======
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1514.035 ; gain = 234.930
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
WARNING: [VRFC 10-3248] data object 'en_A' is already declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
WARNING: [VRFC 10-9364] second declaration of 'en_A' is ignored [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
<<<<<<< HEAD
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.766 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 435 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 535 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.406 ; gain = 5.641
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/clk}} {{/Sampler_tb/reset}} {{/Sampler_tb/mode}} {{/Sampler_tb/sampler_in_ready}} {{/Sampler_tb/sampler_in}} {{/Sampler_tb/sampler_squeeze}} {{/Sampler_tb/next_element}} {{/Sampler_tb/z0}} {{/Sampler_tb/z1}} {{/Sampler_tb/waddr_z0}} {{/Sampler_tb/waddr_z1}} {{/Sampler_tb/wen_z}} {{/Sampler_tb/A0}} {{/Sampler_tb/A1}} {{/Sampler_tb/waddr_A0}} {{/Sampler_tb/waddr_A1}} {{/Sampler_tb/wen_A}} {{/Sampler_tb/SAMPLER_WIDTH}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 435 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 535 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1475 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                1905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1915 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                1925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                1935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                1945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                1955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                1965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                1975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                1985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                1995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2055 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2065 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2495 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2535 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                2585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                2595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                2635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                2645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                2665 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                2675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                2695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                2705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                2725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                2755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                2765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                2805 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                2845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                2885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                2905 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                3825 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                3835 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                3845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4305 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4385 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4565 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                4585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                4605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                4615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                4625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                4635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                4665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                4675 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                5595 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                5605 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                5615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6035 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6045 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6065 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6075 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
$finish called at time : 6125 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 117
run 10 us
                6125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6205 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6275 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6315 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6335 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6345 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6375 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6405 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6445 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 852, waddr_z1= 853, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 867, waddr_z1= 868, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 874, waddr_z1= 875, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 876, waddr_z1= 877, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 878, waddr_z1= 879, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 882, waddr_z1= 883, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 884, waddr_z1= 885, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 886, waddr_z1= 887, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 892, waddr_z1= 893, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 894, waddr_z1= 895, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 896, waddr_z1= 897, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 901, waddr_z1= 902, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 903, waddr_z1= 904, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 905, waddr_z1= 906, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 907, waddr_z1= 908, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 909, waddr_z1= 910, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 911, waddr_z1= 912, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 918, waddr_z1= 919, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 920, waddr_z1= 921, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 922, waddr_z1= 923, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 924, waddr_z1= 925, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 925, waddr_z1= 926, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 927, waddr_z1= 928, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 931, waddr_z1= 932, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 933, waddr_z1= 934, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 935, waddr_z1= 936, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 937, waddr_z1= 938, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 939, waddr_z1= 940, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 943, waddr_z1= 944, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 945, waddr_z1= 946, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 947, waddr_z1= 948, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 949, waddr_z1= 950, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 951, waddr_z1= 952, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 971, waddr_z1= 972, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 987, waddr_z1= 988, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=1022, waddr_z1=1023, wen_z=1
                7365 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7375 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.402 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1530.402 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
$finish called at time : 6545 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 115
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.234 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 805 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1535.234 ; gain = 0.000
run 10 us
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4235 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6965 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7665 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10395 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 10925 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 115
run 10 us
               11095 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13825 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.648 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 805 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1536.648 ; gain = 0.000
run 10 us
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4235 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6965 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7665 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10395 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 10925 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 115
run 10 us
               11095 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13825 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 805 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.406 ; gain = 0.000
run 10 us
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4235 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6965 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7665 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10395 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 10925 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 115
run 10 us
               11095 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13825 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandA_/element_choose}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 805 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4235 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6965 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7665 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               10395 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 10925 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 115
run 10 us
               11095 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13825 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 805 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 815 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.406 ; gain = 0.000
run 10 us
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4235 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6965 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7665 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10395 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 10925 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 115
run 10 us
               11095 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13825 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 100 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1543.406 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
$finish called at time : 6545 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 121
run 10 us
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 852, waddr_z1= 853, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 867, waddr_z1= 868, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 896, waddr_z1= 897, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 911, waddr_z1= 912, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 924, waddr_z1= 925, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 971, waddr_z1= 972, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 987, waddr_z1= 988, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=1022, waddr_z1=1023, wen_z=1
                7785 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7795 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 100 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 3. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.406 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 100 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1545.348 ; gain = 1.941
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 851, waddr_z1= 852, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 866, waddr_z1= 867, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 895, waddr_z1= 896, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000000, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 910, waddr_z1= 911, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 923, waddr_z1= 924, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 970, waddr_z1= 971, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 988, waddr_z1= 989, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=1002, waddr_z1=1003, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=1023, waddr_z1= 768, wen_z=1
                7795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7855 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9275 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9875 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11285 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11995 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12705 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13305 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14005 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14715 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15425 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16135 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16735 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17585 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19285 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19885 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20585 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               21015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22005 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22715 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23315 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24015 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26145 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26745 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27595 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27875 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28585 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29895 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30595 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               31025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31305 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32015 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33325 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34025 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34735 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36755 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37455 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37885 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38595 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39305 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39905 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40605 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               41035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41315 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42025 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42735 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43335 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44035 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44745 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45455 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46165 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46765 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 47295 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 228
run 10 us
               47465 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48175 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48885 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49595 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50195 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1546.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1546.270 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 100 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1546.418 ; gain = 0.148
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 851, waddr_z1= 852, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 866, waddr_z1= 867, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 895, waddr_z1= 896, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000000, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 910, waddr_z1= 911, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 923, waddr_z1= 924, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 970, waddr_z1= 971, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 988, waddr_z1= 989, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=1002, waddr_z1=1003, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=1023, waddr_z1= 768, wen_z=1
                7795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7855 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9275 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9905 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10605 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11315 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12025 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12735 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13335 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14035 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14745 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15455 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16165 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16765 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17465 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17615 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17895 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18605 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19315 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19945 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20645 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               21075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21355 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22065 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22775 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23375 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24075 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24785 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25495 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26205 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26805 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27505 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28645 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29355 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29985 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30685 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               31115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31395 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32105 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32815 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33415 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34825 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35535 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36245 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36845 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37545 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37695 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37975 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38685 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39395 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40025 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               41155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42145 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42855 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43455 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46285 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46885 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 47415 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 228
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.402 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1553.402 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 851, waddr_z1= 852, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 866, waddr_z1= 867, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 895, waddr_z1= 896, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000000, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 910, waddr_z1= 911, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 923, waddr_z1= 924, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 970, waddr_z1= 971, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 988, waddr_z1= 989, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=1002, waddr_z1=1003, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=1023, waddr_z1= 768, wen_z=1
                7795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7855 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9275 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9905 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10605 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11315 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12025 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12735 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13335 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14035 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14745 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15455 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16165 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16765 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17465 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17615 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17895 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18605 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19315 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19945 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20645 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.402 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1553.402 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 852, waddr_z1= 853, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 867, waddr_z1= 868, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 896, waddr_z1= 897, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 911, waddr_z1= 912, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 924, waddr_z1= 925, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 971, waddr_z1= 972, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 987, waddr_z1= 988, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=1022, waddr_z1=1023, wen_z=1
                7785 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7795 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8205 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8485 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11245 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14075 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14675 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17505 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18105 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               21535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21955 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22235 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22245 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24995 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27825 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28425 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29125 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29835 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30545 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               31255 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31855 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32555 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33265 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33975 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34685 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35285 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35705 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35985 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35995 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38745 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               41575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42175 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42875 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43585 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45005 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45605 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46305 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47015 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49035 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49735 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49745 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               51155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52495 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55325 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55925 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56625 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57335 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58045 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58755 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59355 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60055 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60765 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               61475 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               61485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62185 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62785 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 62885 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 234
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
ERROR: [VRFC 10-2989] 'SAMPLE_OVER' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:79]
ERROR: [VRFC 10-2989] 'SAMPLE_OVER' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:88]
ERROR: [VRFC 10-8530] module 'ExpandA' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
ERROR: [VRFC 10-2989] 'SAMPLE_OVER' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:79]
ERROR: [VRFC 10-2989] 'SAMPLE_OVER' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:88]
ERROR: [VRFC 10-8530] module 'ExpandA' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.637 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1564.637 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 852, waddr_z1= 853, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 867, waddr_z1= 868, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 896, waddr_z1= 897, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 911, waddr_z1= 912, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 924, waddr_z1= 925, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 971, waddr_z1= 972, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 987, waddr_z1= 988, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=1022, waddr_z1=1023, wen_z=1
                7785 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7795 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8205 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8485 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11245 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14075 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14675 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17505 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18105 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               21535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21955 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22235 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22245 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24995 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27825 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28425 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29125 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29835 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30545 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               31255 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31855 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32555 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33265 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33975 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34685 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35285 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35705 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35985 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35995 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38745 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               41575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42175 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42875 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43585 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45005 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45605 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46305 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47015 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49035 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49735 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49745 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               51155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52495 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55325 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55925 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56625 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57335 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58045 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58755 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59355 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60055 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60765 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               61475 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               61485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62185 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62785 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 62885 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 234
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandS_/element_choose}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 852, waddr_z1= 853, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 867, waddr_z1= 868, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 896, waddr_z1= 897, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 911, waddr_z1= 912, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 924, waddr_z1= 925, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 971, waddr_z1= 972, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 987, waddr_z1= 988, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=1022, waddr_z1=1023, wen_z=1
                7785 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7795 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8205 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8485 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               10615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11245 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14075 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14675 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17505 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18105 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               20225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21955 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22235 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22245 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24995 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27825 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28425 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29125 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29835 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               30545 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31255 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31855 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32555 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33265 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33975 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34685 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35285 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35705 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35985 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35995 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38745 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               40155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42175 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42875 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43585 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45005 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45605 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46305 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47015 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49035 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49735 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49745 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               50165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52495 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55325 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55925 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56625 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57335 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58045 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58755 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59355 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               60055 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60765 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               61475 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               61485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62185 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62785 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 62885 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 234
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                1905 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                2475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
                2515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
                2525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
                2575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
                2585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                2605 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
                2615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                2645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
                2665 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
                2685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
                2705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                2725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
                2735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
                2755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
                2785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
                2795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
                2805 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
                2815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
                2835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
                2855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
                2865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
                2885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
                3675 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
                3695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
                4255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                4265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                4295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
                4315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
                4335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
                4355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
                4365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                4385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
                4415 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
                4425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                4435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
                4445 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
                4465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
                4475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
                4485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
                4495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
                4525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
                4535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
                4555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
                4565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
                4615 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
                4625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
                4645 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
                4655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
                4665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
                4675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
                5465 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
                5485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
                6015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
                6025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
                6035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
                6045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                6055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
                6065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
                6075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                6085 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
                6095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
                6105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
                6115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
                6125 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
                6135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
                6145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
                6155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
                6165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                6175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                6185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
                6195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
                6205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
                6215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                6225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
                6235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
                6245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
                6255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
                6265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
                6275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
                6285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
                6295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                6305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
                6315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
                6325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
                6335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
                6345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
                6355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
                6365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
                6375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
                6385 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
                6395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
                6405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
                6415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
                6425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
                6435 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
                6445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
                7255 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
                7275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
                7785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
                7795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
                7815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
                7825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
                7835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                7845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
                7855 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
                7865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                7875 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
                7885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
                7895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
                7905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
                7915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
                7925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
                7935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
                7945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
                7955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                7965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                7975 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
                7985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
                7995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
                8005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                8015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
                8025 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
                8035 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
                8045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
                8055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
                8065 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
                8075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
                8085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                8095 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
                8105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
                8115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
                8125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
                8135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
                8145 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
                8155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
                8165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
                8175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
                8185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
                8195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
                8205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
                8215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
                8225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
                8235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
                8245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
                8255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
                8265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
                8275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
                8285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
                8295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                8305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
                8315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
                8325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                8335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                8345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
                8355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
                8365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
                8375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
                8385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                8395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
                8405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
                8415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
                8425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
                8435 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
                8445 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
                8455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                8465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
                8475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
                8485 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
                8495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
                8505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
                8515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
                8525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                8535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
                8545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
                8555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
                8565 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
                8575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
                8585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
                8595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
                8605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                8615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
                8625 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
                8635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
                8645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                8655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
                8665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
                8675 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
                8685 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
                8695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
                8705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
                8715 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
                8725 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
                8735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
                8745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
                8755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
                8765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
                8775 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
                8785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
                8795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
                8805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
                8815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
                8825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
                8835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
                8845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
                8855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
                8865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                8875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
                8885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
                8895 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
                8905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
                8915 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
                8925 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
                8935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
                8945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
                8955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
                8965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
                8975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
                8985 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
                8995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
                9005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
                9015 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
                9025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
                9035 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
                9045 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
                9055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
                9065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
                9495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
                9505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
                9515 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
                9525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
                9535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
                9545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
                9555 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
                9565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
                9575 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
                9585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
                9595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
                9605 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
                9615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
                9625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                9635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
                9645 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
                9655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                9665 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
                9675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
                9685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
                9695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
                9705 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
                9715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
                9725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
                9735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
                9745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                9755 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                9765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
                9775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
                9785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
                9795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                9805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
                9815 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
                9825 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
                9835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
                9845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
                9855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
                9865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
                9875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                9885 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
                9895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
                9905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
                9915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
                9925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
                9935 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
                9945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
                9955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
                9965 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
                9975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
                9985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
                9995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               10005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               10015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               10025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               10035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               10045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               10055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               10065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               10075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               10085 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               10095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               10105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               10115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               10125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               10135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               10145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               10155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               10165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               10175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               10185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               10195 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               10205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               10215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               10225 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               10235 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               10245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               10255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               10265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               10275 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               10285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               10295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               10305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               10315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               10325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               10335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               10345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               10355 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               10365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               10375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               10385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               10395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               10405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               10415 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               10425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               10435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               10445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               10455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               10465 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               10475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               10485 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               10495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               10505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               10515 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               10525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               10535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               10545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               10555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               10565 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               10575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               10585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               10595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               10605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               10615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               10625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               10635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               10645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               10655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               10665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               10675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               10685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               10695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               10705 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               10715 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               10725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               10735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               10745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               10755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               10765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               10775 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               10785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               10795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               10805 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               10815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               10825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               10835 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               10845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               10855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               11285 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               11295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               11305 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               11315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               11325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               11335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               11345 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               11355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               11365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               11375 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               11385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               11395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               11405 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               11415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               11425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               11435 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               11445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               11455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               11465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               11475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               11485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               11495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               11505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               11515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               11525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               11535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               11545 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               11555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               11565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               11575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               11585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               11595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               11605 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               11615 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               11625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               11635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               11645 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               11655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               11665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               11675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               11685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               11695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               11705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               11715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               11725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               11735 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               11745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               11755 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               11765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               11775 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               11785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               11795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               11805 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               11815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               11825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               11835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               11845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               11855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               11865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               11875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               11885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               11895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               11905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               11915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               11925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               11935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               11945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               11955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               11965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               11975 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               11985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               11995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               12005 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               12015 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               12025 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               12035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               12045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               12055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               12065 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               12075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               12085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               12095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               12105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               12115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               12125 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               12135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               12145 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               12155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               12165 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               12175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               12185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               12195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               12205 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               12215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               12225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               12235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               12245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               12255 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               12265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               12275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               12285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               12295 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               12305 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               12315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               12325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               12335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               12345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               12355 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               12365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               12375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               12385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               12395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               12405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               12415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               12425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               12435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               12445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               12455 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               12465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               12475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               12485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               12495 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               12505 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               12515 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               12525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               12535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               12545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               12555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               12565 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               12575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               12585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               12595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               12605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               12615 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               12625 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               12635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               12645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               13075 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               13085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               13095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               13105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               13115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               13125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               13135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               13145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               13155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               13165 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               13175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               13185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               13195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               13205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               13215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               13225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               13235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               13245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               13255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               13265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               13275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               13285 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               13295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               13305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               13315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               13325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               13335 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               13345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               13355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               13365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               13375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               13385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               13395 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               13405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               13415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               13425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               13435 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               13445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               13455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               13465 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               13475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               13485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               13495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               13505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               13515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               13525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               13535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               13545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               13555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               13565 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               13575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               13585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               13595 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               13605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               13615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               13625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               13635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               13645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               13655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               13665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               13675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               13685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               13695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               13705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               13715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               13725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               13735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               13745 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               13755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               13765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               13775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               13785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               13795 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               13805 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               13815 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               13825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               13835 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               13845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               13855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               13865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               13875 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               13885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               13895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               13905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               13915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               13925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               13935 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               13945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               13955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               13965 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               13975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               13985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               13995 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               14005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               14015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               14025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               14035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               14045 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               14055 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               14065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               14075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               14085 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               14095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               14105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               14115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               14125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               14135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               14145 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               14155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               14165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               14175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               14185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               14195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               14205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               14215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               14225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               14235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               14245 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               14255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               14265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               14275 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               14285 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               14295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               14305 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               14315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               14325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               14335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               14345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               14355 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               14365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               14375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               14385 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               14395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               14405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               14415 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               14425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               14435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               14865 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               14875 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               14885 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               14895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               14905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               14915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               14925 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               14935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               14945 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               14955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               14965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               14975 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               14985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               14995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               15005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               15015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               15025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               15035 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               15045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               15055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               15065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               15075 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               15085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               15095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               15105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               15115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               15125 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               15135 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               15145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               15155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               15165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               15175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               15185 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               15195 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               15205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               15215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               15225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               15235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               15245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               15255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               15265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               15275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               15285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               15295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               15305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               15315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               15325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               15335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               15345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               15355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               15365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               15375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               15385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               15395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               15405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               15415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               15425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               15435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               15445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               15455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               15465 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               15475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               15485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               15495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               15505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               15515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               15525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               15535 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               15545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               15555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               15565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               15575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               15585 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               15595 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               15605 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               15615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               15625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               15635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               15645 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               15655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               15665 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               15675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               15685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               15695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               15705 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               15715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               15725 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               15735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               15745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               15755 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               15765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               15775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               15785 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               15795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               15805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               15815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               15825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               15835 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               15845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               15855 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               15865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               15875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               15885 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               15895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               15905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               15915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               15925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               15935 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               15945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               15955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               15965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               15975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               15985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               15995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               16005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               16015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               16025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               16035 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               16045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               16055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               16065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               16075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               16085 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               16095 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               16105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               16115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               16125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               16135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               16145 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               16155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               16165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               16175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               16185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               16195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               16205 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               16215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               16225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               16655 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               16665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               16675 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               16685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               16695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               16705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               16715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               16725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               16735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               16745 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               16755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               16765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               16775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               16785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               16795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               16805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               16815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               16825 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               16835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               16845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               16855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               16865 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               16875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               16885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               16895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               16905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               16915 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               16925 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               16935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               16945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               16955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               16965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               16975 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               16985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               16995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               17005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               17015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               17025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               17035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               17045 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               17055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               17065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               17075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               17085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               17095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               17105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               17115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               17125 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               17135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               17145 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               17155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               17165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               17175 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               17185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               17195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               17205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               17215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               17225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               17235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               17245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               17255 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               17265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               17275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               17285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               17295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               17305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               17315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               17325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               17335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               17345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               17355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               17365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               17375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               17385 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               17395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               17405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               17415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               17425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               17435 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               17445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               17455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               17465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               17475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               17485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               17495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               17505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               17515 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               17525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               17535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               17545 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               17555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               17565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               17575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               17585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               17595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               17605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               17615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               17625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               17635 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               17645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               17655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               17665 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               17675 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               17685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               17695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               17705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               17715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               17725 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               17735 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               17745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               17755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               17765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               17775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               17785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               17795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               17805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               17815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               17825 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               17835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               17845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               17855 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               17865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               17875 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               17885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               17895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               17905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               17915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               17925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               17935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               17945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               17955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               17965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               17975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               17985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               17995 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               18005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               18015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               18445 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               18455 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               18465 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               18475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               18485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               18495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               18505 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               18515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               18525 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               18535 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               18545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               18555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               18565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               18575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               18585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               18595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               18605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               18615 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               18625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               18635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               18645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               18655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               18665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               18675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               18685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               18695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               18705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               18715 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               18725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               18735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               18745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               18755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               18765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               18775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               18785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               18795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               18805 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               18815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               18825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               18835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               18845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               18855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               18865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               18875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               18885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               18895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               18905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               18915 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               18925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               18935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               18945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               18955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               18965 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               18975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               18985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               18995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               19005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               19015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               19025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               19035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               19045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               19055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               19065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               19075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               19085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               19095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               19105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               19115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               19125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               19135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               19145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               19155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               19165 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               19175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               19185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               19195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               19205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               19215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               19225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               19235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               19245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               19255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               19265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               19275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               19285 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               19295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               19305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               19315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               19325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               19335 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               19345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               19355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               19365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               19375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               19385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               19395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               19405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               19415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               19425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               19435 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               19445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               19455 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               19465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               19475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               19485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               19495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               19505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               19515 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               19525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               19535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               19545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               19555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               19565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               19575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               19585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               19595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               19605 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               19615 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               19625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               19635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               19645 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               19655 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               19665 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               19675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               19685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               19695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               19705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               19715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               19725 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               19735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               19745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               19755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               19765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               19775 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               19785 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               19795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               19805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               20235 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               20245 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               20255 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               20265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               20275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               20285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               20295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               20305 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               20315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               20325 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               20335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               20345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               20355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               20365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               20375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               20385 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               20395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               20405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               20415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               20425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               20435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               20445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               20455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               20465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               20475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               20485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               20495 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               20505 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               20515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               20525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               20535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               20545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               20555 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               20565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               20575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               20585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               20595 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               20605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               20615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               20625 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               20635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               20645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               20655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               20665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               20675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               20685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               20695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               20705 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               20715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               20725 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               20735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               20745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               20755 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               20765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               20775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               20785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               20795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               20805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               20815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               20825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               20835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               20845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               20855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               20865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               20875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               20885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               20895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               20905 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               20915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               20925 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               20935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               20945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               20955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               20965 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               20975 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               20985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               20995 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
run 10 us
               21005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               21015 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               21025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               21035 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               21045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               21055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               21065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               21075 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               21085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               21095 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               21105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               21115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               21125 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               21135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               21145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               21155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               21165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               21175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               21185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               21195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               21205 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               21215 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               21225 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               21235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               21245 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               21255 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               21265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               21275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               21285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               21295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               21305 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               21315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               21325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               21335 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               21345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               21355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               21365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               21375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               21385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               21395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               21405 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               21415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               21425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               21435 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               21445 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               21455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               21465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               21475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               21485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               21495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               21505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               21515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               21525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               21535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               21545 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               21555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               21565 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               21575 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               21585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               21595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               22025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               22035 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               22045 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               22055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               22065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               22075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               22085 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               22095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               22105 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               22115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               22125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               22135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               22145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               22155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               22165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               22175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               22185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               22195 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               22205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               22215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               22225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               22235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               22245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               22255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               22265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               22275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               22285 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               22295 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               22305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               22315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               22325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               22335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               22345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               22355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               22365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               22375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               22385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               22395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               22405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               22415 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               22425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               22435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               22445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               22455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               22465 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               22475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               22485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               22495 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               22505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               22515 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               22525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               22535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               22545 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               22555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               22565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               22575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               22585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               22595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               22605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               22615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               22625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               22635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               22645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               22655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               22665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               22675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               22685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               22695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               22705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               22715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               22725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               22735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               22745 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               22755 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               22765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               22775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               22785 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               22795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               22805 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               22815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               22825 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               22835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               22845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               22855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               22865 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               22875 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               22885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               22895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               22905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               22915 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               22925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               22935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               22945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               22955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               22965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               22975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               22985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               22995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               23005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               23015 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               23025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               23035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               23045 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               23055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               23065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               23075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               23085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               23095 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               23105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               23115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               23125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               23135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               23145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               23155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               23165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               23175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               23185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               23195 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               23205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               23215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               23225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               23235 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               23245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               23255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               23265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               23275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               23285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               23295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               23305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               23315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               23325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               23335 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               23345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               23355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               23365 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               23375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               23385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               23815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               23825 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               23835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               23845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               23855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               23865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               23875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               23885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               23895 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               23905 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               23915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               23925 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               23935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               23945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               23955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               23965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               23975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               23985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               23995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               24005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               24015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               24025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               24035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               24045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               24055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               24065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               24075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               24085 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               24095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               24105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               24115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               24125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               24135 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               24145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               24155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               24165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               24175 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               24185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               24195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               24205 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               24215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               24225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               24235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               24245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               24255 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               24265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               24275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               24285 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               24295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               24305 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               24315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               24325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               24335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               24345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               24355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               24365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               24375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               24385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               24395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               24405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               24415 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               24425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               24435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               24445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               24455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               24465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               24475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               24485 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               24495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               24505 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               24515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               24525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               24535 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               24545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               24555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               24565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               24575 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               24585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               24595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               24605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               24615 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               24625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               24635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               24645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               24655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               24665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               24675 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               24685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               24695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               24705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               24715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               24725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               24735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               24745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               24755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               24765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               24775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               24785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               24795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               24805 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               24815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               24825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               24835 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               24845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               24855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               24865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               24875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               24885 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               24895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               24905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               24915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               24925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               24935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               24945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               24955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               24965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               24975 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               24985 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               24995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               25005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               25015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               25025 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               25035 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               25045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               25055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               25065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               25075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               25085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               25095 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               25105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               25115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               25125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               25135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               25145 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               25155 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               25165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               25175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               25605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               25615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               25625 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               25635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               25645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               25655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               25665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               25675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               25685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               25695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               25705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               25715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               25725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               25735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               25745 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               25755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               25765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               25775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               25785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               25795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               25805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               25815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               25825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               25835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               25845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               25855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               25865 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               25875 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               25885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               25895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               25905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               25915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               25925 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               25935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               25945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               25955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               25965 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               25975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               25985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               25995 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               26005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               26015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               26025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               26035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               26045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               26055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               26065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               26075 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               26085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               26095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               26105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               26115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               26125 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               26135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               26145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               26155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               26165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               26175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               26185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               26195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               26205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               26215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               26225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               26235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               26245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               26255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               26265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               26275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               26285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               26295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               26305 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               26315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               26325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               26335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               26345 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               26355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               26365 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               26375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               26385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               26395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               26405 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               26415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               26425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               26435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               26445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               26455 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               26465 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               26475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               26485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               26495 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               26505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               26515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               26525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               26535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               26545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               26555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               26565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               26575 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               26585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               26595 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               26605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               26615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               26625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               26635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               26645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               26655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               26665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               26675 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               26685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               26695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               26705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               26715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               26725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               26735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               26745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               26755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               26765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               26775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               26785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               26795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               26805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               26815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               26825 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               26835 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               26845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               26855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               26865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               26875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               26885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               26895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               26905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               26915 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               26925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               26935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               26945 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               26955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               26965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               27395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               27405 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               27415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               27425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               27435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               27445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               27455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               27465 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               27475 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               27485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               27495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               27505 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               27515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               27525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               27535 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               27545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               27555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               27565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               27575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               27585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               27595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               27605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               27615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               27625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               27635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               27645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               27655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               27665 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               27675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               27685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               27695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               27705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               27715 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               27725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               27735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               27745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               27755 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               27765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               27775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               27785 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               27795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               27805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               27815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               27825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               27835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               27845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               27855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               27865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               27875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               27885 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               27895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               27905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               27915 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               27925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               27935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               27945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               27955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               27965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               27975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               27985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               27995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               28005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               28015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               28025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               28035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               28045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               28055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               28065 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               28075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               28085 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               28095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               28105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               28115 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               28125 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               28135 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               28145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               28155 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               28165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               28175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               28185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               28195 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               28205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               28215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               28225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               28235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               28245 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               28255 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               28265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               28275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               28285 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               28295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               28305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               28315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               28325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               28335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               28345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               28355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               28365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               28375 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               28385 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               28395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               28405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               28415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               28425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               28435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               28445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               28455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               28465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               28475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               28485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               28495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               28505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               28515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               28525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               28535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               28545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               28555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               28565 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               28575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               28585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               28595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               28605 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               28615 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               28625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               28635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               28645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               28655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               28665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               28675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               28685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               28695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               28705 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               28715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               28725 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               28735 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               28745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               28755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               29185 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               29195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               29205 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               29215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               29225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               29235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               29245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               29255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               29265 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               29275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               29285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               29295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               29305 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               29315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               29325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               29335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               29345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               29355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               29365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               29375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               29385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               29395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               29405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               29415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               29425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               29435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               29445 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               29455 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               29465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               29475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               29485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               29495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               29505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               29515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               29525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               29535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               29545 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               29555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               29565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               29575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               29585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               29595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               29605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               29615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               29625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               29635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               29645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               29655 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               29665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               29675 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               29685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               29695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               29705 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               29715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               29725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               29735 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               29745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               29755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               29765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               29775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               29785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               29795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               29805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               29815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               29825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               29835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               29845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               29855 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               29865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               29875 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               29885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               29895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               29905 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               29915 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               29925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               29935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               29945 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               29955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               29965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               29975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               29985 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               29995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               30005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               30015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               30025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               30035 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               30045 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               30055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               30065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               30075 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               30085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               30095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               30105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               30115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               30125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               30135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               30145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               30155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               30165 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               30175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               30185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               30195 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               30205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               30215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               30225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               30235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               30245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               30255 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               30265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               30275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               30285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               30295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               30305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               30315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               30325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               30335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               30345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               30355 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               30365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               30375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               30385 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               30395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               30405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               30415 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               30425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               30435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               30445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               30455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               30465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               30475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               30485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               30495 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               30505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               30515 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               30525 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               30535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               30545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               30975 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               30985 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               30995 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
run 10 us
               31005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               31015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               31025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               31035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               31045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               31055 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               31065 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               31075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               31085 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               31095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               31105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               31115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               31125 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               31135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               31145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               31155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               31165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               31175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               31185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               31195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               31205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               31215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               31225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               31235 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               31245 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               31255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               31265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               31275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               31285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               31295 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               31305 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               31315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               31325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               31335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               31345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               31355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               31365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               31375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               31385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               31395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               31405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               31415 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               31425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               31435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               31445 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               31455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               31465 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               31475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               31485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               31495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               31505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               31515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               31525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               31535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               31545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               31555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               31565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               31575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               31585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               31595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               31605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               31615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               31625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               31635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               31645 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               31655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               31665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               31675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               31685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               31695 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               31705 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               31715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               31725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               31735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               31745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               31755 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               31765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               31775 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               31785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               31795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               31805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               31815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               31825 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               31835 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               31845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               31855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               31865 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               31875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               31885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               31895 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               31905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               31915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               31925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               31935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               31945 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               31955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               31965 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               31975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               31985 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               31995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               32005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               32015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               32025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               32035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               32045 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               32055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               32065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               32075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               32085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               32095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               32105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               32115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               32125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               32135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               32145 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               32155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               32165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               32175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               32185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               32195 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               32205 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               32215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               32225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               32235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               32245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               32255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               32265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               32275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               32285 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               32295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               32305 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               32315 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               32325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               32335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               32765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               32775 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               32785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               32795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               32805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               32815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               32825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               32835 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               32845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               32855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               32865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               32875 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               32885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               32895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               32905 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               32915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               32925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               32935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               32945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               32955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               32965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               32975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               32985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               32995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               33005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               33015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               33025 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               33035 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               33045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               33055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               33065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               33075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               33085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               33095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               33105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               33115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               33125 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               33135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               33145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               33155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               33165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               33175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               33185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               33195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               33205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               33215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               33225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               33235 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               33245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               33255 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               33265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               33275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               33285 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               33295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               33305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               33315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               33325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               33335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               33345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               33355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               33365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               33375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               33385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               33395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               33405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               33415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               33425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               33435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               33445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               33455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               33465 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               33475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               33485 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               33495 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               33505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               33515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               33525 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               33535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               33545 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               33555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               33565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               33575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               33585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               33595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               33605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               33615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               33625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               33635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               33645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               33655 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               33665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               33675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               33685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               33695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               33705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               33715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               33725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               33735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               33745 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               33755 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               33765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               33775 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               33785 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               33795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               33805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               33815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               33825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               33835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               33845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               33855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               33865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               33875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               33885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               33895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               33905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               33915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               33925 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               33935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               33945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               33955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               33965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               33975 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               33985 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               33995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               34005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               34015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               34025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               34035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               34045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               34055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               34065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               34075 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               34085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               34095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               34105 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               34115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               34125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               34555 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               34565 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               34575 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               34585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               34595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               34605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               34615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               34625 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               34635 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               34645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               34655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               34665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               34675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               34685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               34695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               34705 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               34715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               34725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               34735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               34745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               34755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               34765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               34775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               34785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               34795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               34805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               34815 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               34825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               34835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               34845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               34855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               34865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               34875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               34885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               34895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               34905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               34915 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               34925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               34935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               34945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               34955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               34965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               34975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               34985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               34995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               35005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               35015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               35025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               35035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               35045 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               35055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               35065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               35075 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               35085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               35095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               35105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               35115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               35125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               35135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               35145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               35155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               35165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               35175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               35185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               35195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               35205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               35215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               35225 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               35235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               35245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               35255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               35265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               35275 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               35285 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               35295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               35305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               35315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               35325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               35335 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               35345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               35355 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               35365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               35375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               35385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               35395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               35405 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               35415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               35425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               35435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               35445 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               35455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               35465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               35475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               35485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               35495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               35505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               35515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               35525 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               35535 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               35545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               35555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               35565 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               35575 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               35585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               35595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               35605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               35615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               35625 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               35635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               35645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               35655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               35665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               35675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               35685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               35695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               35705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               35715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               35725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               35735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               35745 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               35755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               35765 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               35775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               35785 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               35795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               35805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               35815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               35825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               35835 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               35845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               35855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               35865 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               35875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               35885 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               35895 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               35905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               35915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               36345 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               36355 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               36365 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               36375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               36385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               36395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               36405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               36415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               36425 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               36435 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               36445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               36455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               36465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               36475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               36485 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               36495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               36505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               36515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               36525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               36535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               36545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               36555 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               36565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               36575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               36585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               36595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               36605 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               36615 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               36625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               36635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               36645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               36655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               36665 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               36675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               36685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               36695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               36705 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               36715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               36725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               36735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               36745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               36755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               36765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               36775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               36785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               36795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               36805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               36815 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               36825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               36835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               36845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               36855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               36865 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               36875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               36885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               36895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               36905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               36915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               36925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               36935 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               36945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               36955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               36965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               36975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               36985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               36995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               37005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               37015 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               37025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               37035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               37045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               37055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               37065 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               37075 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               37085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               37095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               37105 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               37115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               37125 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               37135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               37145 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               37155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               37165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               37175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               37185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               37195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               37205 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               37215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               37225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               37235 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               37245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               37255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               37265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               37275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               37285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               37295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               37305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               37315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               37325 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               37335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               37345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               37355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               37365 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               37375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               37385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               37395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               37405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               37415 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               37425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               37435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               37445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               37455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               37465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               37475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               37485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               37495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               37505 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               37515 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               37525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               37535 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               37545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               37555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               37565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               37575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               37585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               37595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               37605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               37615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               37625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               37635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               37645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               37655 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               37665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               37675 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               37685 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               37695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               37705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               38135 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               38145 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               38155 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               38165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               38175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               38185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               38195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               38205 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               38215 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               38225 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               38235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               38245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               38255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               38265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               38275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               38285 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               38295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               38305 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               38315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               38325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               38335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               38345 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               38355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               38365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               38375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               38385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               38395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               38405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               38415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               38425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               38435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               38445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               38455 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               38465 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               38475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               38485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               38495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               38505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               38515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               38525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               38535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               38545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               38555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               38565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               38575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               38585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               38595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               38605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               38615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               38625 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               38635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               38645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               38655 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               38665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               38675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               38685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               38695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               38705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               38715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               38725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               38735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               38745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               38755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               38765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               38775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               38785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               38795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               38805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               38815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               38825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               38835 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               38845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               38855 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               38865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               38875 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               38885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               38895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               38905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               38915 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               38925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               38935 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               38945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               38955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               38965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               38975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               38985 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               38995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               39005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               39015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               39025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               39035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               39045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               39055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               39065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               39075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               39085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               39095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               39105 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               39115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               39125 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               39135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               39145 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               39155 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               39165 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               39175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               39185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               39195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               39205 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               39215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               39225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               39235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               39245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               39255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               39265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               39275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               39285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               39295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               39305 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               39315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               39325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               39335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               39345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               39355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               39365 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               39375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               39385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               39395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               39405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               39415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               39425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               39435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               39445 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               39455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               39465 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               39475 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               39485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               39495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               39925 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               39935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               39945 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               39955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               39965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               39975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               39985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               39995 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               40005 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               40015 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               40025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               40035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               40045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               40055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               40065 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               40075 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               40085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               40095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               40105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               40115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               40125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               40135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               40145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               40155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               40165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               40175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               40185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               40195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               40205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               40215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               40225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               40235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               40245 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               40255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               40265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               40275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               40285 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               40295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               40305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               40315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               40325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               40335 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               40345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               40355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               40365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               40375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               40385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               40395 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               40405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               40415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               40425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               40435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               40445 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               40455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               40465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               40475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               40485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               40495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               40505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               40515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               40525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               40535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               40545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               40555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               40565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               40575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               40585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               40595 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               40605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               40615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               40625 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               40635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               40645 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               40655 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               40665 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               40675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               40685 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               40695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               40705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               40715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               40725 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               40735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               40745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               40755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               40765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               40775 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               40785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               40795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               40805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               40815 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               40825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               40835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               40845 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               40855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               40865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               40875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               40885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               40895 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               40905 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               40915 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               40925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               40935 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               40945 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               40955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               40965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               40975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               40985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               40995 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
run 10 us
               41005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               41015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               41025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               41035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               41045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               41055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               41065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               41075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               41085 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               41095 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               41105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               41115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               41125 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               41135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               41145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               41155 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               41165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               41175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               41185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               41195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               41205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               41215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               41225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               41235 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               41245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               41255 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               41265 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               41275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               41285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               41715 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               41725 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               41735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               41745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               41755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               41765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               41775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               41785 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               41795 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               41805 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               41815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               41825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               41835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               41845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               41855 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               41865 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               41875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               41885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               41895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               41905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               41915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               41925 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               41935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               41945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               41955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               41965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               41975 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               41985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               41995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               42005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               42015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               42025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               42035 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               42045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               42055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               42065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               42075 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               42085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               42095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               42105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               42115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               42125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               42135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               42145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               42155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               42165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               42175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               42185 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               42195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               42205 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               42215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               42225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               42235 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               42245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               42255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               42265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               42275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               42285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               42295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               42305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               42315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               42325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               42335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               42345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               42355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               42365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               42375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               42385 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               42395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               42405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               42415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               42425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               42435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               42445 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               42455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               42465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               42475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               42485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               42495 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               42505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               42515 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               42525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               42535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               42545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               42555 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               42565 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               42575 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               42585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               42595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               42605 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               42615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               42625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               42635 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               42645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               42655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               42665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               42675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               42685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               42695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               42705 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               42715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               42725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               42735 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               42745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               42755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               42765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               42775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               42785 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               42795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               42805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               42815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               42825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               42835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               42845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               42855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               42865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               42875 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               42885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               42895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               42905 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               42915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               42925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               42935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               42945 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               42955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               42965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               42975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               42985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               42995 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               43005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               43015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               43025 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               43035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               43045 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               43055 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               43065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               43075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               43505 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               43515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               43525 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               43535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               43545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               43555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               43565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               43575 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               43585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               43595 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               43605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               43615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               43625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               43635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               43645 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               43655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               43665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               43675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               43685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               43695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               43705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               43715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               43725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               43735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               43745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               43755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               43765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               43775 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               43785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               43795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               43805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               43815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               43825 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               43835 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               43845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               43855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               43865 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               43875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               43885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               43895 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               43905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               43915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               43925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               43935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               43945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               43955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               43965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               43975 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               43985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               43995 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               44005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               44015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               44025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               44035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               44045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               44055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               44065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               44075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               44085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               44095 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               44105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               44115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               44125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               44135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               44145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               44155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               44165 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               44175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               44185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               44195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               44205 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               44215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               44225 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               44235 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               44245 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               44255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               44265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               44275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               44285 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               44295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               44305 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               44315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               44325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               44335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               44345 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               44355 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               44365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               44375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               44385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               44395 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               44405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               44415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               44425 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               44435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               44445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               44455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               44465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               44475 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               44485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               44495 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               44505 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               44515 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               44525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               44535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               44545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               44555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               44565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               44575 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               44585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               44595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               44605 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               44615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               44625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               44635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               44645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               44655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               44665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               44675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               44685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               44695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               44705 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               44715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               44725 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               44735 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               44745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               44755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               44765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               44775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               44785 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               44795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               44805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               44815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               44825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               44835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               44845 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               44855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               44865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               45295 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               45305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               45315 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               45325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               45335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               45345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               45355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               45365 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               45375 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               45385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               45395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               45405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               45415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               45425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               45435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               45445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               45455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               45465 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               45475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               45485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               45495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               45505 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               45515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               45525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               45535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               45545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               45555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               45565 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               45575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               45585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               45595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               45605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               45615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               45625 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               45635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               45645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               45655 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               45665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               45675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               45685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               45695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               45705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               45715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               45725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               45735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               45745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               45755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               45765 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               45775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               45785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               45795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               45805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               45815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               45825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               45835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               45845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               45855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               45865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               45875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               45885 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               45895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               45905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               45915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               45925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               45935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               45945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               45955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               45965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               45975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               45985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               45995 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               46005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               46015 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               46025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               46035 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               46045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               46055 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               46065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               46075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               46085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               46095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               46105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               46115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               46125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               46135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               46145 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               46155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               46165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               46175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               46185 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               46195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               46205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               46215 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               46225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               46235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               46245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               46255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               46265 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               46275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               46285 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               46295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               46305 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               46315 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               46325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               46335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               46345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               46355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               46365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               46375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               46385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               46395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               46405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               46415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               46425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               46435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               46445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               46455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               46465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               46475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               46485 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               46495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               46505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               46515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               46525 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               46535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               46545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               46555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               46565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               46575 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               46585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               46595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               46605 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               46615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               46625 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               46635 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               46645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               46655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               47085 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               47095 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               47105 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               47115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               47125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               47135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               47145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               47155 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               47165 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               47175 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               47185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               47195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               47205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               47215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               47225 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               47235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               47245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               47255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               47265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               47275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               47285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               47295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               47305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               47315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               47325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               47335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               47345 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               47355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               47365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               47375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               47385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               47395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               47405 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               47415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               47425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               47435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               47445 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               47455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               47465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               47475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               47485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               47495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               47505 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               47515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               47525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               47535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               47545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               47555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               47565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               47575 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               47585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               47595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               47605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               47615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               47625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               47635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               47645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               47655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               47665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               47675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               47685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               47695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               47705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               47715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               47725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               47735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               47745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               47755 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               47765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               47775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               47785 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               47795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               47805 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               47815 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               47825 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               47835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               47845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               47855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               47865 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               47875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               47885 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               47895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               47905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               47915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               47925 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               47935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               47945 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               47955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               47965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               47975 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               47985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               47995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               48005 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               48015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               48025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               48035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               48045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               48055 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               48065 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               48075 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               48085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               48095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               48105 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               48115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               48125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               48135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               48145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               48155 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               48165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               48175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               48185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               48195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               48205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               48215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               48225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               48235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               48245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               48255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               48265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               48275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               48285 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               48295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               48305 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               48315 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               48325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               48335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               48345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               48355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               48365 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               48375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               48385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               48395 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               48405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               48415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               48425 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               48435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               48445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               48875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               48885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               48895 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               48905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               48915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               48925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               48935 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               48945 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               48955 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               48965 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               48975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               48985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               48995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               49005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               49015 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               49025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               49035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               49045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               49055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               49065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               49075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               49085 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               49095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               49105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               49115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               49125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               49135 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               49145 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               49155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               49165 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               49175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               49185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               49195 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               49205 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               49215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               49225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               49235 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               49245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               49255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               49265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               49275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               49285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               49295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               49305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               49315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               49325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               49335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               49345 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               49355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               49365 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               49375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               49385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               49395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               49405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               49415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               49425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               49435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               49445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               49455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               49465 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               49475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               49485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               49495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               49505 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               49515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               49525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               49535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               49545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               49555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               49565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               49575 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               49585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               49595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               49605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               49615 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               49625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               49635 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               49645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               49655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               49665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               49675 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               49685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               49695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               49705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               49715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               49725 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               49735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               49745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               49755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               49765 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               49775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               49785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               49795 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               49805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               49815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               49825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               49835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               49845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               49855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               49865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               49875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               49885 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               49895 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               49905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               49915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               49925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               49935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               49945 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               49955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               49965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               49975 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               49985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               49995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               50005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               50015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               50025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               50035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               50045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               50055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               50065 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               50075 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               50085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               50095 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               50105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               50115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               50125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               50135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               50145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               50155 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               50165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               50175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               50185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               50195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               50205 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               50215 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               50225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               50235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               50665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               50675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               50685 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               50695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               50705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               50715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               50725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               50735 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               50745 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               50755 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               50765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               50775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               50785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               50795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               50805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               50815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               50825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               50835 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               50845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               50855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               50865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               50875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               50885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               50895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               50905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               50915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               50925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               50935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               50945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               50955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               50965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               50975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               50985 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               50995 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
run 10 us
               51005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               51015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               51025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               51035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               51045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               51055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               51065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               51075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               51085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               51095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               51105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               51115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               51125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               51135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               51145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               51155 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               51165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               51175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               51185 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               51195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               51205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               51215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               51225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               51235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               51245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               51255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               51265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               51275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               51285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               51295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               51305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               51315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               51325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               51335 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               51345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               51355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               51365 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               51375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               51385 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               51395 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               51405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               51415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               51425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               51435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               51445 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               51455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               51465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               51475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               51485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               51495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               51505 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               51515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               51525 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               51535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               51545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               51555 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               51565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               51575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               51585 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               51595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               51605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               51615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               51625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               51635 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               51645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               51655 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               51665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               51675 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               51685 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               51695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               51705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               51715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               51725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               51735 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               51745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               51755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               51765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               51775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               51785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               51795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               51805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               51815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               51825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               51835 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               51845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               51855 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               51865 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               51875 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               51885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               51895 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               51905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               51915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               51925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               51935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               51945 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               51955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               51965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               51975 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               51985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               51995 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               52005 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               52015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               52025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               52455 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               52465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               52475 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               52485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               52495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               52505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               52515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               52525 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               52535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               52545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               52555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               52565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               52575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               52585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               52595 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               52605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               52615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               52625 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               52635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               52645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               52655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               52665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               52675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               52685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               52695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               52705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               52715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               52725 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               52735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               52745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               52755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               52765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               52775 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               52785 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               52795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               52805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               52815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               52825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               52835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               52845 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               52855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               52865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               52875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               52885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               52895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               52905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               52915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               52925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               52935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               52945 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               52955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               52965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               52975 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               52985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               52995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               53005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               53015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               53025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               53035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               53045 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               53055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               53065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               53075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               53085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               53095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               53105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               53115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               53125 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               53135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               53145 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               53155 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               53165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               53175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               53185 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               53195 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               53205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               53215 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               53225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               53235 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               53245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               53255 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               53265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               53275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               53285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               53295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               53305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               53315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               53325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               53335 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               53345 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               53355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               53365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               53375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               53385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               53395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               53405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               53415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               53425 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               53435 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               53445 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               53455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               53465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               53475 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               53485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               53495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               53505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               53515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               53525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               53535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               53545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               53555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               53565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               53575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               53585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               53595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               53605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               53615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               53625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               53635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               53645 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               53655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               53665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               53675 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               53685 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               53695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               53705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               53715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               53725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               53735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               53745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               53755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               53765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               53775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               53785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               53795 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               53805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               53815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               54245 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               54255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               54265 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               54275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               54285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               54295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               54305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               54315 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               54325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               54335 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               54345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               54355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               54365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               54375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               54385 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               54395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               54405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               54415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               54425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               54435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               54445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               54455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               54465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               54475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               54485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               54495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               54505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               54515 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               54525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               54535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               54545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               54555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               54565 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               54575 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               54585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               54595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               54605 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               54615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               54625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               54635 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               54645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               54655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               54665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               54675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               54685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               54695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               54705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               54715 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               54725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               54735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               54745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               54755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               54765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               54775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               54785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               54795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               54805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               54815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               54825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               54835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               54845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               54855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               54865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               54875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               54885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               54895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               54905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               54915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               54925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               54935 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               54945 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               54955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               54965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               54975 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               54985 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               54995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               55005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               55015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               55025 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               55035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               55045 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               55055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               55065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               55075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               55085 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               55095 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               55105 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               55115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               55125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               55135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               55145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               55155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               55165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               55175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               55185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               55195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               55205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               55215 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               55225 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               55235 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               55245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               55255 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               55265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               55275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               55285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               55295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               55305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               55315 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               55325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               55335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               55345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               55355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               55365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               55375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               55385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               55395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               55405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               55415 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               55425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               55435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               55445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               55455 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               55465 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               55475 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               55485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               55495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               55505 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               55515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               55525 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               55535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               55545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               55555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               55565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               55575 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               55585 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               55595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               55605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               56035 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               56045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               56055 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               56065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               56075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               56085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               56095 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               56105 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               56115 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               56125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               56135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               56145 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               56155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               56165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               56175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               56185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               56195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               56205 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               56215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               56225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               56235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               56245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               56255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               56265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               56275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               56285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               56295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               56305 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               56315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               56325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               56335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               56345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               56355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               56365 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               56375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               56385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               56395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               56405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               56415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               56425 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               56435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               56445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               56455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               56465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               56475 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               56485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               56495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               56505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               56515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               56525 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               56535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               56545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               56555 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               56565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               56575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               56585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               56595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               56605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               56615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               56625 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               56635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               56645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               56655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               56665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               56675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               56685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               56695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               56705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               56715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               56725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               56735 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               56745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               56755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               56765 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               56775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               56785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               56795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               56805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               56815 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               56825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               56835 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               56845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               56855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               56865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               56875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               56885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               56895 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               56905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               56915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               56925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               56935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               56945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               56955 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               56965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               56975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               56985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               56995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               57005 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               57015 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               57025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               57035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               57045 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               57055 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               57065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               57075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               57085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               57095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               57105 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               57115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               57125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               57135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               57145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               57155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               57165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               57175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               57185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               57195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               57205 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               57215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               57225 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               57235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               57245 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               57255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               57265 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               57275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               57285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               57295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               57305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               57315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               57325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               57335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               57345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               57355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               57365 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               57375 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               57385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               57395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               57825 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               57835 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               57845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               57855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               57865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               57875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               57885 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               57895 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               57905 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               57915 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               57925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               57935 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               57945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               57955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               57965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               57975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               57985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               57995 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               58005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               58015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               58025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               58035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               58045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               58055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               58065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               58075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               58085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               58095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               58105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               58115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               58125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               58135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               58145 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               58155 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               58165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               58175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               58185 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               58195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               58205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               58215 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               58225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               58235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               58245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               58255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               58265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               58275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               58285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               58295 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               58305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               58315 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               58325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               58335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               58345 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               58355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               58365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               58375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               58385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               58395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               58405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               58415 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               58425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               58435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               58445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               58455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               58465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               58475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               58485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               58495 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               58505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               58515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               58525 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               58535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               58545 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               58555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               58565 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               58575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               58585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               58595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               58605 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               58615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               58625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               58635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               58645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               58655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               58665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               58675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               58685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               58695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               58705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               58715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               58725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               58735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               58745 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               58755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               58765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               58775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               58785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               58795 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               58805 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               58815 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               58825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               58835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               58845 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               58855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               58865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               58875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               58885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               58895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               58905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               58915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               58925 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               58935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               58945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               58955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               58965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               58975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               58985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               58995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               59005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               59015 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               59025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               59035 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               59045 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               59055 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               59065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               59075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               59085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               59095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               59105 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               59115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               59125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               59135 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               59145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               59155 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               59165 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               59175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               59185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               59615 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               59625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               59635 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               59645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               59655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               59665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               59675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               59685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               59695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               59705 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               59715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               59725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               59735 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               59745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               59755 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               59765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               59775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               59785 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               59795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               59805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               59815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               59825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               59835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               59845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               59855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               59865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               59875 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               59885 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               59895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               59905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               59915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               59925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               59935 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               59945 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               59955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               59965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               59975 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               59985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               59995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               60005 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               60015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               60025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               60035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               60045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               60055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               60065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               60075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               60085 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               60095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               60105 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               60115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               60125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               60135 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               60145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               60155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               60165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               60175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               60185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               60195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               60205 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               60215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               60225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               60235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               60245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               60255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               60265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               60275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               60285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               60295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               60305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               60315 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               60325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               60335 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               60345 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               60355 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               60365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               60375 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               60385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               60395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               60405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               60415 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               60425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               60435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               60445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               60455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               60465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               60475 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               60485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               60495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               60505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               60515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               60525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               60535 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               60545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               60555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               60565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               60575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               60585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               60595 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               60605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               60615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               60625 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               60635 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               60645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               60655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               60665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               60675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               60685 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               60695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               60705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               60715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               60725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               60735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               60745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               60755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               60765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               60775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               60785 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               60795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               60805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               60815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               60825 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               60835 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               60845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               60855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               60865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               60875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               60885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               60895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               60905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               60915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               60925 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               60935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               60945 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               60955 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               60965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               60975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               61395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               61405 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               61415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               61425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               61435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               61445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               61455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               61465 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               61475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               61485 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               61495 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               61505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               61515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               61525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               61535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               61545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               61555 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               61565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               61575 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               61585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               61595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               61605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               61615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               61625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               61635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               61645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               61655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               61665 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               61675 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               61685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               61695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               61705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               61715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               61725 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               61735 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               61745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               61755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               61765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               61775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               61785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               61795 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               61805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               61815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               61825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               61835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               61845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               61855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               61865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               61875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               61885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               61895 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               61905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               61915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               61925 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               61935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               61945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               61955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               61965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               61975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               61985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               61995 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               62005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               62015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               62025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               62035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               62045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               62055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               62065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               62075 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               62085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               62095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               62105 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               62115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               62125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               62135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               62145 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               62155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               62165 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               62175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               62185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               62195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               62205 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               62215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               62225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               62235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               62245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               62255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               62265 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               62275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               62285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               62295 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               62305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               62315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               62325 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               62335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               62345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               62355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               62365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               62375 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               62385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               62395 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               62405 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               62415 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               62425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               62435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               62445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               62455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               62465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               62475 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               62485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               62495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               62505 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               62515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               62525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               62535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               62545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               62555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               62565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               62575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               62585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               62595 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               62605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               62615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               62625 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               62635 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               62645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               62655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               62665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               62675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               62685 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               62695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               62705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               62715 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               62725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               62735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               62745 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               62755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               62765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               63185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               63195 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               63205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               63215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               63225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               63235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               63245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               63255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               63265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               63275 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               63285 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               63295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               63305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               63315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               63325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               63335 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               63345 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               63355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               63365 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               63375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               63385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               63395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               63405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               63415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               63425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               63435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               63445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               63455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               63465 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               63475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               63485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               63495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               63505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               63515 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               63525 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               63535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               63545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               63555 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               63565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               63575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               63585 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               63595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               63605 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               63615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               63625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               63635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               63645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               63655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               63665 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               63675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               63685 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               63695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               63705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               63715 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               63725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               63735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               63745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               63755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               63765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               63775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               63785 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               63795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               63805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               63815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               63825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               63835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               63845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               63855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               63865 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               63875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               63885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               63895 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               63905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               63915 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               63925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               63935 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               63945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               63955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               63965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               63975 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               63985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               63995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               64005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               64015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               64025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               64035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               64045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               64055 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               64065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               64075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               64085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               64095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               64105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               64115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               64125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               64135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               64145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               64155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               64165 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               64175 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               64185 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               64195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               64205 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               64215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               64225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               64235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               64245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               64255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               64265 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               64275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               64285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               64295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               64305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               64315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               64325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               64335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               64345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               64355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               64365 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               64375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               64385 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               64395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               64405 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               64415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               64425 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               64435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               64445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               64455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               64465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               64475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               64485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               64495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               64505 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               64515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               64525 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               64535 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               64545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               64555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               64975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               64985 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               64995 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               65005 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               65015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               65025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               65035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               65045 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               65055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               65065 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               65075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               65085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               65095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               65105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               65115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               65125 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               65135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               65145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               65155 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               65165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               65175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               65185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               65195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               65205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               65215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               65225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               65235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               65245 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               65255 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               65265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               65275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               65285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               65295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               65305 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               65315 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               65325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               65335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               65345 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               65355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               65365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               65375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               65385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               65395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               65405 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               65415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               65425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               65435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               65445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               65455 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               65465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               65475 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               65485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               65495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               65505 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               65515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               65525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               65535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               65545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               65555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               65565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               65575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               65585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               65595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               65605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               65615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               65625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               65635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               65645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               65655 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               65665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               65675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               65685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               65695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               65705 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               65715 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               65725 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               65735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               65745 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               65755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               65765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               65775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               65785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               65795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               65805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               65815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               65825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               65835 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               65845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               65855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               65865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               65875 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               65885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               65895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               65905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               65915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               65925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               65935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               65945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               65955 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               65965 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               65975 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               65985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               65995 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               66005 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               66015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               66025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               66035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               66045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               66055 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               66065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               66075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               66085 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               66095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               66105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               66115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               66125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               66135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               66145 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               66155 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               66165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               66175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               66185 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               66195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               66205 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               66215 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               66225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               66235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               66245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               66255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               66265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               66275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               66285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               66295 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               66305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               66315 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               66325 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               66335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               66345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               66765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               66775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               66785 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               66795 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               66805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               66815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               66825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               66835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               66845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               66855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               66865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               66875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               66885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               66895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               66905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               66915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               66925 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               66935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               66945 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               66955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               66965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               66975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               66985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               66995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               67005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               67015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               67025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               67035 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               67045 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               67055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               67065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               67075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               67085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               67095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               67105 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               67115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               67125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               67135 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               67145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               67155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               67165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               67175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               67185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               67195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               67205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               67215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               67225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               67235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               67245 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               67255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               67265 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               67275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               67285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               67295 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               67305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               67315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               67325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               67335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               67345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               67355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               67365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               67375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               67385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               67395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               67405 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               67415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               67425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               67435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               67445 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               67455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               67465 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               67475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               67485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               67495 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               67505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               67515 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               67525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               67535 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               67545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               67555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               67565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               67575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               67585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               67595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               67605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               67615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               67625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               67635 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               67645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               67655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               67665 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               67675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               67685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               67695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               67705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               67715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               67725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               67735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               67745 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               67755 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               67765 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               67775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               67785 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               67795 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               67805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               67815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               67825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               67835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               67845 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               67855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               67865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               67875 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               67885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               67895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               67905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               67915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               67925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               67935 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               67945 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               67955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               67965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               67975 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               67985 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               67995 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               68005 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               68015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               68025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               68035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               68045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               68055 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               68065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               68075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               68085 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               68095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               68105 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               68115 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               68125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               68135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               68555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               68565 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               68575 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               68585 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               68595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               68605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               68615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               68625 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               68635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               68645 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               68655 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               68665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               68675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               68685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               68695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               68705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               68715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               68725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               68735 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               68745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               68755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               68765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               68775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               68785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               68795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               68805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               68815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               68825 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               68835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               68845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               68855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               68865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               68875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               68885 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               68895 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               68905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               68915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               68925 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               68935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               68945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               68955 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               68965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               68975 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               68985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               68995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               69005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               69015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               69025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               69035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               69045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               69055 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               69065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               69075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               69085 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               69095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               69105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               69115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               69125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               69135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               69145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               69155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               69165 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               69175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               69185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               69195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               69205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               69215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               69225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               69235 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               69245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               69255 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               69265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               69275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               69285 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               69295 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               69305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               69315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               69325 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               69335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               69345 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               69355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               69365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               69375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               69385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               69395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               69405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               69415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               69425 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               69435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               69445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               69455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               69465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               69475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               69485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               69495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               69505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               69515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               69525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               69535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               69545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               69555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               69565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               69575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               69585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               69595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               69605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               69615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               69625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               69635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               69645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               69655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               69665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               69675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               69685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               69695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               69705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               69715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               69725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               69735 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               69745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               69755 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               69765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               69775 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               69785 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               69795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               69805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               69815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               69825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               69835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               69845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               69855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               69865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               69875 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               69885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               69895 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               69905 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               69915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               69925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               70345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               70355 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               70365 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               70375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               70385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               70395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               70405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               70415 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               70425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               70435 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               70445 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               70455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               70465 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               70475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               70485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               70495 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               70505 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               70515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               70525 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               70535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               70545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               70555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               70565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               70575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               70585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               70595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               70605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               70615 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               70625 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               70635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               70645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               70655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               70665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               70675 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               70685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               70695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               70705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               70715 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               70725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               70735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               70745 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               70755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               70765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               70775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               70785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               70795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               70805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               70815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               70825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               70835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               70845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               70855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               70865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               70875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               70885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               70895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               70905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               70915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               70925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               70935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               70945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               70955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               70965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               70975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               70985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               70995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
run 10 us
               71005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               71015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               71025 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               71035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               71045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               71055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               71065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               71075 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               71085 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               71095 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               71105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               71115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               71125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               71135 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               71145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               71155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               71165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               71175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               71185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               71195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               71205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               71215 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               71225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               71235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               71245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               71255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               71265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               71275 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               71285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               71295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               71305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               71315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               71325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               71335 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               71345 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               71355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               71365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               71375 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               71385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               71395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               71405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               71415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               71425 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               71435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               71445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               71455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               71465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               71475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               71485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               71495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               71505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               71515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               71525 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               71535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               71545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               71555 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               71565 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               71575 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               71585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               71595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               71605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               71615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               71625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               71635 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               71645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               71655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               71665 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               71675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               71685 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               71695 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               71705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               71715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               72135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               72145 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               72155 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               72165 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               72175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               72185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               72195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               72205 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               72215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               72225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               72235 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               72245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               72255 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               72265 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               72275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               72285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               72295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               72305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               72315 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               72325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               72335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               72345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               72355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               72365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               72375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               72385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               72395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               72405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               72415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               72425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               72435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               72445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               72455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               72465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               72475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               72485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               72495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               72505 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               72515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               72525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               72535 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               72545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               72555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               72565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               72575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               72585 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               72595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               72605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               72615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               72625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               72635 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               72645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               72655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               72665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               72675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               72685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               72695 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               72705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               72715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               72725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               72735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               72745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               72755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               72765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               72775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               72785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               72795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               72805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               72815 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               72825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               72835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               72845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               72855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               72865 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               72875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               72885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               72895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               72905 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               72915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               72925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               72935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               72945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               72955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               72965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               72975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               72985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               72995 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               73005 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               73015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               73025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               73035 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               73045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               73055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               73065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               73075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               73085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               73095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               73105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               73115 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               73125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               73135 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               73145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               73155 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               73165 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               73175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               73185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               73195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               73205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               73215 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               73225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               73235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               73245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               73255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               73265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               73275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               73285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               73295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               73305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               73315 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               73325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               73335 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               73345 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               73355 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               73365 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               73375 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               73385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               73395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               73405 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               73415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               73425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               73435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               73445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               73455 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               73465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               73475 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               73485 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               73495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               73505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               73925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               73935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               73945 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               73955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               73965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               73975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               73985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               73995 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               74005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               74015 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               74025 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               74035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               74045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               74055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               74065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               74075 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               74085 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               74095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               74105 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               74115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               74125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               74135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               74145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               74155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               74165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               74175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               74185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               74195 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               74205 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               74215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               74225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               74235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               74245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               74255 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               74265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               74275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               74285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               74295 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               74305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               74315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               74325 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               74335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               74345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               74355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               74365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               74375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               74385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               74395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               74405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               74415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               74425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               74435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               74445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               74455 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               74465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               74475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               74485 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               74495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               74505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               74515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               74525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               74535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               74545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               74555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               74565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               74575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               74585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               74595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               74605 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               74615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               74625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               74635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               74645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               74655 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               74665 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               74675 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               74685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               74695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               74705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               74715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               74725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               74735 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               74745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               74755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               74765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               74775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               74785 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               74795 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               74805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               74815 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               74825 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               74835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               74845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               74855 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               74865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               74875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               74885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               74895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               74905 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               74915 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               74925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               74935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               74945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               74955 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               74965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               74975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               74985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               74995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               75005 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               75015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               75025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               75035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               75045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               75055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               75065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               75075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               75085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               75095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               75105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               75115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               75125 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               75135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               75145 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               75155 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               75165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               75175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               75185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               75195 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               75205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               75215 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               75225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               75235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               75245 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               75255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               75265 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               75275 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               75285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               75295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               75715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               75725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               75735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               75745 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               75755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               75765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               75775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               75785 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               75795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               75805 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               75815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               75825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               75835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               75845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               75855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               75865 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               75875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               75885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               75895 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               75905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               75915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               75925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               75935 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               75945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               75955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               75965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               75975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               75985 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               75995 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               76005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               76015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               76025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               76035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               76045 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               76055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               76065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               76075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               76085 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               76095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               76105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               76115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               76125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               76135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               76145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               76155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               76165 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               76175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               76185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               76195 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               76205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               76215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               76225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               76235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               76245 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               76255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               76265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               76275 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               76285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               76295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               76305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               76315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               76325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               76335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               76345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               76355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               76365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               76375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               76385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               76395 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               76405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               76415 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               76425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               76435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               76445 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               76455 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               76465 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               76475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               76485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               76495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               76505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               76515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               76525 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               76535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               76545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               76555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               76565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               76575 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               76585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               76595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               76605 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               76615 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               76625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               76635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               76645 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               76655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               76665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               76675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               76685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               76695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               76705 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               76715 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               76725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               76735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               76745 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               76755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               76765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               76775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               76785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               76795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               76805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               76815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               76825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               76835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               76845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               76855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               76865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               76875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               76885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               76895 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               76905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               76915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               76925 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               76935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               76945 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               76955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               76965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               76975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               76985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               76995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               77005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               77015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               77025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               77035 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               77045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               77055 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               77065 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               77075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               77085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               77505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               77515 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               77525 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               77535 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               77545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               77555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               77565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               77575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               77585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               77595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               77605 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               77615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               77625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               77635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               77645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               77655 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               77665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               77675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               77685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               77695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               77705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               77715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               77725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               77735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               77745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               77755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               77765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               77775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               77785 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               77795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               77805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               77815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               77825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               77835 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               77845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               77855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               77865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               77875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               77885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               77895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               77905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               77915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               77925 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               77935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               77945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               77955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               77965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               77975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               77985 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               77995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               78005 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               78015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               78025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               78035 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               78045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               78055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               78065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               78075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               78085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               78095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               78105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               78115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               78125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               78135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               78145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               78155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               78165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               78175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               78185 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               78195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               78205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               78215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               78225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               78235 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               78245 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               78255 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               78265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               78275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               78285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               78295 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               78305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               78315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               78325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               78335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               78345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               78355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               78365 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               78375 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               78385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               78395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               78405 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               78415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               78425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               78435 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               78445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               78455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               78465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               78475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               78485 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               78495 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               78505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               78515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               78525 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               78535 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               78545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               78555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               78565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               78575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               78585 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               78595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               78605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               78615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               78625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               78635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               78645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               78655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               78665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               78675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               78685 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               78695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               78705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               78715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               78725 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               78735 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               78745 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               78755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               78765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               78775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               78785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               78795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               78805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               78815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               78825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               78835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               78845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               78855 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               78865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               78875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               79295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               79305 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               79315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               79325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               79335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               79345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               79355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               79365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               79375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               79385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               79395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               79405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               79415 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               79425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               79435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               79445 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               79455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               79465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               79475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               79485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               79495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               79505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               79515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               79525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               79535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               79545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               79555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               79565 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               79575 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               79585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               79595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               79605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               79615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               79625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               79635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               79645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               79655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               79665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               79675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               79685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               79695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               79705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               79715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               79725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               79735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               79745 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               79755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               79765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               79775 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               79785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               79795 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               79805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               79815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               79825 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               79835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               79845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               79855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               79865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               79875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               79885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               79895 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               79905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               79915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               79925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               79935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               79945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               79955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               79965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               79975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               79985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               79995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               80005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               80015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               80025 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               80035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               80045 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               80055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               80065 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               80075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               80085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               80095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               80105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               80115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               80125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               80135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               80145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               80155 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               80165 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               80175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               80185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               80195 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               80205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               80215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               80225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               80235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               80245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               80255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               80265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               80275 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               80285 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               80295 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               80305 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               80315 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               80325 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               80335 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               80345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               80355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               80365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               80375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               80385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               80395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               80405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               80415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               80425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               80435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               80445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               80455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               80465 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               80475 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               80485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               80495 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               80505 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               80515 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               80525 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               80535 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               80545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               80555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               80565 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               80575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               80585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               80595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               80605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               80615 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               80625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               80635 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               80645 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               80655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               80665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               81085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               81095 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               81105 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               81115 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               81125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               81135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               81145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               81155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               81165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               81175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               81185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               81195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               81205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               81215 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               81225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               81235 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               81245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               81255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               81265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               81275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               81285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               81295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               81305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               81315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               81325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               81335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               81345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               81355 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               81365 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               81375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               81385 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               81395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               81405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               81415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               81425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               81435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               81445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               81455 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               81465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               81475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               81485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               81495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               81505 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               81515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               81525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               81535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               81545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               81555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               81565 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               81575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               81585 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               81595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               81605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               81615 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               81625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               81635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               81645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               81655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               81665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               81675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               81685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               81695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               81705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               81715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               81725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               81735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               81745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               81755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               81765 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               81775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               81785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               81795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               81805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               81815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               81825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               81835 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               81845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               81855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               81865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               81875 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               81885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               81895 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               81905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               81915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               81925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               81935 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               81945 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               81955 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               81965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               81975 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               81985 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               81995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               82005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               82015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               82025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               82035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               82045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               82055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               82065 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               82075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               82085 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               82095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               82105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               82115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               82125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               82135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               82145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               82155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               82165 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               82175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               82185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               82195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               82205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               82215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               82225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               82235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               82245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               82255 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               82265 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               82275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               82285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               82295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               82305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               82315 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               82325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               82335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               82345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               82355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               82365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               82375 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               82385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               82395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               82405 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               82415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               82425 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               82435 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               82445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               82455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               82875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               82885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               82895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               82905 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               82915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               82925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               82935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               82945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               82955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               82965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               82975 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               82985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               82995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               83005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               83015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               83025 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               83035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               83045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               83055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               83065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               83075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               83085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               83095 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               83105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               83115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               83125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               83135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               83145 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               83155 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               83165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               83175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               83185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               83195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               83205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               83215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               83225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               83235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               83245 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               83255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               83265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               83275 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               83285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               83295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               83305 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               83315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               83325 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               83335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               83345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               83355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               83365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               83375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               83385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               83395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               83405 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               83415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               83425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               83435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               83445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               83455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               83465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               83475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               83485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               83495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               83505 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               83515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               83525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               83535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               83545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               83555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               83565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               83575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               83585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               83595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               83605 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               83615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               83625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               83635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               83645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               83655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               83665 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               83675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               83685 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               83695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               83705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               83715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               83725 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               83735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               83745 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               83755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               83765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               83775 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               83785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               83795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               83805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               83815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               83825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               83835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               83845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               83855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               83865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               83875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               83885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               83895 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               83905 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               83915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               83925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               83935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               83945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               83955 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               83965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               83975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               83985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               83995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               84005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               84015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               84025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               84035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               84045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               84055 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               84065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               84075 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               84085 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               84095 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               84105 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               84115 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               84125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               84135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               84145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               84155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               84165 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               84175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               84185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               84195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               84205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               84215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               84225 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               84235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               84245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               84665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               84675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               84685 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               84695 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               84705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               84715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               84725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               84735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               84745 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               84755 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               84765 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               84775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               84785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               84795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               84805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               84815 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               84825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               84835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               84845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               84855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               84865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               84875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               84885 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               84895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               84905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               84915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               84925 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               84935 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               84945 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               84955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               84965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               84975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               84985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               84995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               85005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               85015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               85025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               85035 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               85045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               85055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               85065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               85075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               85085 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               85095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               85105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               85115 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               85125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               85135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               85145 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               85155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               85165 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               85175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               85185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               85195 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               85205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               85215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               85225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               85235 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               85245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               85255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               85265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               85275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               85285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               85295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               85305 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               85315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               85325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               85335 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               85345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               85355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               85365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               85375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               85385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               85395 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               85405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               85415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               85425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               85435 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               85445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               85455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               85465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               85475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               85485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               85495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               85505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               85515 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               85525 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               85535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               85545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               85555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               85565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               85575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               85585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               85595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               85605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               85615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               85625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               85635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               85645 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               85655 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               85665 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               85675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               85685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               85695 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               85705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               85715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               85725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               85735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               85745 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               85755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               85765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               85775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               85785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               85795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               85805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               85815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               85825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               85835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               85845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               85855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               85865 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               85875 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               85885 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               85895 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               85905 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               85915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               85925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               85935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               85945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               85955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               85965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               85975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               85985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               85995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               86005 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               86015 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               86025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               86035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               86455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               86465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               86475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               86485 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               86495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               86505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               86515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               86525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               86535 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               86545 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               86555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               86565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               86575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               86585 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               86595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               86605 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               86615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               86625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               86635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               86645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               86655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               86665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               86675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               86685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               86695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               86705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               86715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               86725 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               86735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               86745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               86755 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               86765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               86775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               86785 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               86795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               86805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               86815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               86825 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               86835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               86845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               86855 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               86865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               86875 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               86885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               86895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               86905 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               86915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               86925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               86935 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               86945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               86955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               86965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               86975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               86985 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               86995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               87005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               87015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               87025 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               87035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               87045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               87055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               87065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               87075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               87085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               87095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               87105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               87115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               87125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               87135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               87145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               87155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               87165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               87175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               87185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               87195 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               87205 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               87215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               87225 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               87235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               87245 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               87255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               87265 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               87275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               87285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               87295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               87305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               87315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               87325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               87335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               87345 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               87355 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               87365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               87375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               87385 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               87395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               87405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               87415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               87425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               87435 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               87445 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               87455 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               87465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               87475 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               87485 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               87495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               87505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               87515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               87525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               87535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               87545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               87555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               87565 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               87575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               87585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               87595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               87605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               87615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               87625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               87635 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               87645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               87655 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               87665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               87675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               87685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               87695 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               87705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               87715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               87725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               87735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               87745 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               87755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               87765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               87775 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               87785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               87795 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               87805 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               87815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               87825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               88245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               88255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               88265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               88275 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               88285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               88295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               88305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               88315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               88325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               88335 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               88345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               88355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               88365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               88375 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               88385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               88395 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               88405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               88415 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               88425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               88435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               88445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               88455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               88465 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               88475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               88485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               88495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               88505 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               88515 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               88525 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               88535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               88545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               88555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               88565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               88575 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               88585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               88595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               88605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               88615 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               88625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               88635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               88645 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               88655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               88665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               88675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               88685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               88695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               88705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               88715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               88725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               88735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               88745 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               88755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               88765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               88775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               88785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               88795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               88805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               88815 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               88825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               88835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               88845 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               88855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               88865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               88875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               88885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               88895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               88905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               88915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               88925 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               88935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               88945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               88955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               88965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               88975 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               88985 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               88995 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               89005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               89015 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               89025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               89035 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               89045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               89055 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               89065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               89075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               89085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               89095 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               89105 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               89115 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               89125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               89135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               89145 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               89155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               89165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               89175 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               89185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               89195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               89205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               89215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               89225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               89235 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               89245 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               89255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               89265 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               89275 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               89285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               89295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               89305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               89315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               89325 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               89335 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               89345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               89355 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               89365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               89375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               89385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               89395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               89405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               89415 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               89425 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               89435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               89445 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               89455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               89465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               89475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               89485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               89495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               89505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               89515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               89525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               89535 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               89545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               89555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               89565 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               89575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               89585 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               89595 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               89605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               89615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               90035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               90045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               90055 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               90065 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               90075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               90085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               90095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               90105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               90115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               90125 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               90135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               90145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               90155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               90165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               90175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               90185 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               90195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               90205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               90215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               90225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               90235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               90245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               90255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               90265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               90275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               90285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               90295 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               90305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               90315 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               90325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               90335 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               90345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               90355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               90365 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               90375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               90385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               90395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               90405 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               90415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               90425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               90435 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               90445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               90455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               90465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               90475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               90485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               90495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               90505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               90515 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               90525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               90535 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               90545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               90555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               90565 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               90575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               90585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               90595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               90605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               90615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               90625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               90635 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               90645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               90655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               90665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               90675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               90685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               90695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               90705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               90715 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               90725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               90735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               90745 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               90755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               90765 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               90775 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               90785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               90795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               90805 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               90815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               90825 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               90835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               90845 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               90855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               90865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               90875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               90885 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               90895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               90905 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               90915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               90925 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               90935 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               90945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               90955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               90965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               90975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               90985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               90995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
run 10 us
               91005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               91015 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               91025 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               91035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               91045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               91055 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               91065 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               91075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               91085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               91095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               91105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               91115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               91125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               91135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               91145 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               91155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               91165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               91175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               91185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               91195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               91205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               91215 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               91225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               91235 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               91245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               91255 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               91265 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               91275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               91285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               91295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               91305 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               91315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               91325 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               91335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               91345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               91355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               91365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               91375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               91385 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               91395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               91405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               91825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               91835 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               91845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               91855 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               91865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               91875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               91885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               91895 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               91905 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               91915 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               91925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               91935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               91945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               91955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               91965 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               91975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               91985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               91995 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               92005 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               92015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               92025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               92035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               92045 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               92055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               92065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               92075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               92085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               92095 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               92105 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               92115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               92125 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               92135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               92145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               92155 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               92165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               92175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               92185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               92195 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               92205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               92215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               92225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               92235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               92245 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               92255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               92265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               92275 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               92285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               92295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               92305 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               92315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               92325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               92335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               92345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               92355 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               92365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               92375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               92385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               92395 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               92405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               92415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               92425 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               92435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               92445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               92455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               92465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               92475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               92485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               92495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               92505 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               92515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               92525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               92535 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               92545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               92555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               92565 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               92575 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               92585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               92595 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               92605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               92615 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               92625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               92635 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               92645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               92655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               92665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               92675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               92685 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               92695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               92705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               92715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               92725 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               92735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               92745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               92755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               92765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               92775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               92785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               92795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               92805 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               92815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               92825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               92835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               92845 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               92855 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               92865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               92875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               92885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               92895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               92905 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               92915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               92925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               92935 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               92945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               92955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               92965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               92975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               92985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               92995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               93005 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               93015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               93025 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               93035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               93045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               93055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               93065 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               93075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               93085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               93095 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               93105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               93115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               93125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               93135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               93145 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               93155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               93165 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               93175 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               93185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               93195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               93615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               93625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               93635 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               93645 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               93655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               93665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               93675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               93685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               93695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               93705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               93715 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               93725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               93735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               93745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               93755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               93765 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               93775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               93785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               93795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               93805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               93815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               93825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               93835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               93845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               93855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               93865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               93875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               93885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               93895 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               93905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               93915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               93925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               93935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               93945 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               93955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               93965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               93975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               93985 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               93995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               94005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               94015 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               94025 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               94035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               94045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               94055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               94065 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               94075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               94085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               94095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               94105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               94115 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               94125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               94135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               94145 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               94155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               94165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               94175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               94185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               94195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               94205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               94215 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               94225 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               94235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               94245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               94255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               94265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               94275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               94285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               94295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               94305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               94315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               94325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               94335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               94345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               94355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               94365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               94375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               94385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               94395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               94405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               94415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               94425 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               94435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               94445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               94455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               94465 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               94475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               94485 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               94495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               94505 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               94515 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               94525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               94535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               94545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               94555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               94565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               94575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               94585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               94595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               94605 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               94615 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               94625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               94635 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               94645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               94655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               94665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               94675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               94685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               94695 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               94705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               94715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               94725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               94735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               94745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               94755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               94765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               94775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               94785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               94795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               94805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               94815 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               94825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               94835 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               94845 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               94855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               94865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               94875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               94885 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               94895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               94905 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               94915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               94925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               94935 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               94945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               94955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               94965 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               94975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               94985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               95405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               95415 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               95425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               95435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               95445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               95455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               95465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               95475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               95485 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               95495 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               95505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               95515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               95525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               95535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               95545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               95555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               95565 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               95575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               95585 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               95595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               95605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               95615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               95625 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               95635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               95645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               95655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               95665 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               95675 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               95685 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               95695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               95705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               95715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               95725 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               95735 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               95745 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               95755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               95765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               95775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               95785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               95795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               95805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               95815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               95825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               95835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               95845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               95855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               95865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               95875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               95885 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               95895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               95905 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               95915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               95925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               95935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               95945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               95955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               95965 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               95975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               95985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               95995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               96005 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               96015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               96025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               96035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               96045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               96055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               96065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               96075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               96085 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               96095 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               96105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               96115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               96125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               96135 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               96145 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               96155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               96165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               96175 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               96185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               96195 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               96205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               96215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               96225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               96235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               96245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               96255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               96265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               96275 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               96285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               96295 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               96305 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               96315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               96325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               96335 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               96345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               96355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               96365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               96375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               96385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               96395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               96405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               96415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               96425 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               96435 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               96445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               96455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               96465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               96475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               96485 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               96495 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               96505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               96515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               96525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               96535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               96545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               96555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               96565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               96575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               96585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               96595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               96605 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               96615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               96625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               96635 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               96645 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               96655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               96665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               96675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               96685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               96695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               96705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               96715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               96725 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               96735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               96745 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               96755 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               96765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               96775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               97195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               97205 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               97215 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               97225 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               97235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               97245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               97255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               97265 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               97275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               97285 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               97295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               97305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               97315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               97325 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               97335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               97345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               97355 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               97365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               97375 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               97385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               97395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               97405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               97415 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               97425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               97435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               97445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               97455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               97465 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               97475 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               97485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               97495 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               97505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               97515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               97525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               97535 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               97545 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               97555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               97565 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               97575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               97585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               97595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               97605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               97615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               97625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               97635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               97645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               97655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               97665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               97675 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               97685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               97695 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               97705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               97715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               97725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               97735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               97745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               97755 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               97765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               97775 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               97785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               97795 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               97805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               97815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               97825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               97835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               97845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               97855 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               97865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               97875 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               97885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               97895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               97905 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               97915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               97925 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               97935 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               97945 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               97955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               97965 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               97975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               97985 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               97995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               98005 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               98015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               98025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               98035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               98045 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               98055 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               98065 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               98075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               98085 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               98095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               98105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               98115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               98125 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               98135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               98145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               98155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               98165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               98175 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               98185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               98195 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               98205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
               98215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
               98225 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
               98235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
               98245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
               98255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
               98265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
               98275 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
               98285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
               98295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
               98305 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
               98315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
               98325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
               98335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
               98345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
               98355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
               98365 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
               98375 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
               98385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
               98395 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
               98405 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
               98415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
               98425 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
               98435 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
               98445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
               98455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
               98465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
               98475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
               98485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
               98495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
               98505 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
               98515 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
               98525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
               98535 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
               98545 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
               98555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
               98565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               98985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
               98995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
               99005 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
               99015 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
               99025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
               99035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
               99045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
               99055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
               99065 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
               99075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
               99085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
               99095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
               99105 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
               99115 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
               99125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
               99135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
               99145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
               99155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
               99165 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
               99175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
               99185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
               99195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
               99205 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
               99215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  42, waddr_z1=  43, wen_z=1
               99225 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  44, waddr_z1=  45, wen_z=1
               99235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  46, waddr_z1=  47, wen_z=1
               99245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
               99255 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
               99265 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  51, waddr_z1=  52, wen_z=1
               99275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  53, waddr_z1=  54, wen_z=1
               99285 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  55, waddr_z1=  56, wen_z=1
               99295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  57, waddr_z1=  58, wen_z=1
               99305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  59, waddr_z1=  60, wen_z=1
               99315 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0=  61, waddr_z1=  62, wen_z=1
               99325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  63, waddr_z1=  64, wen_z=1
               99335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  65, waddr_z1=  66, wen_z=1
               99345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  67, waddr_z1=  68, wen_z=1
               99355 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  69, waddr_z1=  70, wen_z=1
               99365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  71, waddr_z1=  72, wen_z=1
               99375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  73, waddr_z1=  74, wen_z=1
               99385 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  75, waddr_z1=  76, wen_z=1
               99395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  77, waddr_z1=  78, wen_z=1
               99405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  79, waddr_z1=  80, wen_z=1
               99415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  81, waddr_z1=  82, wen_z=1
               99425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  82, waddr_z1=  83, wen_z=1
               99435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  84, waddr_z1=  85, wen_z=1
               99445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  86, waddr_z1=  87, wen_z=1
               99455 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  88, waddr_z1=  89, wen_z=1
               99465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  90, waddr_z1=  91, wen_z=1
               99475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  92, waddr_z1=  93, wen_z=1
               99485 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  94, waddr_z1=  95, wen_z=1
               99495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  96, waddr_z1=  97, wen_z=1
               99505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  98, waddr_z1=  99, wen_z=1
               99515 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 100, waddr_z1= 101, wen_z=1
               99525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 102, waddr_z1= 103, wen_z=1
               99535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 104, waddr_z1= 105, wen_z=1
               99545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 105, waddr_z1= 106, wen_z=1
               99555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 107, waddr_z1= 108, wen_z=1
               99565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 108, waddr_z1= 109, wen_z=1
               99575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 110, waddr_z1= 111, wen_z=1
               99585 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 112, waddr_z1= 113, wen_z=1
               99595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 114, waddr_z1= 115, wen_z=1
               99605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 116, waddr_z1= 117, wen_z=1
               99615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 118, waddr_z1= 119, wen_z=1
               99625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
               99635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 122, waddr_z1= 123, wen_z=1
               99645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 123, waddr_z1= 124, wen_z=1
               99655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 125, waddr_z1= 126, wen_z=1
               99665 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 127, waddr_z1= 128, wen_z=1
               99675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
               99685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 131, waddr_z1= 132, wen_z=1
               99695 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 133, waddr_z1= 134, wen_z=1
               99705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 134, waddr_z1= 135, wen_z=1
               99715 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 136, waddr_z1= 137, wen_z=1
               99725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 138, waddr_z1= 139, wen_z=1
               99735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 140, waddr_z1= 141, wen_z=1
               99745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 142, waddr_z1= 143, wen_z=1
               99755 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 144, waddr_z1= 145, wen_z=1
               99765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 145, waddr_z1= 146, wen_z=1
               99775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 147, waddr_z1= 148, wen_z=1
               99785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 149, waddr_z1= 150, wen_z=1
               99795 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 151, waddr_z1= 152, wen_z=1
               99805 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 153, waddr_z1= 154, wen_z=1
               99815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
               99825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 157, waddr_z1= 158, wen_z=1
               99835 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 159, waddr_z1= 160, wen_z=1
               99845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 161, waddr_z1= 162, wen_z=1
               99855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 161, waddr_z1= 162, wen_z=1
               99865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 163, waddr_z1= 164, wen_z=1
               99875 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 165, waddr_z1= 166, wen_z=1
               99885 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 167, waddr_z1= 168, wen_z=1
               99895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
               99905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 171, waddr_z1= 172, wen_z=1
               99915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 173, waddr_z1= 174, wen_z=1
               99925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 175, waddr_z1= 176, wen_z=1
               99935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
               99945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 178, waddr_z1= 179, wen_z=1
               99955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 180, waddr_z1= 181, wen_z=1
               99965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 181, waddr_z1= 182, wen_z=1
               99975 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 183, waddr_z1= 184, wen_z=1
               99985 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 185, waddr_z1= 186, wen_z=1
               99995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 187, waddr_z1= 188, wen_z=1
              100005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 188, waddr_z1= 189, wen_z=1
              100015 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 190, waddr_z1= 191, wen_z=1
              100025 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 192, waddr_z1= 193, wen_z=1
              100035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 194, waddr_z1= 195, wen_z=1
              100045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 196, waddr_z1= 197, wen_z=1
              100055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 197, waddr_z1= 198, wen_z=1
              100065 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 198, waddr_z1= 199, wen_z=1
              100075 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 199, waddr_z1= 200, wen_z=1
              100085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 201, waddr_z1= 202, wen_z=1
              100095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 203, waddr_z1= 204, wen_z=1
              100105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 205, waddr_z1= 206, wen_z=1
              100115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 207, waddr_z1= 208, wen_z=1
              100125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 209, waddr_z1= 210, wen_z=1
              100135 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 211, waddr_z1= 212, wen_z=1
              100145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 212, waddr_z1= 213, wen_z=1
              100155 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
              100165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 216, waddr_z1= 217, wen_z=1
              100175 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 218, waddr_z1= 219, wen_z=1
              100185 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 220, waddr_z1= 221, wen_z=1
              100195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 222, waddr_z1= 223, wen_z=1
              100205 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 224, waddr_z1= 225, wen_z=1
              100215 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 225, waddr_z1= 226, wen_z=1
              100225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 226, waddr_z1= 227, wen_z=1
              100235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 228, waddr_z1= 229, wen_z=1
              100245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 230, waddr_z1= 231, wen_z=1
              100255 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 232, waddr_z1= 233, wen_z=1
              100265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 234, waddr_z1= 235, wen_z=1
              100275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 236, waddr_z1= 237, wen_z=1
              100285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 238, waddr_z1= 239, wen_z=1
              100295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 240, waddr_z1= 241, wen_z=1
              100305 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 242, waddr_z1= 243, wen_z=1
              100315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 244, waddr_z1= 245, wen_z=1
              100325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 246, waddr_z1= 247, wen_z=1
              100335 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 248, waddr_z1= 249, wen_z=1
              100345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 250, waddr_z1= 251, wen_z=0
              100355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
              100775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=1
              100785 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   2, waddr_z1=   3, wen_z=1
              100795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   4, waddr_z1=   5, wen_z=1
              100805 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=   5, waddr_z1=   6, wen_z=1
              100815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   7, waddr_z1=   8, wen_z=1
              100825 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=   9, waddr_z1=  10, wen_z=1
              100835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  11, waddr_z1=  12, wen_z=1
              100845 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  13, waddr_z1=  14, wen_z=1
              100855 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  15, waddr_z1=  16, wen_z=1
              100865 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  16, waddr_z1=  17, wen_z=1
              100875 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  18, waddr_z1=  19, wen_z=1
              100885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  20, waddr_z1=  21, wen_z=1
              100895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  22, waddr_z1=  23, wen_z=1
              100905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  24, waddr_z1=  25, wen_z=1
              100915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
              100925 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  27, waddr_z1=  28, wen_z=1
              100935 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=  29, waddr_z1=  30, wen_z=1
              100945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
              100955 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  32, waddr_z1=  33, wen_z=1
              100965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  34, waddr_z1=  35, wen_z=1
              100975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  36, waddr_z1=  37, wen_z=1
              100985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  38, waddr_z1=  39, wen_z=1
              100995 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  40, waddr_z1=  41, wen_z=1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 535 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=   1, waddr_z1=   2, wen_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=   3, waddr_z1=   4, wen_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0=   5, waddr_z1=   6, wen_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=   7, waddr_z1=   8, wen_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=   9, waddr_z1=  10, wen_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  11, waddr_z1=  12, wen_z=1
                 605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0=  13, waddr_z1=  14, wen_z=1
                 615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=  15, waddr_z1=  16, wen_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  17, waddr_z1=  18, wen_z=1
                 635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  19, waddr_z1=  20, wen_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  21, waddr_z1=  22, wen_z=1
                 655 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=  23, waddr_z1=  24, wen_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  25, waddr_z1=  26, wen_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  27, waddr_z1=  28, wen_z=1
                 685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  29, waddr_z1=  30, wen_z=1
                 695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  31, waddr_z1=  32, wen_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=  33, waddr_z1=  34, wen_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  35, waddr_z1=  36, wen_z=1
                 725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  37, waddr_z1=  38, wen_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=  39, waddr_z1=  40, wen_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0=  41, waddr_z1=  42, wen_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0=  43, waddr_z1=  44, wen_z=1
                 765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  45, waddr_z1=  46, wen_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0=  47, waddr_z1=  48, wen_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  49, waddr_z1=  50, wen_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  51, waddr_z1=  52, wen_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  53, waddr_z1=  54, wen_z=1
                 815 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  55, waddr_z1=  56, wen_z=1
                 825 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  57, waddr_z1=  58, wen_z=1
                 835 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0=  59, waddr_z1=  60, wen_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  61, waddr_z1=  62, wen_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  63, waddr_z1=  64, wen_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  65, waddr_z1=  66, wen_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  67, waddr_z1=  68, wen_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  69, waddr_z1=  70, wen_z=1
                 895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0=  71, waddr_z1=  72, wen_z=1
                 905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  73, waddr_z1=  74, wen_z=1
                 915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=  74, waddr_z1=  75, wen_z=1
                 925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0=  76, waddr_z1=  77, wen_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  78, waddr_z1=  79, wen_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  80, waddr_z1=  81, wen_z=1
                 955 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0=  82, waddr_z1=  83, wen_z=1
                 965 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0=  83, waddr_z1=  84, wen_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  85, waddr_z1=  86, wen_z=1
                 985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0=  87, waddr_z1=  88, wen_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=  89, waddr_z1=  90, wen_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=  91, waddr_z1=  92, wen_z=1
                1015 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0=  93, waddr_z1=  94, wen_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0=  95, waddr_z1=  96, wen_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=  97, waddr_z1=  98, wen_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0=  98, waddr_z1=  99, wen_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 100, waddr_z1= 101, wen_z=1
                1065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 102, waddr_z1= 103, wen_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 104, waddr_z1= 105, wen_z=1
                1085 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 106, waddr_z1= 107, wen_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 108, waddr_z1= 109, wen_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 110, waddr_z1= 111, wen_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 112, waddr_z1= 113, wen_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 114, waddr_z1= 115, wen_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 116, waddr_z1= 117, wen_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 118, waddr_z1= 119, wen_z=1
                1155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 120, waddr_z1= 121, wen_z=1
                1165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 122, waddr_z1= 123, wen_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 124, waddr_z1= 125, wen_z=1
                1185 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 126, waddr_z1= 127, wen_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 127, waddr_z1= 128, wen_z=1
                1205 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 129, waddr_z1= 130, wen_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 131, waddr_z1= 132, wen_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 133, waddr_z1= 134, wen_z=1
                1235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 135, waddr_z1= 136, wen_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 137, waddr_z1= 138, wen_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 139, waddr_z1= 140, wen_z=1
                1265 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 141, waddr_z1= 142, wen_z=1
                1275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 142, waddr_z1= 143, wen_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 144, waddr_z1= 145, wen_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 146, waddr_z1= 147, wen_z=1
                1305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 148, waddr_z1= 149, wen_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 150, waddr_z1= 151, wen_z=1
                1325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 152, waddr_z1= 153, wen_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 154, waddr_z1= 155, wen_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 155, waddr_z1= 156, wen_z=1
                1355 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 157, waddr_z1= 158, wen_z=1
                1365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 159, waddr_z1= 160, wen_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 161, waddr_z1= 162, wen_z=1
                1385 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 163, waddr_z1= 164, wen_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 165, waddr_z1= 166, wen_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 167, waddr_z1= 168, wen_z=1
                1415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 169, waddr_z1= 170, wen_z=1
                1425 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 171, waddr_z1= 172, wen_z=1
                1435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 173, waddr_z1= 174, wen_z=1
                1445 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 175, waddr_z1= 176, wen_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 177, waddr_z1= 178, wen_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 179, waddr_z1= 180, wen_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 181, waddr_z1= 182, wen_z=1
                1485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 183, waddr_z1= 184, wen_z=1
                1495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 185, waddr_z1= 186, wen_z=1
                1505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 187, waddr_z1= 188, wen_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 189, waddr_z1= 190, wen_z=1
                1525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 191, waddr_z1= 192, wen_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 193, waddr_z1= 194, wen_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 195, waddr_z1= 196, wen_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 197, waddr_z1= 198, wen_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 199, waddr_z1= 200, wen_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 201, waddr_z1= 202, wen_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 202, waddr_z1= 203, wen_z=1
                1605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 204, waddr_z1= 205, wen_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 206, waddr_z1= 207, wen_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 208, waddr_z1= 209, wen_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 210, waddr_z1= 211, wen_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 212, waddr_z1= 213, wen_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 214, waddr_z1= 215, wen_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 216, waddr_z1= 217, wen_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 217, waddr_z1= 218, wen_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 219, waddr_z1= 220, wen_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 221, waddr_z1= 222, wen_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 223, waddr_z1= 224, wen_z=1
                1715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 225, waddr_z1= 226, wen_z=1
                1725 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 227, waddr_z1= 228, wen_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1885 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=1
                1895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=0
                2325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 229, waddr_z1= 230, wen_z=1
                2335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 231, waddr_z1= 232, wen_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 233, waddr_z1= 234, wen_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 234, waddr_z1= 235, wen_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 236, waddr_z1= 237, wen_z=1
                2375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 238, waddr_z1= 239, wen_z=1
                2385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 240, waddr_z1= 241, wen_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 242, waddr_z1= 243, wen_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 244, waddr_z1= 245, wen_z=1
                2415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 245, waddr_z1= 246, wen_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 247, waddr_z1= 248, wen_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 249, waddr_z1= 250, wen_z=1
                2445 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 251, waddr_z1= 252, wen_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 253, waddr_z1= 254, wen_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 254, waddr_z1= 255, wen_z=1
                2475 sampler_squeeze=0, next_element=1, z0=000001, z1=000001, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2485 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=1
                2915 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 257, waddr_z1= 258, wen_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 259, waddr_z1= 260, wen_z=1
                2935 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 261, waddr_z1= 262, wen_z=1
                2945 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 263, waddr_z1= 264, wen_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 265, waddr_z1= 266, wen_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 267, waddr_z1= 268, wen_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 269, waddr_z1= 270, wen_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 271, waddr_z1= 272, wen_z=1
                2995 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 273, waddr_z1= 274, wen_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 275, waddr_z1= 276, wen_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 277, waddr_z1= 278, wen_z=1
                3025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 279, waddr_z1= 280, wen_z=1
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 281, waddr_z1= 282, wen_z=1
                3045 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 283, waddr_z1= 284, wen_z=1
                3055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 285, waddr_z1= 286, wen_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 287, waddr_z1= 288, wen_z=1
                3075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 289, waddr_z1= 290, wen_z=1
                3085 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 291, waddr_z1= 292, wen_z=1
                3095 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 293, waddr_z1= 294, wen_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 295, waddr_z1= 296, wen_z=1
                3115 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 297, waddr_z1= 298, wen_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 299, waddr_z1= 300, wen_z=1
                3135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 301, waddr_z1= 302, wen_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 303, waddr_z1= 304, wen_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 305, waddr_z1= 306, wen_z=1
                3165 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 307, waddr_z1= 308, wen_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 309, waddr_z1= 310, wen_z=1
                3185 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 311, waddr_z1= 312, wen_z=1
                3195 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 313, waddr_z1= 314, wen_z=1
                3205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 315, waddr_z1= 316, wen_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 317, waddr_z1= 318, wen_z=1
                3225 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 319, waddr_z1= 320, wen_z=1
                3235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 321, waddr_z1= 322, wen_z=1
                3245 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 323, waddr_z1= 324, wen_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 325, waddr_z1= 326, wen_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 327, waddr_z1= 328, wen_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 329, waddr_z1= 330, wen_z=1
                3285 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 331, waddr_z1= 332, wen_z=1
                3295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 332, waddr_z1= 333, wen_z=1
                3305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 334, waddr_z1= 335, wen_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 336, waddr_z1= 337, wen_z=1
                3325 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 338, waddr_z1= 339, wen_z=1
                3335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 340, waddr_z1= 341, wen_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 341, waddr_z1= 342, wen_z=1
                3355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 343, waddr_z1= 344, wen_z=1
                3365 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 345, waddr_z1= 346, wen_z=1
                3375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 347, waddr_z1= 348, wen_z=1
                3385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 349, waddr_z1= 350, wen_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 351, waddr_z1= 352, wen_z=1
                3405 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 353, waddr_z1= 354, wen_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 355, waddr_z1= 356, wen_z=1
                3425 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 356, waddr_z1= 357, wen_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 358, waddr_z1= 359, wen_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 360, waddr_z1= 361, wen_z=1
                3455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 362, waddr_z1= 363, wen_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 364, waddr_z1= 365, wen_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 366, waddr_z1= 367, wen_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 368, waddr_z1= 369, wen_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 370, waddr_z1= 371, wen_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 372, waddr_z1= 373, wen_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 374, waddr_z1= 375, wen_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 376, waddr_z1= 377, wen_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 378, waddr_z1= 379, wen_z=1
                3545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 380, waddr_z1= 381, wen_z=1
                3555 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 382, waddr_z1= 383, wen_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 384, waddr_z1= 385, wen_z=1
                3575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 385, waddr_z1= 386, wen_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 387, waddr_z1= 388, wen_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 389, waddr_z1= 390, wen_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 391, waddr_z1= 392, wen_z=1
                3615 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 393, waddr_z1= 394, wen_z=1
                3625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 395, waddr_z1= 396, wen_z=1
                3635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 397, waddr_z1= 398, wen_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 399, waddr_z1= 400, wen_z=1
                3655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 400, waddr_z1= 401, wen_z=1
                3665 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 402, waddr_z1= 403, wen_z=1
                3675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 404, waddr_z1= 405, wen_z=1
                3685 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 406, waddr_z1= 407, wen_z=1
                3695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 408, waddr_z1= 409, wen_z=1
                3705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 410, waddr_z1= 411, wen_z=1
                3715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 412, waddr_z1= 413, wen_z=1
                3725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 413, waddr_z1= 414, wen_z=1
                3735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 415, waddr_z1= 416, wen_z=1
                3745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 417, waddr_z1= 418, wen_z=1
                3755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 419, waddr_z1= 420, wen_z=1
                3765 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 421, waddr_z1= 422, wen_z=1
                3775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 423, waddr_z1= 424, wen_z=1
                3785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 425, waddr_z1= 426, wen_z=1
                3795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 427, waddr_z1= 428, wen_z=1
                3805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 429, waddr_z1= 430, wen_z=1
                3815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 431, waddr_z1= 432, wen_z=1
                3825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 433, waddr_z1= 434, wen_z=1
                3835 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 435, waddr_z1= 436, wen_z=1
                3845 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 437, waddr_z1= 438, wen_z=1
                3855 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 439, waddr_z1= 440, wen_z=1
                3865 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 441, waddr_z1= 442, wen_z=1
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 443, waddr_z1= 444, wen_z=1
                3885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 445, waddr_z1= 446, wen_z=1
                3895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 447, waddr_z1= 448, wen_z=1
                3905 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 449, waddr_z1= 450, wen_z=1
                3915 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 451, waddr_z1= 452, wen_z=1
                3925 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 453, waddr_z1= 454, wen_z=1
                3945 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 455, waddr_z1= 456, wen_z=1
                3955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 457, waddr_z1= 458, wen_z=1
                3965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 459, waddr_z1= 460, wen_z=1
                3975 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 460, waddr_z1= 461, wen_z=1
                3985 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 462, waddr_z1= 463, wen_z=1
                3995 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 464, waddr_z1= 465, wen_z=1
                4005 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 466, waddr_z1= 467, wen_z=1
                4015 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 468, waddr_z1= 469, wen_z=1
                4025 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 470, waddr_z1= 471, wen_z=1
                4035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 472, waddr_z1= 473, wen_z=1
                4045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 474, waddr_z1= 475, wen_z=1
                4055 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 475, waddr_z1= 476, wen_z=1
                4065 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 477, waddr_z1= 478, wen_z=1
                4075 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 479, waddr_z1= 480, wen_z=1
                4085 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 481, waddr_z1= 482, wen_z=1
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 483, waddr_z1= 484, wen_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 485, waddr_z1= 486, wen_z=1
                4115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 487, waddr_z1= 488, wen_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 489, waddr_z1= 490, wen_z=1
                4135 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 491, waddr_z1= 492, wen_z=1
                4145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 493, waddr_z1= 494, wen_z=1
                4155 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 495, waddr_z1= 496, wen_z=1
                4165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 497, waddr_z1= 498, wen_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 499, waddr_z1= 500, wen_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 501, waddr_z1= 502, wen_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 503, waddr_z1= 504, wen_z=1
                4205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 505, waddr_z1= 506, wen_z=1
                4215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 507, waddr_z1= 508, wen_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 509, waddr_z1= 510, wen_z=1
                4235 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 510, waddr_z1= 511, wen_z=1
                4245 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 256, waddr_z1= 257, wen_z=0
                4255 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                4675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=1
                4685 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 513, waddr_z1= 514, wen_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 515, waddr_z1= 516, wen_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 517, waddr_z1= 518, wen_z=1
                4715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 519, waddr_z1= 520, wen_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 521, waddr_z1= 522, wen_z=1
                4735 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 523, waddr_z1= 524, wen_z=1
                4745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 525, waddr_z1= 526, wen_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 527, waddr_z1= 528, wen_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 529, waddr_z1= 530, wen_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 531, waddr_z1= 532, wen_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 533, waddr_z1= 534, wen_z=1
                4795 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 535, waddr_z1= 536, wen_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 537, waddr_z1= 538, wen_z=1
                4815 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 539, waddr_z1= 540, wen_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 541, waddr_z1= 542, wen_z=1
                4835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 543, waddr_z1= 544, wen_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 545, waddr_z1= 546, wen_z=1
                4855 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 547, waddr_z1= 548, wen_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 549, waddr_z1= 550, wen_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 551, waddr_z1= 552, wen_z=1
                4885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 553, waddr_z1= 554, wen_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 555, waddr_z1= 556, wen_z=1
                4905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 557, waddr_z1= 558, wen_z=1
                4915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 559, waddr_z1= 560, wen_z=1
                4925 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 561, waddr_z1= 562, wen_z=1
                4935 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 563, waddr_z1= 564, wen_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 565, waddr_z1= 566, wen_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 567, waddr_z1= 568, wen_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 569, waddr_z1= 570, wen_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 571, waddr_z1= 572, wen_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 573, waddr_z1= 574, wen_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 575, waddr_z1= 576, wen_z=1
                5005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 577, waddr_z1= 578, wen_z=1
                5015 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 579, waddr_z1= 580, wen_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 581, waddr_z1= 582, wen_z=1
                5035 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 583, waddr_z1= 584, wen_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 585, waddr_z1= 586, wen_z=1
                5055 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 587, waddr_z1= 588, wen_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 588, waddr_z1= 589, wen_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 590, waddr_z1= 591, wen_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 592, waddr_z1= 593, wen_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 594, waddr_z1= 595, wen_z=1
                5105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 596, waddr_z1= 597, wen_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 597, waddr_z1= 598, wen_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 599, waddr_z1= 600, wen_z=1
                5135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 601, waddr_z1= 602, wen_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 603, waddr_z1= 604, wen_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 605, waddr_z1= 606, wen_z=1
                5165 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 607, waddr_z1= 608, wen_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 609, waddr_z1= 610, wen_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 611, waddr_z1= 612, wen_z=1
                5195 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 612, waddr_z1= 613, wen_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 614, waddr_z1= 615, wen_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 616, waddr_z1= 617, wen_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 618, waddr_z1= 619, wen_z=1
                5235 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 620, waddr_z1= 621, wen_z=1
                5245 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 622, waddr_z1= 623, wen_z=1
                5255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 624, waddr_z1= 625, wen_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 626, waddr_z1= 627, wen_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 628, waddr_z1= 629, wen_z=1
                5285 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 630, waddr_z1= 631, wen_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 632, waddr_z1= 633, wen_z=1
                5305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 634, waddr_z1= 635, wen_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 636, waddr_z1= 637, wen_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 638, waddr_z1= 639, wen_z=1
                5335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 640, waddr_z1= 641, wen_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 641, waddr_z1= 642, wen_z=1
                5355 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 643, waddr_z1= 644, wen_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 645, waddr_z1= 646, wen_z=1
                5375 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 647, waddr_z1= 648, wen_z=1
                5385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 649, waddr_z1= 650, wen_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 651, waddr_z1= 652, wen_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 653, waddr_z1= 654, wen_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 655, waddr_z1= 656, wen_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 656, waddr_z1= 657, wen_z=1
                5435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 658, waddr_z1= 659, wen_z=1
                5445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 660, waddr_z1= 661, wen_z=1
                5455 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 662, waddr_z1= 663, wen_z=1
                5465 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 664, waddr_z1= 665, wen_z=1
                5475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 666, waddr_z1= 667, wen_z=1
                5485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 668, waddr_z1= 669, wen_z=1
                5495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 669, waddr_z1= 670, wen_z=1
                5505 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 671, waddr_z1= 672, wen_z=1
                5515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 673, waddr_z1= 674, wen_z=1
                5525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 675, waddr_z1= 676, wen_z=1
                5535 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 677, waddr_z1= 678, wen_z=1
                5545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 679, waddr_z1= 680, wen_z=1
                5555 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 681, waddr_z1= 682, wen_z=1
                5565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 683, waddr_z1= 684, wen_z=1
                5575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 685, waddr_z1= 686, wen_z=1
                5585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 687, waddr_z1= 688, wen_z=1
                5595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 689, waddr_z1= 690, wen_z=1
                5605 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 691, waddr_z1= 692, wen_z=1
                5615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 693, waddr_z1= 694, wen_z=1
                5625 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 695, waddr_z1= 696, wen_z=1
                5635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 697, waddr_z1= 698, wen_z=1
                5645 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 699, waddr_z1= 700, wen_z=1
                5655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 701, waddr_z1= 702, wen_z=1
                5665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 703, waddr_z1= 704, wen_z=1
                5675 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 705, waddr_z1= 706, wen_z=1
                5685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 707, waddr_z1= 708, wen_z=1
                5695 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 709, waddr_z1= 710, wen_z=1
                5715 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 711, waddr_z1= 712, wen_z=1
                5725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 713, waddr_z1= 714, wen_z=1
                5735 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 715, waddr_z1= 716, wen_z=1
                5745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 716, waddr_z1= 717, wen_z=1
                5755 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 718, waddr_z1= 719, wen_z=1
                5765 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 720, waddr_z1= 721, wen_z=1
                5775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 722, waddr_z1= 723, wen_z=1
                5785 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 724, waddr_z1= 725, wen_z=1
                5795 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 726, waddr_z1= 727, wen_z=1
                5805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 728, waddr_z1= 729, wen_z=1
                5815 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 730, waddr_z1= 731, wen_z=1
                5825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 731, waddr_z1= 732, wen_z=1
                5835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 733, waddr_z1= 734, wen_z=1
                5845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 735, waddr_z1= 736, wen_z=1
                5855 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 737, waddr_z1= 738, wen_z=1
                5865 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 739, waddr_z1= 740, wen_z=1
                5875 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 741, waddr_z1= 742, wen_z=1
                5885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 743, waddr_z1= 744, wen_z=1
                5895 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 745, waddr_z1= 746, wen_z=1
                5905 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 747, waddr_z1= 748, wen_z=1
                5915 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 749, waddr_z1= 750, wen_z=1
                5925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 751, waddr_z1= 752, wen_z=1
                5935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 753, waddr_z1= 754, wen_z=1
                5945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 755, waddr_z1= 756, wen_z=1
                5955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 757, waddr_z1= 758, wen_z=1
                5965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 759, waddr_z1= 760, wen_z=1
                5975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 761, waddr_z1= 762, wen_z=1
                5985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 763, waddr_z1= 764, wen_z=1
                5995 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 765, waddr_z1= 766, wen_z=1
                6005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 766, waddr_z1= 767, wen_z=1
                6015 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 512, waddr_z1= 513, wen_z=0
                6025 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                6445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=1
                6455 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 769, waddr_z1= 770, wen_z=1
                6465 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 771, waddr_z1= 772, wen_z=1
                6475 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 773, waddr_z1= 774, wen_z=1
                6485 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 775, waddr_z1= 776, wen_z=1
                6495 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 777, waddr_z1= 778, wen_z=1
                6505 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 779, waddr_z1= 780, wen_z=1
                6515 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 781, waddr_z1= 782, wen_z=1
                6525 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 783, waddr_z1= 784, wen_z=1
                6535 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 785, waddr_z1= 786, wen_z=1
                6545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 787, waddr_z1= 788, wen_z=1
                6555 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 789, waddr_z1= 790, wen_z=1
                6565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 791, waddr_z1= 792, wen_z=1
                6575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 793, waddr_z1= 794, wen_z=1
                6585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 795, waddr_z1= 796, wen_z=1
                6595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 797, waddr_z1= 798, wen_z=1
                6605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 799, waddr_z1= 800, wen_z=1
                6615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 801, waddr_z1= 802, wen_z=1
                6625 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 803, waddr_z1= 804, wen_z=1
                6635 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 805, waddr_z1= 806, wen_z=1
                6645 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 807, waddr_z1= 808, wen_z=1
                6655 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 809, waddr_z1= 810, wen_z=1
                6665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, waddr_z0= 811, waddr_z1= 812, wen_z=1
                6675 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 813, waddr_z1= 814, wen_z=1
                6685 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 815, waddr_z1= 816, wen_z=1
                6695 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 817, waddr_z1= 818, wen_z=1
                6705 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 819, waddr_z1= 820, wen_z=1
                6715 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 821, waddr_z1= 822, wen_z=1
                6725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 823, waddr_z1= 824, wen_z=1
                6735 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 825, waddr_z1= 826, wen_z=1
                6745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 827, waddr_z1= 828, wen_z=1
                6755 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 829, waddr_z1= 830, wen_z=1
                6765 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 831, waddr_z1= 832, wen_z=1
                6775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 833, waddr_z1= 834, wen_z=1
                6785 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 835, waddr_z1= 836, wen_z=1
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 837, waddr_z1= 838, wen_z=1
                6805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 839, waddr_z1= 840, wen_z=1
                6815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 841, waddr_z1= 842, wen_z=1
                6825 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 843, waddr_z1= 844, wen_z=1
                6835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 844, waddr_z1= 845, wen_z=1
                6845 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 846, waddr_z1= 847, wen_z=1
                6855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 848, waddr_z1= 849, wen_z=1
                6865 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 850, waddr_z1= 851, wen_z=1
                6875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 852, waddr_z1= 853, wen_z=1
                6885 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 853, waddr_z1= 854, wen_z=1
                6895 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 855, waddr_z1= 856, wen_z=1
                6905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 857, waddr_z1= 858, wen_z=1
                6915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 859, waddr_z1= 860, wen_z=1
                6925 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 861, waddr_z1= 862, wen_z=1
                6935 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, waddr_z0= 863, waddr_z1= 864, wen_z=1
                6945 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 865, waddr_z1= 866, wen_z=1
                6955 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 867, waddr_z1= 868, wen_z=1
                6965 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 868, waddr_z1= 869, wen_z=1
                6975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 870, waddr_z1= 871, wen_z=1
                6985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 872, waddr_z1= 873, wen_z=1
                6995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 874, waddr_z1= 875, wen_z=1
                7005 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 876, waddr_z1= 877, wen_z=1
                7015 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 878, waddr_z1= 879, wen_z=1
                7025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 880, waddr_z1= 881, wen_z=1
                7035 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 882, waddr_z1= 883, wen_z=1
                7045 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 884, waddr_z1= 885, wen_z=1
                7055 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, waddr_z0= 886, waddr_z1= 887, wen_z=1
                7065 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0= 888, waddr_z1= 889, wen_z=1
                7075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 890, waddr_z1= 891, wen_z=1
                7085 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 892, waddr_z1= 893, wen_z=1
                7095 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, waddr_z0= 894, waddr_z1= 895, wen_z=1
                7105 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 896, waddr_z1= 897, wen_z=1
                7115 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 897, waddr_z1= 898, wen_z=1
                7125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 899, waddr_z1= 900, wen_z=1
                7135 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, waddr_z0= 901, waddr_z1= 902, wen_z=1
                7145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 903, waddr_z1= 904, wen_z=1
                7155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 905, waddr_z1= 906, wen_z=1
                7165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 907, waddr_z1= 908, wen_z=1
                7175 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 909, waddr_z1= 910, wen_z=1
                7185 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 911, waddr_z1= 912, wen_z=1
                7195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 912, waddr_z1= 913, wen_z=1
                7205 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 914, waddr_z1= 915, wen_z=1
                7215 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 916, waddr_z1= 917, wen_z=1
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 918, waddr_z1= 919, wen_z=1
                7235 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0= 920, waddr_z1= 921, wen_z=1
                7245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 922, waddr_z1= 923, wen_z=1
                7255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 924, waddr_z1= 925, wen_z=1
                7265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 925, waddr_z1= 926, wen_z=1
                7275 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 927, waddr_z1= 928, wen_z=1
                7285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 929, waddr_z1= 930, wen_z=1
                7295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 931, waddr_z1= 932, wen_z=1
                7305 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 933, waddr_z1= 934, wen_z=1
                7315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 935, waddr_z1= 936, wen_z=1
                7325 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 937, waddr_z1= 938, wen_z=1
                7335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 939, waddr_z1= 940, wen_z=1
                7345 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 941, waddr_z1= 942, wen_z=1
                7355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, waddr_z0= 943, waddr_z1= 944, wen_z=1
                7365 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 945, waddr_z1= 946, wen_z=1
                7375 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 947, waddr_z1= 948, wen_z=1
                7385 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 949, waddr_z1= 950, wen_z=1
                7395 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 951, waddr_z1= 952, wen_z=1
                7405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 953, waddr_z1= 954, wen_z=1
                7415 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 955, waddr_z1= 956, wen_z=1
                7425 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, waddr_z0= 957, waddr_z1= 958, wen_z=1
                7435 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, waddr_z0= 959, waddr_z1= 960, wen_z=1
                7445 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 961, waddr_z1= 962, wen_z=1
                7455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 963, waddr_z1= 964, wen_z=1
                7465 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0= 965, waddr_z1= 966, wen_z=1
                7485 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, waddr_z0= 967, waddr_z1= 968, wen_z=1
                7495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 969, waddr_z1= 970, wen_z=1
                7505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0= 971, waddr_z1= 972, wen_z=1
                7515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0= 972, waddr_z1= 973, wen_z=1
                7525 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 974, waddr_z1= 975, wen_z=1
                7535 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, waddr_z0= 976, waddr_z1= 977, wen_z=1
                7545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0= 978, waddr_z1= 979, wen_z=1
                7555 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0= 980, waddr_z1= 981, wen_z=1
                7565 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0= 982, waddr_z1= 983, wen_z=1
                7575 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 984, waddr_z1= 985, wen_z=1
                7585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, waddr_z0= 986, waddr_z1= 987, wen_z=1
                7595 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0= 987, waddr_z1= 988, wen_z=1
                7605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 989, waddr_z1= 990, wen_z=1
                7615 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, waddr_z0= 991, waddr_z1= 992, wen_z=1
                7625 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, waddr_z0= 993, waddr_z1= 994, wen_z=1
                7635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0= 995, waddr_z1= 996, wen_z=1
                7645 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, waddr_z0= 997, waddr_z1= 998, wen_z=1
                7655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, waddr_z0= 999, waddr_z1=1000, wen_z=1
                7665 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=1001, waddr_z1=1002, wen_z=1
                7675 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1003, waddr_z1=1004, wen_z=1
                7685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, waddr_z0=1005, waddr_z1=1006, wen_z=1
                7695 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, waddr_z0=1007, waddr_z1=1008, wen_z=1
                7705 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, waddr_z0=1009, waddr_z1=1010, wen_z=1
                7715 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1011, waddr_z1=1012, wen_z=1
                7725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1013, waddr_z1=1014, wen_z=1
                7735 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, waddr_z0=1015, waddr_z1=1016, wen_z=1
                7745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1017, waddr_z1=1018, wen_z=1
                7755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, waddr_z0=1019, waddr_z1=1020, wen_z=1
                7765 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, waddr_z0=1021, waddr_z1=1022, wen_z=1
                7775 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, waddr_z0=1022, waddr_z1=1023, wen_z=1
                7785 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, waddr_z0= 768, waddr_z1= 769, wen_z=0
                7795 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8205 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8485 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               11245 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               11955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               12665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               13375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14075 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14675 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               14695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15375 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15385 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               15805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16085 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16795 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               16805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17505 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               17515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18105 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18805 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               18815 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19515 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               19525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20225 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20935 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               20945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               21535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               21955 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22235 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22245 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22945 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               22955 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23655 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               23665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24365 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               24995 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               25705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               26415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27825 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               27835 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28425 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               28845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29125 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29835 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               29845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30545 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               30555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               31255 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31855 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               31875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32555 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               32985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33265 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33275 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33975 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               33985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34685 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               34695 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35285 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35705 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35985 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               35995 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36695 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               36705 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37405 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               37415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38115 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38125 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38745 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               38765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               39875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               40875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               41575 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               41585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42175 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42875 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               42885 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43585 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               43595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               44305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45005 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45015 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45605 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               45625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46305 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46315 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               46735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47015 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47025 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               47735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48435 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               48445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49035 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49455 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49735 sampler_squeeze=1, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               49745 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50445 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               50455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               51155 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51165 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51865 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               51875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52495 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52515 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               52915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53195 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53905 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               53915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54615 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               54625 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55325 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55925 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               55945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56625 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               56635 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57335 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               57345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58045 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58755 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               58765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59355 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59375 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               59775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60055 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60065 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60765 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               60775 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
run 10 us
               61475 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               61485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62185 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62785 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
               62805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 62885 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 234
run 10 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v}
WARNING: [filemgmt 56-12] File 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
import_files -fileset sim_1 -norecurse {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v}
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
=======
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1527.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
WARNING: Simulation object /Sampler_tb/uut/ExpandMASK_/waddr_w0 was not found in the design.
WARNING: Simulation object /Sampler_tb/uut/ExpandMASK_/waddr_w1 was not found in the design.
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /Sampler_tb/Initial402_46
  File: C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v

HDL Line: C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1536.746 ; gain = 9.211
run 5 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3495 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
<<<<<<< HEAD
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
ERROR: [VRFC 10-2989] 'DLEN' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
ERROR: [VRFC 10-2989] 'HLEN' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:31]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:31]
ERROR: [VRFC 10-2989] 'DLEN' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:33]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:33]
ERROR: [VRFC 10-8530] module 'Sampler_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
WARNING: [VRFC 10-3248] data object 'en_A' is already declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
WARNING: [VRFC 10-9364] second declaration of 'en_A' is ignored [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:59]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
<<<<<<< HEAD
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
=======
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
<<<<<<< HEAD
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=z, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=z, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 271
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
=======
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.211 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1613.211 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3495 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:64]
ERROR: [VRFC 10-8530] module 'Sampler_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

=======
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
WARNING: [VRFC 10-3248] data object 'en_A' is already declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
WARNING: [VRFC 10-9364] second declaration of 'en_A' is ignored [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wen_c' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:67]
ERROR: [VRFC 10-3180] cannot find port 'waddr_cj' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:66]
ERROR: [VRFC 10-3180] cannot find port 'waddr_ci' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:65]
ERROR: [VRFC 10-3180] cannot find port 'cj' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:64]
ERROR: [VRFC 10-3180] cannot find port 'ci' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:63]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1088)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.211 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1613.211 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
<<<<<<< HEAD
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
=======
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
<<<<<<< HEAD
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=z, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=z, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
=======
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.211 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1613.211 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandMASK_/mux_in}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <SampleInBall> not found while processing module instance <uut> [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
=======
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <SampleInBall> not found while processing module instance <SampleInBall_> [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1627.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1627.527 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.527 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <SampleInBall> not found while processing module instance <SampleInBall_> [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

add_files -norecurse -scan_for_includes C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1627.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1627.527 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.527 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <SampleInBall> not found while processing module instance <SampleInBall_> [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <SampleInBall> not found while processing module instance <SampleInBall_> [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'i' is not permitted [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:50]
ERROR: [VRFC 10-2989] 'element_choose' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:68]
ERROR: [VRFC 10-2989] 'element_choose' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:70]
ERROR: [VRFC 10-2989] 'load_H' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:76]
ERROR: [VRFC 10-2989] 'load_H' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:93]
ERROR: [VRFC 10-2989] 'load_H' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:95]
ERROR: [VRFC 10-2989] 'load_H' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:103]
ERROR: [VRFC 10-8530] module 'SampleInBall' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 188 differs from formal bit length 1088 for port 'in' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
<<<<<<< HEAD
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
=======
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
<<<<<<< HEAD
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                 725 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 735 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2085 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2095 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3445 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3455 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4805 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6165 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6175 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7525 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7535 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8885 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8895 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10245 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10255 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/sampler_squeeze}} {{/Sampler_tb/uut/SampleInBall_/ci}} {{/Sampler_tb/uut/SampleInBall_/cj}} 
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/waddr_ci}} {{/Sampler_tb/uut/SampleInBall_/waddr_cj}} {{/Sampler_tb/uut/SampleInBall_/wen_c}} 
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/j_plus_num}} {{/Sampler_tb/uut/SampleInBall_/rej}} {{/Sampler_tb/uut/SampleInBall_/load_H}} {{/Sampler_tb/uut/SampleInBall_/H}} 
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/shake_cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
run 10 us
                 725 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 735 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2085 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2095 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3445 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3455 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4805 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6165 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6175 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7525 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7535 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8885 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8895 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10245 sampler_squeeze=x, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
               10255 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
=======
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 188 differs from formal bit length 1088 for port 'in' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                 725 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 735 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1435 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1445 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2145 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2855 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2865 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3565 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3575 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4275 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4285 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4985 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4995 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5695 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5705 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6405 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6415 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7115 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7125 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7825 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7835 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8535 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8545 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9245 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9255 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9955 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9965 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 188 differs from formal bit length 1088 for port 'in' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                 725 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 735 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1435 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1445 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2145 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2855 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2865 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3565 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3575 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4275 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4285 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4985 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4995 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5695 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5705 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6405 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6415 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7115 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7125 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7825 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7835 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8535 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8545 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9245 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9255 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9955 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9965 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/i}} {{/Sampler_tb/uut/SampleInBall_/j}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
run 10 us
                 725 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 735 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1435 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1445 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2145 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2855 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2865 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3565 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3575 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4275 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4285 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4985 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4995 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5695 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5705 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6405 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6415 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7115 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7125 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7825 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7835 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8535 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8545 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9245 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9255 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9955 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9965 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 188 differs from formal bit length 1088 for port 'in' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
<<<<<<< HEAD
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
=======
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
<<<<<<< HEAD
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                 725 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 735 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1435 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1445 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2145 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2155 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2855 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2865 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3565 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3575 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4275 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4285 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4985 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                4995 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5695 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5705 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6405 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                6415 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7115 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7125 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7825 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7835 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8535 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8545 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9245 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9255 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9955 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                9965 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 188 differs from formal bit length 1088 for port 'in' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 188 differs from formal bit length 1088 for port 'in' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
WARNING: [VRFC 10-3705] select index 8 into 'j' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/mux_data_out}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
=======
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
<<<<<<< HEAD
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
=======
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
WARNING: [VRFC 10-3705] select index 8 into 'j' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/SampleInBall_/done_SIB}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
run 10 us
                1805 sampler_squeeze=1, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                1815 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                2235 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3595 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                3605 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5385 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                5395 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7175 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                7185 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8965 sampler_squeeze=1, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
                8975 sampler_squeeze=0, next_element=z, z0=7fe000, z1=7fe000, waddr_z0=   0, waddr_z1=   1, wen_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
run 10 us
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/q_a}} {{/Sampler_tb/DM/c/q_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:14]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
ERROR: [VRFC 10-4982] syntax error near '+' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:18]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
ERROR: [VRFC 10-4982] syntax error near '+' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:18]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/q_a}} {{/Sampler_tb/DM/c/q_b}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Dual_Port_Ram_Single_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Dual_Port_Ram_Single_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Dual_Port_Ram_Single_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\Sampler.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/addr_a}} {{/Sampler_tb/DM/c/addr_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:83]
ERROR: [VRFC 10-2939] 'Dual_Port_Ram_Single_clk' is an unknown type [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:82]
ERROR: [VRFC 10-8530] module 'Data_Mem' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:83]
ERROR: [VRFC 10-8530] module 'Data_Mem' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:82]
ERROR: [VRFC 10-8530] module 'Data_Mem' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'c_addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:87]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:88]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/data_a}} {{/Sampler_tb/DM/c/data_b}} {{/Sampler_tb/DM/c/addr_a}} {{/Sampler_tb/DM/c/addr_b}} {{/Sampler_tb/DM/c/we_a}} {{/Sampler_tb/DM/c/we_b}} {{/Sampler_tb/DM/c/q_a}} {{/Sampler_tb/DM/c/q_b}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, waddr_z0=   x, waddr_z1=   x, wen_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, waddr_z0=   0, waddr_z1=   1, wen_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 282
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'we_z' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:85]
ERROR: [VRFC 10-3180] cannot find port 'addr_z1' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:84]
ERROR: [VRFC 10-3180] cannot find port 'addr_z0' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:83]
ERROR: [VRFC 10-3180] cannot find port 'we_A' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:99]
ERROR: [VRFC 10-3180] cannot find port 'addr_A1' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:98]
ERROR: [VRFC 10-3180] cannot find port 'addr_A0' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:97]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(HLEN=8)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1088)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v:73]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(HLEN=8)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1088)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 286
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/q_a}} {{/Sampler_tb/DM/c/q_b}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/en_a}} {{/Sampler_tb/DM/c/en_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 286
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 286
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/data_a}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/ram}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 286
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.168 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 287
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.168 ; gain = 0.000
run 10 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 287
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'we_c' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:115]
ERROR: [VRFC 10-3180] cannot find port 'en_c' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:114]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(HLEN=8)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1088)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:76]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.922 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 291
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.922 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/data_b}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/addr_b}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/en_b}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/c/we_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 291
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:76]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.922 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 291
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.922 ; gain = 0.000
run 10 us
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
WARNING: [VRFC 10-3248] data object 'en_A' is already declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
WARNING: [VRFC 10-9364] second declaration of 'en_A' is ignored [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
WARNING: [VRFC 10-5021] port 's0_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
=======
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
<<<<<<< HEAD
=======
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
<<<<<<< HEAD
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.922 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=x, next_element=x, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 510 sampler_squeeze=0, next_element=z, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=z, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 295
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.922 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
=======
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 5 us
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.180 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_w1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'w_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.180 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1720.180 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 398
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'we_y' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:91]
ERROR: [VRFC 10-3180] cannot find port 'en_y' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:90]
ERROR: [VRFC 10-3180] cannot find port 'addr_y1' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
ERROR: [VRFC 10-3180] cannot find port 'addr_y0' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
ERROR: [VRFC 10-3180] cannot find port 'y1' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:87]
ERROR: [VRFC 10-3180] cannot find port 'y0' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:86]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(HLEN=12)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1088)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'we_y' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:91]
ERROR: [VRFC 10-3180] cannot find port 'en_y' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:90]
ERROR: [VRFC 10-3180] cannot find port 'addr_y1' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
ERROR: [VRFC 10-3180] cannot find port 'addr_y0' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
ERROR: [VRFC 10-3180] cannot find port 'y1' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:87]
ERROR: [VRFC 10-3180] cannot find port 'y0' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:86]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(HLEN=12)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1088)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'addr_y0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'addr_y1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_data_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_data_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'y_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'y_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:153]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.910 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 426
run 5 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandMASK_/sampler_in_ready}} {{/Sampler_tb/uut/ExpandMASK_/sampler_in}} {{/Sampler_tb/uut/ExpandMASK_/sampler_squeeze}} {{/Sampler_tb/uut/ExpandMASK_/next_element}} {{/Sampler_tb/uut/ExpandMASK_/y0}} {{/Sampler_tb/uut/ExpandMASK_/y1}} {{/Sampler_tb/uut/ExpandMASK_/addr_y0}} {{/Sampler_tb/uut/ExpandMASK_/addr_y1}} {{/Sampler_tb/uut/ExpandMASK_/en_y}} {{/Sampler_tb/uut/ExpandMASK_/we_y}} {{/Sampler_tb/uut/ExpandMASK_/curr_state}} {{/Sampler_tb/uut/ExpandMASK_/next_state}} {{/Sampler_tb/uut/ExpandMASK_/j}} {{/Sampler_tb/uut/ExpandMASK_/shake_cnt}} {{/Sampler_tb/uut/ExpandMASK_/round_cnt}} {{/Sampler_tb/uut/ExpandMASK_/sampler_temp}} {{/Sampler_tb/uut/ExpandMASK_/j_plus_num}} {{/Sampler_tb/uut/ExpandMASK_/H0}} {{/Sampler_tb/uut/ExpandMASK_/H1}} {{/Sampler_tb/uut/ExpandMASK_/larger_0}} {{/Sampler_tb/uut/ExpandMASK_/larger_1}} {{/Sampler_tb/uut/ExpandMASK_/y_minuend_0}} {{/Sampler_tb/uut/ExpandMASK_/y_minuend_1}} {{/Sampler_tb/uut/ExpandMASK_/y_subtrahend_0}} {{/Sampler_tb/uut/ExpandMASK_/y_subtrahend_1}} {{/Sampler_tb/uut/ExpandMASK_/mux_data_out}} {{/Sampler_tb/uut/ExpandMASK_/mux_in}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
log_wave {/Sampler_tb/DM/y/data_a} {/Sampler_tb/DM/y/data_b} {/Sampler_tb/DM/y/addr_a} {/Sampler_tb/DM/y/addr_b} {/Sampler_tb/DM/y/en_a} {/Sampler_tb/DM/y/en_b} {/Sampler_tb/DM/y/we_a} {/Sampler_tb/DM/y/we_b} {/Sampler_tb/DM/y/q_a} {/Sampler_tb/DM/y/q_b} {/Sampler_tb/DM/y/ram} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/y/data_a}} {{/Sampler_tb/DM/y/data_b}} {{/Sampler_tb/DM/y/addr_a}} {{/Sampler_tb/DM/y/addr_b}} {{/Sampler_tb/DM/y/en_a}} {{/Sampler_tb/DM/y/en_b}} {{/Sampler_tb/DM/y/we_a}} {{/Sampler_tb/DM/y/we_b}} {{/Sampler_tb/DM/y/q_a}} {{/Sampler_tb/DM/y/q_b}} {{/Sampler_tb/DM/y/ram}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 3555 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 426
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_y0' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addr_y1' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'y_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:146]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'y_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:153]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.910 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:342]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:347]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:352]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:357]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:362]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:368]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:373]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:378]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:383]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:388]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:394]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:399]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:404]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:409]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:414]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:420]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:425]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:430]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:435]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'y_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'y_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:155]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.910 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4185 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4915 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                5335 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                5645 sampler_squeeze=1, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                5655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
run 5 us
                6065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6375 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                6885 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                6895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7535 sampler_squeeze=1, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7955 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8265 sampler_squeeze=1, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8275 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                8995 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
               10145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10235 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10885 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
run 5 us
               11305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               11615 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               11625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12345 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13075 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               13585 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               13595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 13605 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 480
run 5 us
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:155]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1731.910 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.910 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3875 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4185 sampler_squeeze=1, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4915 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                5335 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                5645 sampler_squeeze=1, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                5655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
run 5 us
                6065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6375 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                6885 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                6895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7535 sampler_squeeze=1, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7955 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8265 sampler_squeeze=1, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8275 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                8995 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
               10145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10235 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10885 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
run 5 us
               11305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               11615 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               11625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12345 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13075 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               13585 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               13595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 13605 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 480
run 5 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:155]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1731.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1731.910 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 835 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1731.910 ; gain = 0.000
run 5 us
                1255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1565 sampler_squeeze=1, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1575 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                1985 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                2715 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3025 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3035 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3535 sampler_squeeze=0, next_element=1, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                3875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                4185 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                4195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=0
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4915 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                5335 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                5645 sampler_squeeze=1, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                5655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
run 5 us
                6065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6375 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                6795 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                6885 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                6895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                7225 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7535 sampler_squeeze=1, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7545 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
                7955 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8265 sampler_squeeze=1, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8275 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
                8685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                8995 sampler_squeeze=1, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9005 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9415 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9725 sampler_squeeze=1, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                9735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
               10145 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10235 sampler_squeeze=0, next_element=1, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10245 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               10575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
               10885 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
               10895 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
run 5 us
               11305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               11615 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               11625 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12345 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               12765 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13075 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=0
               13495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               13585 sampler_squeeze=0, next_element=1, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
               13595 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=0
$finish called at time : 13605 ns : File "C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 482
run 5 us
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sim_1\new\Sampler_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\SHA3_imp\Sampler\Sampler.srcs\sources_1\imports\MLDSA\SampleInBall.v:]
exit
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 17:52:43 2025...
>>>>>>> 46245e1f31ff5e4205aeabe81c06e0cb01b20e02
