 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: FrontPanel                          Date:  8-11-2017,  9:02PM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
30 /72  ( 42%) 57  /360  ( 16%) 37 /216 ( 17%)   28 /72  ( 39%) 19 /34  ( 56%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       13/54       22/90       7/ 9
FB2           6/18        8/54       14/90       4/ 9
FB3          12/18       13/54       20/90       7/ 9
FB4           1/18        3/54        1/90       1/ 7
             -----       -----       -----      -----    
             30/72       37/216      57/360     19/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'ECLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :    18      28
Output        :   13          13    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     19          19

** Power Data **

There are 30 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'FrontPanel.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ECLK' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 13 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
DB<3>                   3     3     FB1_2   39   I/O     O       STD  FAST RESET
DB<2>                   3     3     FB1_5   40   I/O     O       STD  FAST RESET
DB<1>                   3     3     FB1_6   41   I/O     O       STD  FAST RESET
DB<0>                   3     3     FB1_8   42   I/O     O       STD  FAST RESET
DB<7>                   3     3     FB2_6   31   I/O     O       STD  FAST RESET
DB<6>                   3     3     FB2_8   32   I/O     O       STD  FAST RESET
DB<5>                   3     3     FB2_15  37   I/O     O       STD  FAST RESET
DB<4>                   3     3     FB2_17  38   I/O     O       STD  FAST RESET
DIR                     2     2     FB3_2   5    I/O     O       STD  SLOW RESET
IRQ                     1     1     FB3_5   6    I/O     O       STD  SLOW RESET
LED_0                   1     2     FB3_14  13   I/O     O       STD  SLOW 
TP                      1     4     FB3_15  14   I/O     O       STD  FAST 
CLK_50                  1     3     FB4_14  23   I/O     O       STD  SLOW RESET

** 17 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
XLXI_2/rotary_event     1     2     FB1_12  STD  RESET
XLXI_2/rotary_b_in      1     1     FB1_13  STD  RESET
XLXI_2/rotary_a_in      1     1     FB1_14  STD  RESET
XLXI_2/delay_rotary_q1  1     1     FB1_15  STD  RESET
XLXI_2/rotary_q2        2     3     FB1_16  STD  RESET
XLXI_2/rotary_q1        2     3     FB1_17  STD  RESET
XLXI_2/rotary_left      2     3     FB1_18  STD  RESET
XLXI_2/rotary_in<1>     1     1     FB2_16  STD  RESET
XLXI_2/rotary_in<0>     1     1     FB2_18  STD  RESET
XLXI_2/internal_detent  1     1     FB3_9   STD  RESET
XLXI_15/r_reg<1>        1     1     FB3_10  STD  RESET
XLXI_15/r_reg<0>        1     3     FB3_11  STD  RESET
XLXI_20/BITCNT<3>       2     5     FB3_12  STD  RESET
XLXI_20/BITCNT<0>       2     3     FB3_13  STD  RESET
XLXI_15/r_reg<2>        2     3     FB3_16  STD  RESET
XLXI_20/BITCNT<2>       3     5     FB3_17  STD  RESET
XLXI_20/BITCNT<1>       3     4     FB3_18  STD  RESET

** 6 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
ECLK                    FB1_9   43   GCK/I/O GCK
PHA                     FB1_15  2    I/O     I
PHB                     FB1_17  3    I/O     I
MOSI                    FB3_8   7    I/O     I
SCLK                    FB3_9   8    I/O     I
SS                      FB3_11  12   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
DB<3>                 3       0     0   2     FB1_2   39    I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
DB<2>                 3       0     0   2     FB1_5   40    I/O     O
DB<1>                 3       0     0   2     FB1_6   41    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
DB<0>                 3       0     0   2     FB1_8   42    I/O     O
(unused)              0       0     0   5     FB1_9   43    GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O 
XLXI_2/rotary_event   1       0     0   4     FB1_12        (b)     (b)
XLXI_2/rotary_b_in    1       0     0   4     FB1_13        (b)     (b)
XLXI_2/rotary_a_in    1       0     0   4     FB1_14  1     GCK/I/O (b)
XLXI_2/delay_rotary_q1
                      1       0     0   4     FB1_15  2     I/O     I
XLXI_2/rotary_q2      2       0     0   3     FB1_16        (b)     (b)
XLXI_2/rotary_q1      2       0     0   3     FB1_17  3     I/O     I
XLXI_2/rotary_left    2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DB<0>              6: SS                      10: XLXI_2/rotary_q1 
  2: DB<1>              7: XLXI_2/delay_rotary_q1  11: XLXI_2/rotary_q2 
  3: DB<2>              8: XLXI_2/rotary_in<0>     12: PHA 
  4: MOSI               9: XLXI_2/rotary_in<1>     13: PHB 
  5: SCLK             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DB<3>                ..X.XX.................................. 3
DB<2>                .X..XX.................................. 3
DB<1>                X...XX.................................. 3
DB<0>                ...XXX.................................. 3
XLXI_2/rotary_event  ......X..X.............................. 2
XLXI_2/rotary_b_in   ............X........................... 1
XLXI_2/rotary_a_in   ...........X............................ 1
XLXI_2/delay_rotary_q1 
                     .........X.............................. 1
XLXI_2/rotary_q2     .......XX.X............................. 3
XLXI_2/rotary_q1     .......XXX.............................. 3
XLXI_2/rotary_left   ......X..XX............................. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   29    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
DB<7>                 3       0     0   2     FB2_6   31    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
DB<6>                 3       0     0   2     FB2_8   32    I/O     O
(unused)              0       0     0   5     FB2_9   33    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  34    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  36    GTS/I/O 
DB<5>                 3       0     0   2     FB2_15  37    I/O     O
XLXI_2/rotary_in<1>   1       0     0   4     FB2_16        (b)     (b)
DB<4>                 3       0     0   2     FB2_17  38    I/O     O
XLXI_2/rotary_in<0>   1       0     0   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DB<3>              4: DB<6>              7: XLXI_2/rotary_a_in 
  2: DB<4>              5: SCLK               8: XLXI_2/rotary_b_in 
  3: DB<5>              6: SS               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DB<7>                ...XXX.................................. 3
DB<6>                ..X.XX.................................. 3
DB<5>                .X..XX.................................. 3
XLXI_2/rotary_in<1>  .......X................................ 1
DB<4>                X...XX.................................. 3
XLXI_2/rotary_in<0>  ......X................................. 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
DIR                   2       0     0   3     FB3_2   5     I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
IRQ                   1       0     0   4     FB3_5   6     I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     I
XLXI_2/internal_detent
                      1       0     0   4     FB3_9   8     I/O     I
XLXI_15/r_reg<1>      1       0     0   4     FB3_10        (b)     (b)
XLXI_15/r_reg<0>      1       0     0   4     FB3_11  12    I/O     I
XLXI_20/BITCNT<3>     2       0     0   3     FB3_12        (b)     (b)
XLXI_20/BITCNT<0>     2       0     0   3     FB3_13        (b)     (b)
LED_0                 1       0     0   4     FB3_14  13    I/O     O
TP                    1       0     0   4     FB3_15  14    I/O     O
XLXI_15/r_reg<2>      2       0     0   3     FB3_16  18    I/O     (b)
XLXI_20/BITCNT<2>     3       0     0   2     FB3_17  16    I/O     (b)
XLXI_20/BITCNT<1>     3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK_50             6: XLXI_15/r_reg<2>        10: XLXI_20/BITCNT<0> 
  2: DB<0>              7: XLXI_2/internal_detent  11: XLXI_20/BITCNT<1> 
  3: SCLK               8: XLXI_2/rotary_event     12: XLXI_20/BITCNT<2> 
  4: XLXI_15/r_reg<0>   9: XLXI_2/rotary_left      13: XLXI_20/BITCNT<3> 
  5: XLXI_15/r_reg<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DIR                  .......XX............................... 2
IRQ                  ......X................................. 1
XLXI_2/internal_detent 
                     .......X................................ 1
XLXI_15/r_reg<1>     ...X.................................... 1
XLXI_15/r_reg<0>     ...XXX.................................. 3
XLXI_20/BITCNT<3>    ..X......XXXX........................... 5
XLXI_20/BITCNT<0>    ..X......X..X........................... 3
LED_0                XX...................................... 2
TP                   .........XXXX........................... 4
XLXI_15/r_reg<2>     ...XXX.................................. 3
XLXI_20/BITCNT<2>    ..X......XXXX........................... 5
XLXI_20/BITCNT<1>    ..X......XX.X........................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
CLK_50                1       0     0   4     FB4_14  23    I/O     O
(unused)              0       0     0   5     FB4_15  27    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  28    I/O     
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: XLXI_15/r_reg<0>   2: XLXI_15/r_reg<1>   3: XLXI_15/r_reg<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CLK_50               XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_CLK_50: FTCPE port map (CLK_50,'1',ECLK,'0','0',CLK_50_CE);
CLK_50_CE <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
	XLXI_15/r_reg(2));

FDCPE_DB0: FDCPE port map (DB(0),MOSI,SCLK,'0','0',NOT SS);

FDCPE_DB1: FDCPE port map (DB(1),DB(0),SCLK,'0','0',NOT SS);

FDCPE_DB2: FDCPE port map (DB(2),DB(1),SCLK,'0','0',NOT SS);

FDCPE_DB3: FDCPE port map (DB(3),DB(2),SCLK,'0','0',NOT SS);

FDCPE_DB4: FDCPE port map (DB(4),DB(3),SCLK,'0','0',NOT SS);

FDCPE_DB5: FDCPE port map (DB(5),DB(4),SCLK,'0','0',NOT SS);

FDCPE_DB6: FDCPE port map (DB(6),DB(5),SCLK,'0','0',NOT SS);

FDCPE_DB7: FDCPE port map (DB(7),DB(6),SCLK,'0','0',NOT SS);

FDCPE_DIR: FDCPE port map (DIR,XLXI_2/rotary_left,ECLK,'0','0',XLXI_2/rotary_event);

FDCPE_IRQ: FDCPE port map (IRQ,XLXI_2/internal_detent,ECLK,'0','0');


LED_0 <= (DB(0) AND CLK_50);


TP <= (XLXI_20/BITCNT(3) AND NOT XLXI_20/BITCNT(0) AND 
	NOT XLXI_20/BITCNT(1) AND NOT XLXI_20/BITCNT(2));

FTCPE_XLXI_15/r_reg0: FTCPE port map (XLXI_15/r_reg(0),XLXI_15/r_reg_T(0),ECLK,'0','0');
XLXI_15/r_reg_T(0) <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
	XLXI_15/r_reg(2));

FTCPE_XLXI_15/r_reg1: FTCPE port map (XLXI_15/r_reg(1),XLXI_15/r_reg(0),ECLK,'0','0');

FTCPE_XLXI_15/r_reg2: FTCPE port map (XLXI_15/r_reg(2),XLXI_15/r_reg_T(2),ECLK,'0','0');
XLXI_15/r_reg_T(2) <= ((XLXI_15/r_reg(0) AND XLXI_15/r_reg(1))
	OR (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
	XLXI_15/r_reg(2)));

FDCPE_XLXI_2/delay_rotary_q1: FDCPE port map (XLXI_2/delay_rotary_q1,XLXI_2/rotary_q1,ECLK,'0','0');

FDCPE_XLXI_2/internal_detent: FDCPE port map (XLXI_2/internal_detent,XLXI_2/rotary_event,ECLK,'0','0');

FDCPE_XLXI_2/rotary_a_in: FDCPE port map (XLXI_2/rotary_a_in,PHA,ECLK,'0','0');

FDCPE_XLXI_2/rotary_b_in: FDCPE port map (XLXI_2/rotary_b_in,PHB,ECLK,'0','0');

FDCPE_XLXI_2/rotary_event: FDCPE port map (XLXI_2/rotary_event,XLXI_2/rotary_event_D,ECLK,'0','0');
XLXI_2/rotary_event_D <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);

FDCPE_XLXI_2/rotary_in0: FDCPE port map (XLXI_2/rotary_in(0),XLXI_2/rotary_a_in,ECLK,'0','0');

FDCPE_XLXI_2/rotary_in1: FDCPE port map (XLXI_2/rotary_in(1),XLXI_2/rotary_b_in,ECLK,'0','0');

FDCPE_XLXI_2/rotary_left: FDCPE port map (XLXI_2/rotary_left,XLXI_2/rotary_q2,ECLK,'0','0',XLXI_2/rotary_left_CE);
XLXI_2/rotary_left_CE <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);

FTCPE_XLXI_2/rotary_q1: FTCPE port map (XLXI_2/rotary_q1,XLXI_2/rotary_q1_T,ECLK,'0','0');
XLXI_2/rotary_q1_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q1 AND 
	XLXI_2/rotary_in(0))
	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q1 AND 
	NOT XLXI_2/rotary_in(0)));

FTCPE_XLXI_2/rotary_q2: FTCPE port map (XLXI_2/rotary_q2,XLXI_2/rotary_q2_T,ECLK,'0','0');
XLXI_2/rotary_q2_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q2 AND 
	NOT XLXI_2/rotary_in(0))
	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q2 AND 
	XLXI_2/rotary_in(0)));

FDCPE_XLXI_20/BITCNT0: FDCPE port map (XLXI_20/BITCNT(0),XLXI_20/BITCNT_D(0),SCLK,'0','0');
XLXI_20/BITCNT_D(0) <= (NOT XLXI_20/BITCNT(3) AND XLXI_20/BITCNT(0));

FDCPE_XLXI_20/BITCNT1: FDCPE port map (XLXI_20/BITCNT(1),XLXI_20/BITCNT_D(1),SCLK,'0','0');
XLXI_20/BITCNT_D(1) <= ((NOT XLXI_20/BITCNT(3) AND XLXI_20/BITCNT(0) AND 
	NOT XLXI_20/BITCNT(1))
	OR (NOT XLXI_20/BITCNT(3) AND NOT XLXI_20/BITCNT(0) AND 
	XLXI_20/BITCNT(1)));

FTCPE_XLXI_20/BITCNT2: FTCPE port map (XLXI_20/BITCNT(2),XLXI_20/BITCNT_T(2),SCLK,'0','0');
XLXI_20/BITCNT_T(2) <= ((XLXI_20/BITCNT(3) AND XLXI_20/BITCNT(2))
	OR (NOT XLXI_20/BITCNT(3) AND XLXI_20/BITCNT(0) AND 
	XLXI_20/BITCNT(1)));

FDCPE_XLXI_20/BITCNT3: FDCPE port map (XLXI_20/BITCNT(3),XLXI_20/BITCNT_D(3),SCLK,'0','0');
XLXI_20/BITCNT_D(3) <= (NOT XLXI_20/BITCNT(3) AND XLXI_20/BITCNT(0) AND 
	XLXI_20/BITCNT(1) AND XLXI_20/BITCNT(2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 CLK_50                        
  2 PHA                              24 TDO                           
  3 PHB                              25 GND                           
  4 GND                              26 VCC                           
  5 DIR                              27 KPR                           
  6 IRQ                              28 KPR                           
  7 MOSI                             29 KPR                           
  8 SCLK                             30 KPR                           
  9 TDI                              31 DB<7>                         
 10 TMS                              32 DB<6>                         
 11 TCK                              33 KPR                           
 12 SS                               34 KPR                           
 13 LED_0                            35 VCC                           
 14 TP                               36 KPR                           
 15 VCC                              37 DB<5>                         
 16 KPR                              38 DB<4>                         
 17 GND                              39 DB<3>                         
 18 KPR                              40 DB<2>                         
 19 KPR                              41 DB<1>                         
 20 KPR                              42 DB<0>                         
 21 KPR                              43 ECLK                          
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
