# Synchronous_fifo
Designed a 16-depth Synchronous FIFO with 8-bit data input/output, including full/empty status tracking, simulated
successfully in EDA Playground and Xilinx Vivado, with precise data management using sequential logic on rising
clock edges.
