<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
Component documentation - General info
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
</STYLE>

</head>

<body>

<table border="0"  cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>Init_BYTEFLIGHT</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<i>General Info</i><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<!--#LINKS-->
<a href="../../DOCs/BeanIndexMCUInit.html">Init.Components</a><br />
<br /><br /><br />
<center>

<img src="Init_BYTEFLIGHT_HCS12_b.gif" alt="Component icon"/>
<br /><i>Component icon</i>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

       <div class="titlebox">
          <div class="beanname">
            Component
            
            
            Init_BYTEFLIGHT for HCS12
          </div>
          <div class="descrtext">Byteflight communication interface (BYTEFLIGHT)</div>
        </div>

       <div class="text_title">
            Device Initialization
  		 </div>		 
  		 <div class="descr_line">                  
            (Description of the component parameters.)                   
       </div>

<!---DESCBEG DON'T CHANGE THIS-->
  <!--here you can write text that BW will let live during generation process-->
  <!--sem je mozno napsat popis, ktery BW pri pregenerovani zachova-->
<!---DESCEND DON'T CHANGE THIS-->
       <div class="user_text">
         <ul>
  <li>
<a name="ByteFlight">
<b>Device</b></a> - Selection of the Byteflight communication device module.
</li>
<li>
<a name="SettingsGrp">
<b>Settings</b></a> - Common BYTEFLIGHT module settings.
<ul>
  <li>
  <a name="MasterSelect">
  <b>Master Select</b></a> - This item selects the node as bus master or as bus slave.<br /> This item modifies the MASTER bit in the BFMCR register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Master</u>: The interface is a master and generates the SYNC pulses.</li>
  <li><u>Slave</u>: The interface is a slave and verifies the SYNC pulses.</li>
</ul><br />

  </li>
  <li>
  <a name="InitRequest">
  <b>Stay in initialization mode</b></a> - When this item is set, the module immediately enters the initialization state. When this item is clear, the module immediately leaves the initialization state.<br />
 This item modifies the INITRQ bit in the BFMCR register.
  </li>
  <li>
  <a name="GenWakeUp">
  <b>Generated wake up pulses</b></a> - If this item is set module will be generated wake up pulse sequence after init. mode leaving.<br />
 This item modifies the  WPULSE bit in the BFMCR register.
  </li>
  <li>
  <a name="MasterPulses">
  <b>Master Pulses</b></a> - If the Master select item and the Alarm Master Pulses are set, ALARM pulses are transmitted.<br /> This item modifies the ALARM bit in the BFMCR register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>ALARM</u>: The interface generates ALARM pulses on next t_cyc</li>
  <li><u>Normal SYNC</u>: The interface generates normal SYNC pulses.</li>
</ul><br />

  </li>
  <li>
  <a name="SleepMode">
  <b>Enter to Sleep Mode</b></a> - This item requests the module to enter sleep mode, the clock will be stopped.<br />
 This item modifies the SLPRQ bit in the BFMCR register.
  </li>
  <li>
  <a name="WaitMode">
  <b>Stop in Wait Mode</b></a> - Byteflight Module Stops in Wait Mode.<br />
 This item modifies the SSWAI bit in the BFMCR register.
  </li>
  <li>
  <a name="OffsetTime1">
  <b>Time t_wx0_tx register</b></a> - The time configuration register 1 contains the specific programmable time t_wx0_tx for the node. Only a hard reset will clear the register.<br />
 This item modifies all bits in the BFTCR1 register.
  </li>
  <li>
  <a name="OffsetTimeInfo1">
  <b>Offset Time t_wx0_tx [ns]</b></a> - The time configuration register 1 contains the specific programmable time t_wx0_tx for the node. This item is influenced by the following properties: <a href="#OffsetTime1">Time t_wx0_tx register</a>.
  </li>
  <li>
  <a name="OffsetTime2">
  <b>Time t_wx0_rx  register</b></a> - The time configuration register 2 contains the specific programmable time t_wx0_rx for the node.<br />
 Only a hard reset will clear the register. This item modifies all bits in the BFTCR2 register.
  </li>
  <li>
  <a name="OffsetTimeInfo2">
  <b>OffsetTime t_wx0_rx [ns]</b></a> - The time configuration register 2 contains the specific programmable time t_wx0_rx for the node. This item is influenced by the following properties: <a href="#OffsetTime2">Time t_wx0_rx  register</a>.
  </li>
  <li>
  <a name="OffsetTime3">
  <b>Time t_wx0_delta register</b></a> - The time configuration register 3 contains the specific programmable time t_wx0_delta for the node. Only a hard reset will clear the register.<br />
 This item modifies all bits in the BFTCR3 register.
  </li>
  <li>
  <a name="OffsetTimeInfo3">
  <b>Offset Time t_wx0_delta [ns]</b></a> - The time configuration register 3 contains the specific programmable time t_wx0_delta for the node. This item is influenced by the following properties: <a href="#OffsetTime3">Time t_wx0_delta register</a>.
  </li>
  <li>
  <a name="FIFObuf">
  <b>Receive FIFO</b></a> - If enabled, receive FIFO of size up to 16 buffers can be specified.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="FIFOsize">
    <b>Size of FIFO</b></a> - The number of buffers, starting from buffer 0, assigned to the receive FIFO can be selected. Values up to 16 are possible.<br />
This item modifies FSIZ0 up to FSIZ4 bits in the BFFSIZR register.
    </li>
    <li>
    <a name="FIFObufNum">
    <b>Buffer number for FIFO access</b></a> - To access receive FIFO, specify this buffer number in ReadFrame method (for information only).
    </li>
    <li>
    <a name="FIFOAcceptance">
    <b>FIFO Identifier Acceptance</b></a> - FIFO Identifier Acceptance.<br />
 This item modifies all bits in the BFFIDAC register.
    </li>
    <li>
    <a name="FIFOMask">
    <b>FIFO Identifier Mask</b></a> -  FIFO Identifier Mask.<br />
 This item modifies all bits in the BFFIDMR register.
    </li>
    <li>
    <a name="FIFORejection">
    <b>FIFO Identifier Rejection</b></a> - FIFO Identifier Rejection.<br />
 This item modifies all bits in the BFFIDRJ register.
    </li>
    <li>
    <a name="FIFORejectionMask">
    <b>FIFO Identifier Rejection Mask</b></a> - FIFO Identifier Rejection Mask.<br />
 This item modifies all bits in the BFFIDRMR register.
    </li>
  </ul>
  </li>
  <li>
  <a name="RxBuf">
  <b>Dedicated receive buffers</b></a> - If enabled, dedicated receive buffers can be specified.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="RxBufList">
    <b>Buffers</b></a> - Dedicated receive buffers.
    <br />One Item of the list looks like:<br />
  <a name="RxBufGrp">
  <b>Buffer0</b></a> - Dedicated Receive buffer settings.
  <ul>
    <li>
    <a name="RxIDinit">
    <b>Receive identifier init</b></a> - Initial value of the received buffer identifier. The Byteflight transfers received message to the dedicated receive buffer with matching identifier (ID).
    </li>
    <li>
    <a name="RxBufNum">
    <b>Buffer number</b></a> - To access the buffer, specify the Buffer number in ReadFrame method (for information only).
    </li>
  </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="TransBuffersEn">
  <b>Transmit buffers</b></a> - This item enables a transmit buffers.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="TxCount">
    <b>Transmit buffers count</b></a> - Number of transmit buffers.<br />
 This item modifies the CFG bit in the BFBUFCTL0 register to the BFBUFCTL15 register.
    </li>
    <li>
    <a name="TxBufNum">
    <b>Interval of Buffer numbers</b></a> - To access the buffers, specify one of Buffer numbers in SendFrame or SendFrameExt methods (for information only).
    </li>
  </ul>
  </li>
</ul>
</li>
<li>
<a name="PinsGrp">
<b>Pins</b></a> - Module pins/signals settings.
<ul>
  <li>
  <a name="InputDatagrp">
  <b>Input Data Pin</b></a> - Settings related to Input Data Pin.
  <ul>
    <li>
    <a name="BFInputPin">
    <b>Input Data Pin</b></a> - BF Input Data Pin.
    </li>
    <li>
    <a name="BFInputPinPull">
    <b>Input Data Pin pull resistor</b></a> - Setting of the pull resistor for the Input Data pin.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
  </ul>
  </li>
  <li>
  <a name="OutputPingrp">
  <b>Output Data Pin</b></a> - Settings related to Output Data Pin.
  <ul>
    <li>
    <a name="BFOutputPin">
    <b>Output Data Pin</b></a> - BF Output Data Pin.
    </li>
    <li>
    <a name="BFOutputPinPull">
    <b>Output Data Pin pull resistor</b></a> - Setting of the pull resistor for the Output Data pin.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
    <li>
    <a name="BFOutputPinODE">
    <b>Output Data Pin open drain</b></a> - Setting of the open drain option for the Output Data pin.nThis item modifies the respective bit in the port wired-or mode register.
    </li>
  </ul>
  </li>
  <li>
  <a name="SyncPulseEn">
  <b>Sync Pulse</b></a> - Sync Pulse enable. This item modifies the PSYNEN bit in the BFPCTLBF register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="BF_PSYNPin">
    <b>BF_PSYN Pin</b></a> - BF_PSYN Pin.
    </li>
    <li>
    <a name="BF_PSYNPinPull">
    <b>BF_PSYN Pin pull resistor</b></a> - Setting of the pull resistor for the BF_PSYN pin.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
    <li>
    <a name="BF_PSYNPinODE">
    <b>BF_PSYN Pin open drain</b></a> - Setting of the open drain option for the BF_PSYN pin.nThis item modifies the respective bit in the port wired-or mode register.
    </li>
  </ul>
  </li>
  <li>
  <a name="PROKEn">
  <b>Reception OK Pulse</b></a> - Reception OK Pulse enable. This item modifies the PROKEN bit in the BFPCTLBF register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="BF_PROKPin">
    <b>BF_PROK Pin</b></a> - BF_PROK Pin.
    </li>
    <li>
    <a name="BF_PROKPinPull">
    <b>BF_PROK Pin pull resistor</b></a> - Setting of the pull resistor for the BF_PROK pin.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
    <li>
    <a name="BF_PROKPinODE">
    <b>BF_PROK Pin open drain</b></a> - Setting of the open drain option for the BF_PROK pin.nThis item modifies the respective bit in the port wired-or mode register.
    </li>
  </ul>
  </li>
  <li>
  <a name="ErrorPulseEn">
  <b>Error Pulse</b></a> - Error Pulse enable. This item modifies the PERREN bit in the BFPCTLBF register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="BFErrorPin">
    <b>BF Illegal Pulse Error Pin</b></a> - BF Illegal Pulse Error Pin.
    </li>
    <li>
    <a name="BFErrorPinPull">
    <b>BF Illegal Pulse Error Pin pull resistor</b></a> - Setting of the pull resistor for the BF Illegal Pulse Error pin.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
    <li>
    <a name="BFErrorPinODE">
    <b>BF Illegal Pulse Error Pin open drain</b></a> - Setting of the open drain option for the BF Illegal Pulse Error pin.nThis item modifies the respective bit in the port wired-or mode register.
    </li>
    <li>
    <a name="MismatchError">
    <b>Slot Mismatch Error</b></a> - Slot Mismatch Error enable. This item modifies the PMEREN bit in the BFPCTLBF register.
    </li>
  </ul>
  </li>
  <li>
  <a name="SlotMismatchEn">
  <b>Slot Mismatch</b></a> - Slot Mismatch enable. This item modifies the PSLMEN bit in the BFPCTLBF register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="BFSlotMismatchPin">
    <b>BF Slot Mismatch Pin</b></a> - BF Slot Mismatch Pin.
    </li>
    <li>
    <a name="BFSlotMismatchPinPull">
    <b>BF Slot Mismatch Pin pull resistor</b></a> - Setting of the pull resistor for the BF Slot Mismatch pin.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
    <li>
    <a name="BFSlotMismatchPinODE">
    <b>BF Slot Mismatch Pin open drain</b></a> - Setting of the open drain option for the BF Slot Mismatch pin.nThis item modifies the respective bit in the port wired-or mode register.
    </li>
  </ul>
  </li>
</ul>
</li>
<li>
<a name="IntGrp">
<b>Interrupts</b></a> - Interrupts settings of the module.
<ul>
  <li>
  <a name="RecvFIFOGrp">
  <b>Receive FIFO Not Empty</b></a> - Receive FIFO Not Empty interrupt settings.
  <ul>
    <li>
    <a name="RecvFIFOIntEn">
    <b>Receive FIFO Not Empty</b></a> - Enable interrupt of Receive FIFO Not Empty.<br />
 This item modifies the RCVFIE bit in the BFRIER register.
    </li>
    <li>
    <a name="RecvFIFOInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="RecvFIFOIntPriority">
    <b>Priority</b></a> - Priority of Receive FIFO Not Empty interrupt.
    </li>
    <li>
    <a name="ISRHandleBFRecvFIFO">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="ReceiveIntGrp">
  <b>Receive</b></a> - Receive interrupt settings.
  <ul>
    <li>
    <a name="RecvIntEn">
    <b>Receive</b></a> - Receive interrupt enable.<br />
 This item modifies the RXIE bit in the BFRIER register.
    </li>
    <li>
    <a name="RecvInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="RecvIntPriority">
    <b>Priority</b></a> - Priority of Receive interrupt .
    </li>
    <li>
    <a name="ISRHandleBFRecv">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="XSYNCPulseGrp">
  <b>XSYNC Pulse</b></a> - XSYNC Pulse interrupt settings.
  <ul>
    <li>
    <a name="XSYNCPulseEn">
    <b>XSYNC Pulse</b></a> - XSYNC Pulse interrupt enable.<br />
 This item modifies the XSYNIE bit in the BFRIER register.
    </li>
    <li>
    <a name="XSYNCInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="ISRHandleBFXSYNC">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="SynchrIntGrp">
  <b>Synchronization</b></a> - Synchronization interrupt settings.
  <ul>
    <li>
    <a name="SynchrInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="ALARMIntEn">
    <b>Synchr. Pulse ALARM</b></a> -  Synchr. Pulse ALARM.<br />
 This item modifies the SYNAIE bit in the BFRIER register.
    </li>
    <li>
    <a name="NORMALIntEn">
    <b>Synchr. Pulse NORMAL</b></a> -  Synchr. Pulse NORMAL.<br />
 This item modifies the SYNNIE bit in the BFRIER register.
    </li>
    <li>
    <a name="SynchrIntPriority">
    <b>Priority</b></a> - Priority of Synchronization interrupts.
    </li>
    <li>
    <a name="ISRHandleBFSynchr">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="GeneralGrp">
  <b>General</b></a> - General interrupt settings.
  <ul>
    <li>
    <a name="GeneralInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="MismatchInt">
    <b>Slot Mismatch</b></a> - Slot Mismatch interrupt enable.<br />
 This item modifies the SLMMIE bit in the BFRIER register.
    </li>
    <li>
    <a name="TransmitInt">
    <b>Transmit</b></a> - Transmit interrupt enable.<br />
 This item modifies the TXIE bit in the BFGIER register.
    </li>
    <li>
    <a name="FIFOOverrunInt">
    <b>Receive FIFO Overrun</b></a> -  Receive FIFO Overrun interrupt enable.<br />
 This item modifies the OVRNIE bit in the BFGIER register.
    </li>
    <li>
    <a name="MessageFormatInt">
    <b>Message Format Error</b></a> - Message Format Error interrupt enable.<br />
 This item modifies the ERRIE bit in the BFGIER register.
    </li>
    <li>
    <a name="SYNCEarlyErrInt">
    <b>SYNC Pulse Too Early Error</b></a> - Enable interrupt of SYNC Pulse Too Early Error.<br />
 This item modifies the SYNEIE bit in the BFGIER register.
    </li>
    <li>
    <a name="SYNCLostErrInt">
    <b>SYNC Pulse Lost Error</b></a> - SYNC Pulse Lost Error interrupt enable.<br />
 This item modifies the SYNLIE bit in the BFGIER register.
    </li>
    <li>
    <a name="IllegalPulseInt">
    <b>Illegal Pulse Error</b></a> - Illegal Pulse Error interrupt enable.<br />
 This item modifies the ILLPIE bit in the BFGIER register.
    </li>
    <li>
    <a name="LockingErrInt">
    <b>Locking Error</b></a> - Locking Error interrupt enable.<br />
 This item modifies the LOCKIE bit in the BFGIER register.
    </li>
    <li>
    <a name="WakeUpInt">
    <b>Wake up</b></a> - Wake up interrupt enable.<br />
 This item modifies the WAKEIE bit in the BFGIER register.
    </li>
    <li>
    <a name="GeneralIntPriority">
    <b>Priority</b></a> - Priority of general interrupts.
    </li>
    <li>
    <a name="ISRHandleBFGeneral">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="MessageBuffInt0">
  <b>Message Buffer 0 interrupt</b></a> - Message Buffer 0 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL0 register.
  </li>
  <li>
  <a name="MessageBuffInt1">
  <b>Message Buffer 1 interrupt</b></a> - Message Buffer 1 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL1 register.
  </li>
  <li>
  <a name="MessageBuffInt2">
  <b>Message Buffer 2 interrupt</b></a> - Message Buffer 2 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL2 register.
  </li>
  <li>
  <a name="MessageBuffInt3">
  <b>Message Buffer 3 interrupt</b></a> - Message Buffer 3 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL3 register.
  </li>
  <li>
  <a name="MessageBuffInt4">
  <b>Message Buffer 4 interrupt</b></a> - Message Buffer 4 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL4 register.
  </li>
  <li>
  <a name="MessageBuffInt5">
  <b>Message Buffer 5 interrupt</b></a> - Message Buffer 5 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL5 register.
  </li>
  <li>
  <a name="MessageBuffInt6">
  <b>Message Buffer 6 interrupt</b></a> - Message Buffer 6 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL6 register.
  </li>
  <li>
  <a name="MessageBuffInt7">
  <b>Message Buffer 7 interrupt</b></a> - Message Buffer 7 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL7 register.
  </li>
  <li>
  <a name="MessageBuffInt8">
  <b>Message Buffer 8 interrupt</b></a> - Message Buffer 8 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL8 register.
  </li>
  <li>
  <a name="MessageBuffInt9">
  <b>Message Buffer 9 interrupt</b></a> - Message Buffer 9 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL9 register.
  </li>
  <li>
  <a name="MessageBuffInt10">
  <b>Message Buffer 10 interrupt</b></a> - Message Buffer 10 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL10 register.
  </li>
  <li>
  <a name="MessageBuffInt11">
  <b>Message Buffer 11 interrupt</b></a> - Message Buffer 11 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL11 register.
  </li>
  <li>
  <a name="MessageBuffInt12">
  <b>Message Buffer 12 interrupt</b></a> - Message Buffer 12 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL12 register.
  </li>
  <li>
  <a name="MessageBuffInt13">
  <b>Message Buffer 13 interrupt</b></a> - Message Buffer 13 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL13 register.
  </li>
  <li>
  <a name="MessageBuffInt14">
  <b>Message Buffer 14 interrupt</b></a> - Message Buffer 14 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL14 register.
  </li>
  <li>
  <a name="MessageBuffInt15">
  <b>Message Buffer 15 interrupt</b></a> - Message Buffer 15 interrupt enable. The item is enabled if corresponding buffer is used - see Receive FIFO, Dedicated receive buffers, Transmit buffers.<br />
 This item modifies the IENA bit in the BFBUFCTL15 register.
  </li>
</ul>
</li>
<li>
<a name="InitGrp">
<b>Inittialization</b></a> - Initialization options of the module.
<ul>
  <li>
  <a name="ByteflightEn">
  <b>Byteflight module</b></a> - Byteflight module enable.<br />
 This item modifies the BFEN bit in the BFPCTLBF register.
  </li>
</ul>
</li>

         </ul>
       </div>
  
       <p class="footer">
         PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
         <br />
         Copyright 1997 - 2010 Freescale Semiconductor, Inc.
       </p>
     
    </td>
  </tr>

</table>

</body>
</html>
