library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ir is
	port (
		reg_1: out std_logic_vector(2 downto 0);
		reg_2: out std_logic_vector(2 downto 0);
		reg_3: out std_logic_vector(2 downto 0);
		shifter_left_8: out std_logic_vector(8 downto 0);
		zero_extender_9:out std_logic_vector(8 downto 0);
		sign_extender_9: out std_logic_vector(8 downto 0);
		sign_extender_6: out std_logic_vector(5 downto 0);
		mem: in std_logic_vector(15 downto 0);
		clk: in std_logic;
		s: in std_logic_vector(3 downto 0)
	) ;
end ir;
architecture exe of ir is
signal ir_store: std_logic_vector(15 downto 0);
begin
	write_proc: process(clk)
	begin
	if(falling_edge(clk)) then
		if(s="0000") then
			ir_store <= mem;
	end if;
	end if;
	end process;
	
	read_proc: process(ir_store, state)
	begin
	if(s="0001" ) then
		reg_1<=ir_store(11 downto 9);
		reg_2 <= ir_store(8 downto 6);
		
	elsif (s="0011") then
		reg_3<= ir_store(5 downto 3);
		
	elsif (s="0100") then
		sign_extender_6<= ir_store(5 downto 0);
		
	elsif (s="0110") then
		reg_2<= ir_store(8 downto 6);
		
	elsif (s="1000") then
		reg_3<= ir_store(11 downto 9);
		shifter_left_8<= ir_store(8 downto 0);
		
	elsif (s="1001") then
		reg_3<= ir_store(11 downto 9);
		zero_extender_9<= ir_store(8 downto 0);
		
	elsif (s="1011") then
		reg_1<= ir_store(11 downto 9);
		
	elsif (s="1100") then
		sign_extender_9<= ir_store(8 downto 0);
		
	elsif (s="1101") then
		reg_2<= ir_store(8 downto 6);
		
	elsif (s="1110") then
		reg_1<= ir_store(11 downto 9);
		sign_extender_6<= ir_store(5 downto 0);
		
			
	elsif (s="1111") then
		
		sign_extender_6<= ir_store(5 downto 0);
		
	
		
	
	end if;
	end process;

end exe;