Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: Unidad_BanRegDiisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Unidad_BanRegDiisplay.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Unidad_BanRegDiisplay"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Unidad_BanRegDiisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/BCDtoSSeg.v" in library work
Compiling verilog file "src/display.v" in library work
Module <BCDtoSSeg> compiled
Compiling verilog file "src/BancoRegistro.v" in library work
Module <display> compiled
Compiling verilog file "src/Unidad_BanRegDiisplay.v" in library work
Module <BancoRegistro> compiled
Module <Unidad_BanRegDiisplay> compiled
No errors in compilation
Analysis of file <"Unidad_BanRegDiisplay.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Unidad_BanRegDiisplay> in library <work> with parameters.
	BIT_ADDR = "00000000000000000000000000000100"
	BIT_DATO = "00000000000000000000000000000100"
	RegFILE = "src/Reg16.men"

Analyzing hierarchy for module <BancoRegistro> in library <work> with parameters.
	BIT_ADDR = "00000000000000000000000000000100"
	BIT_DATO = "00000000000000000000000000000100"
	NREG = "00000000000000000000000000010000"
	RegFILE = "src/Reg16.men"

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <BCDtoSSeg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Unidad_BanRegDiisplay>.
	BIT_ADDR = 32'sb00000000000000000000000000000100
	BIT_DATO = 32'sb00000000000000000000000000000100
	RegFILE = "src/Reg16.men"
Module <Unidad_BanRegDiisplay> is correct for synthesis.
 
Analyzing module <BancoRegistro> in library <work>.
	BIT_ADDR = 32'sb00000000000000000000000000000100
	BIT_DATO = 32'sb00000000000000000000000000000100
	NREG = 32'sb00000000000000000000000000010000
	RegFILE = "src/Reg16.men"
INFO:Xst:2546 - "src/BancoRegistro.v" line 58: reading initialization file "src/Reg16.men".
Module <BancoRegistro> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 
Analyzing module <BCDtoSSeg> in library <work>.
Module <BCDtoSSeg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BancoRegistro>.
    Related source file is "src/BancoRegistro.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x4-bit dual-port RAM <Mram_breg> for signal <breg>.
    Found 16x4-bit dual-port RAM <Mram_breg_ren> for signal <breg>.
    Summary:
	inferred   2 RAM(s).
Unit <BancoRegistro> synthesized.


Synthesizing Unit <BCDtoSSeg>.
    Related source file is "src/BCDtoSSeg.v".
    Found 16x7-bit ROM for signal <SSeg>.
    Summary:
	inferred   1 ROM(s).
Unit <BCDtoSSeg> synthesized.


Synthesizing Unit <display>.
    Related source file is "src/display.v".
    Found 4-bit register for signal <an>.
    Found 1-of-4 decoder for signal <an$mux0000> created at line 38.
    Found 4-bit register for signal <bcd>.
    Found 4-bit 4-to-1 multiplexer for signal <bcd$mux0000> created at line 38.
    Found 17-bit up counter for signal <cfreq>.
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <Unidad_BanRegDiisplay>.
    Related source file is "src/Unidad_BanRegDiisplay.v".
Unit <Unidad_BanRegDiisplay> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit dual-port RAM                                : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 2
 4-bit register                                        : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BancoRegistro>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_breg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <addrW>         |          |
    |     diA            | connected to signal <datW>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <addrRa>        |          |
    |     doB            | connected to signal <datOutRa>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_breg_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <addrW>         |          |
    |     diA            | connected to signal <datW>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <addrRb>        |          |
    |     doB            | connected to signal <datOutRb>      |          |
    -----------------------------------------------------------------------
Unit <BancoRegistro> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit dual-port distributed RAM                    : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Unidad_BanRegDiisplay> ...

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Unidad_BanRegDiisplay, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Unidad_BanRegDiisplay.ngr
Top Level Output File Name         : Unidad_BanRegDiisplay
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 70
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 16
#      LUT2                        : 5
#      LUT4                        : 11
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 27
#      FDE                         : 4
#      FDR                         : 19
#      FDS                         : 4
# RAMS                             : 8
#      RAM16X1D                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 18
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       26  out of    960     2%  
 Number of Slice Flip Flops:             27  out of   1920     1%  
 Number of 4 input LUTs:                 51  out of   1920     2%  
    Number used as logic:                35
    Number used as RAMs:                 16
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of     83    36%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
dp/cfreq_16                        | NONE(dp/count_1)       | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.727ns (Maximum Frequency: 268.312MHz)
   Minimum input arrival time before clock: 3.764ns
   Maximum output required time after clock: 5.406ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dp/cfreq_16'
  Clock period: 2.501ns (frequency: 399.888MHz)
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Delay:               2.501ns (Levels of Logic = 1)
  Source:            dp/count_0 (FF)
  Destination:       dp/count_0 (FF)
  Source Clock:      dp/cfreq_16 rising
  Destination Clock: dp/cfreq_16 rising

  Data Path: dp/count_0 to dp/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.750  dp/count_0 (dp/count_0)
     INV:I->O              1   0.612   0.357  dp/Mcount_count_xor<0>11_INV_0 (dp/Result<0>1)
     FDR:D                     0.268          dp/count_0
    ----------------------------------------
    Total                      2.501ns (1.394ns logic, 1.107ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.727ns (frequency: 268.312MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               3.727ns (Levels of Logic = 17)
  Source:            dp/cfreq_1 (FF)
  Destination:       dp/cfreq_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dp/cfreq_1 to dp/cfreq_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.509  dp/cfreq_1 (dp/cfreq_1)
     LUT1:I0->O            1   0.612   0.000  dp/Mcount_cfreq_cy<1>_rt (dp/Mcount_cfreq_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  dp/Mcount_cfreq_cy<1> (dp/Mcount_cfreq_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<2> (dp/Mcount_cfreq_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<3> (dp/Mcount_cfreq_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<4> (dp/Mcount_cfreq_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<5> (dp/Mcount_cfreq_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<6> (dp/Mcount_cfreq_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<7> (dp/Mcount_cfreq_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<8> (dp/Mcount_cfreq_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<9> (dp/Mcount_cfreq_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<10> (dp/Mcount_cfreq_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<11> (dp/Mcount_cfreq_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<12> (dp/Mcount_cfreq_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<13> (dp/Mcount_cfreq_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  dp/Mcount_cfreq_cy<14> (dp/Mcount_cfreq_cy<14>)
     MUXCY:CI->O           0   0.051   0.000  dp/Mcount_cfreq_cy<15> (dp/Mcount_cfreq_cy<15>)
     XORCY:CI->O           1   0.699   0.000  dp/Mcount_cfreq_xor<16> (dp/Result<16>)
     FDR:D                     0.268          dp/cfreq_16
    ----------------------------------------
    Total                      3.727ns (3.218ns logic, 0.509ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 97 / 97
-------------------------------------------------------------------------
Offset:              2.965ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       dp/cfreq_16 (FF)
  Destination Clock: clk rising

  Data Path: rst to dp/cfreq_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.106   1.064  rst_IBUF (rst_IBUF)
     FDR:R                     0.795          dp/cfreq_0
    ----------------------------------------
    Total                      2.965ns (1.901ns logic, 1.064ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp/cfreq_16'
  Total number of paths / destination ports: 42 / 14
-------------------------------------------------------------------------
Offset:              3.764ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dp/bcd_3 (FF)
  Destination Clock: dp/cfreq_16 rising

  Data Path: rst to dp/bcd_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.106   1.064  rst_IBUF (rst_IBUF)
     INV:I->O              4   0.612   0.499  dp/rst_inv1_INV_0 (dp/rst_inv)
     FDE:CE                    0.483          dp/bcd_0
    ----------------------------------------
    Total                      3.764ns (2.201ns logic, 1.563ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dp/cfreq_16'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.406ns (Levels of Logic = 2)
  Source:            dp/bcd_1 (FF)
  Destination:       sseg<0> (PAD)
  Source Clock:      dp/cfreq_16 rising

  Data Path: dp/bcd_1 to sseg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.514   0.754  dp/bcd_1 (dp/bcd_1)
     LUT4:I0->O            1   0.612   0.357  dp/bcdtosseg/Mrom_SSeg41 (sseg_2_OBUF)
     OBUF:I->O                 3.169          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      5.406ns (4.295ns logic, 1.111ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.75 secs
 
--> 

Total memory usage is 4522368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

