WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547211 heartbeat IPC: 3.92587 cumulative IPC: 3.92587 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547212 cumulative IPC: 3.92587 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547212 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7696399 heartbeat IPC: 1.94206 cumulative IPC: 1.94206 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14862512 heartbeat IPC: 1.39546 cumulative IPC: 1.624 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 20821092 heartbeat IPC: 1.67826 cumulative IPC: 1.64169 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 27207977 heartbeat IPC: 1.56571 cumulative IPC: 1.62201 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 33782039 heartbeat IPC: 1.52113 cumulative IPC: 1.60078 (Simulation time: 0 hr 2 min 31 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 31234828 cumulative IPC: 1.60078 (Simulation time: 0 hr 2 min 31 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 31234828 (Simulation time: 0 hr 2 min 31 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.60078 instructions: 50000001 cycles: 31234828
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 32.0381
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723582  HIT:     439849  MISS:     283733
LLC LOAD         ACCESS:     307589  HIT:     186449  MISS:     121140
LLC RFO          ACCESS:     264617  HIT:     130864  MISS:     133753
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     151267  HIT:     122529  MISS:      28738
LLC TRANSLATION  ACCESS:        109  HIT:          7  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 255.688 cycles
cpu0_DTLB TOTAL       ACCESS:    9401777  HIT:    9343973  MISS:      57804
cpu0_DTLB LOAD         ACCESS:    9401777  HIT:    9343973  MISS:      57804
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.03544 cycles
cpu0_ITLB TOTAL       ACCESS:       9542  HIT:       9520  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9542  HIT:       9520  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 125.182 cycles
cpu0_L1D TOTAL       ACCESS:   11540885  HIT:    6165375  MISS:    5375510
cpu0_L1D LOAD         ACCESS:    7664156  HIT:    4478727  MISS:    3185429
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3875577  HIT:    1685921  MISS:    2189656
cpu0_L1D TRANSLATION  ACCESS:       1152  HIT:        727  MISS:        425
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.4271 cycles
cpu0_L1I TOTAL       ACCESS:      12890  HIT:       9139  MISS:       3751
cpu0_L1I LOAD         ACCESS:      12890  HIT:       9139  MISS:       3751
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 104.96 cycles
cpu0_L2C TOTAL       ACCESS:    1261965  HIT:     689579  MISS:     572386
cpu0_L2C LOAD         ACCESS:     630659  HIT:     323066  MISS:     307593
cpu0_L2C RFO          ACCESS:     279546  HIT:      14928  MISS:     264618
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351625  HIT:     351559  MISS:         66
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         26  MISS:        109
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 147.215 cycles
cpu0_STLB TOTAL       ACCESS:      15742  HIT:      14885  MISS:        857
cpu0_STLB LOAD         ACCESS:      15742  HIT:      14885  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 261.912 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     115778
  ROW_BUFFER_MISS:     138811
 AVG DBUS CONGESTED CYCLE:    3.91858
 WQ ROW_BUFFER_HIT:       5296
  ROW_BUFFER_MISS:      43971  FULL:          0
