# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/arm/omap/mpu.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: TI - MPU (Main Processor Unit) subsystem

maintainers:
  - Benoit Cousson <b-cousson@ti.com>
description: |+
  The MPU subsystem contain one or several ARM cores
  depending of the version.
  The MPU contain CPUs, GIC, L2 cache and a local PRCM.

             

properties:
  compatible:
    items:
      - enum:
          - ti,omap4-mpu
          - ti,omap3-mpu
          - ti,omap5-mpu
    minItems: 1
    maxItems: 1
    additionalItems: false
  ti,hwmods:
    items:
      - const: mpu
    minItems: 1
    maxItems: 1
    additionalItems: false
    description: FIXME
  sram: {}
historical: |+
  * TI - MPU (Main Processor Unit) subsystem

  The MPU subsystem contain one or several ARM cores
  depending of the version.
  The MPU contain CPUs, GIC, L2 cache and a local PRCM.

  Required properties:
  - compatible : Should be "ti,omap3-mpu" for OMAP3
                 Should be "ti,omap4-mpu" for OMAP4
  	       Should be "ti,omap5-mpu" for OMAP5
  - ti,hwmods: "mpu"

  Optional properties:
  - sram:	Phandle to the ocmcram node

...
