<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>infer</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.288</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>690501</Best-caseLatency>
            <Average-caseLatency>690501</Average-caseLatency>
            <Worst-caseLatency>690501</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.905 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.905 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.905 ms</Worst-caseRealTimeLatency>
            <Interval-min>690502</Interval-min>
            <Interval-max>690502</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_261_1>
                <TripCount>3600</TripCount>
                <Latency>3630</Latency>
                <AbsoluteTimeLatency>36300</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>32</PipelineDepth>
            </VITIS_LOOP_261_1>
            <VITIS_LOOP_125_1>
                <TripCount>60</TripCount>
                <Latency>7320</Latency>
                <AbsoluteTimeLatency>73200</AbsoluteTimeLatency>
                <IterationLatency>122</IterationLatency>
                <VITIS_LOOP_126_2>
                    <TripCount>60</TripCount>
                    <Latency>120</Latency>
                    <AbsoluteTimeLatency>1200</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                </VITIS_LOOP_126_2>
            </VITIS_LOOP_125_1>
            <conv2d1_conv2d2>
                <TripCount>3364</TripCount>
                <Latency>282576</Latency>
                <AbsoluteTimeLatency>2825760</AbsoluteTimeLatency>
                <IterationLatency>84</IterationLatency>
                <conv2d3_1>
                    <TripCount>32</TripCount>
                    <Latency>33</Latency>
                    <AbsoluteTimeLatency>330</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>2</PipelineDepth>
                </conv2d3_1>
                <conv2d4_conv2d5>
                    <TripCount>9</TripCount>
                    <Latency>12</Latency>
                    <AbsoluteTimeLatency>120</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>5</PipelineDepth>
                </conv2d4_conv2d5>
                <conv2d3_3>
                    <TripCount>32</TripCount>
                    <Latency>32</Latency>
                    <AbsoluteTimeLatency>320</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>1</PipelineDepth>
                </conv2d3_3>
            </conv2d1_conv2d2>
            <max_pooling2d1_max_pooling2d2_max_pooling2d3>
                <TripCount>26912</TripCount>
                <Latency>26914</Latency>
                <AbsoluteTimeLatency>269140</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>4</PipelineDepth>
            </max_pooling2d1_max_pooling2d2_max_pooling2d3>
            <conv2d1_conv2d2>
                <TripCount>729</TripCount>
                <Latency>266814</Latency>
                <AbsoluteTimeLatency>2668140</AbsoluteTimeLatency>
                <IterationLatency>366</IterationLatency>
                <conv2d3_1>
                    <TripCount>32</TripCount>
                    <Latency>33</Latency>
                    <AbsoluteTimeLatency>330</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>2</PipelineDepth>
                </conv2d3_1>
                <conv2d3_2_conv2d4_conv2d5>
                    <TripCount>288</TripCount>
                    <Latency>294</Latency>
                    <AbsoluteTimeLatency>2940</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </conv2d3_2_conv2d4_conv2d5>
                <conv2d3_3>
                    <TripCount>32</TripCount>
                    <Latency>32</Latency>
                    <AbsoluteTimeLatency>320</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>1</PipelineDepth>
                </conv2d3_3>
            </conv2d1_conv2d2>
            <max_pooling2d1_max_pooling2d2_max_pooling2d3>
                <TripCount>5408</TripCount>
                <Latency>5410</Latency>
                <AbsoluteTimeLatency>54100</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>4</PipelineDepth>
            </max_pooling2d1_max_pooling2d2_max_pooling2d3>
            <conv2d1_conv2d2>
                <TripCount>121</TripCount>
                <Latency>44286</Latency>
                <AbsoluteTimeLatency>442860</AbsoluteTimeLatency>
                <IterationLatency>366</IterationLatency>
                <conv2d3_1>
                    <TripCount>32</TripCount>
                    <Latency>33</Latency>
                    <AbsoluteTimeLatency>330</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>2</PipelineDepth>
                </conv2d3_1>
                <conv2d3_2_conv2d4_conv2d5>
                    <TripCount>288</TripCount>
                    <Latency>294</Latency>
                    <AbsoluteTimeLatency>2940</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </conv2d3_2_conv2d4_conv2d5>
                <conv2d3_3>
                    <TripCount>32</TripCount>
                    <Latency>32</Latency>
                    <AbsoluteTimeLatency>320</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>1</PipelineDepth>
                </conv2d3_3>
            </conv2d1_conv2d2>
            <max_pooling2d1_max_pooling2d2_max_pooling2d3>
                <TripCount>800</TripCount>
                <Latency>801</Latency>
                <AbsoluteTimeLatency>8010</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </max_pooling2d1_max_pooling2d2_max_pooling2d3>
            <VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
                <TripCount>800</TripCount>
                <Latency>800</Latency>
                <AbsoluteTimeLatency>8000</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
            <dense_relu1>
                <TripCount>64</TripCount>
                <Latency>51648</Latency>
                <AbsoluteTimeLatency>516480</AbsoluteTimeLatency>
                <IterationLatency>807</IterationLatency>
                <dense_relu2>
                    <TripCount>800</TripCount>
                    <Latency>803</Latency>
                    <AbsoluteTimeLatency>8030</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>5</PipelineDepth>
                </dense_relu2>
            </dense_relu1>
            <dense_relu1>
                <TripCount>32</TripCount>
                <Latency>98</Latency>
                <AbsoluteTimeLatency>980</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>68</PipelineDepth>
            </dense_relu1>
            <dense_relu1>
                <TripCount>16</TripCount>
                <Latency>50</Latency>
                <AbsoluteTimeLatency>500</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>36</PipelineDepth>
            </dense_relu1>
            <dense1>
                <TripCount>4</TripCount>
                <Latency>6</Latency>
                <AbsoluteTimeLatency>60</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>4</PipelineDepth>
            </dense1>
            <softmax1_1>
                <TripCount>4</TripCount>
                <Latency>7</Latency>
                <AbsoluteTimeLatency>70</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>5</PipelineDepth>
            </softmax1_1>
            <softmax1_2>
                <TripCount>4</TripCount>
                <Latency>54</Latency>
                <AbsoluteTimeLatency>540</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>52</PipelineDepth>
            </softmax1_2>
            <VITIS_LOOP_346_2>
                <TripCount>4</TripCount>
                <Latency>4</Latency>
                <AbsoluteTimeLatency>40</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_346_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>351</BRAM_18K>
            <DSP>237</DSP>
            <FF>23892</FF>
            <LUT>20095</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>15</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>15</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>infer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_exp_40_32_s_fu_29750</InstName>
                    <ModuleName>exp_40_32_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>29750</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>exp_40_32_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>540</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>428</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_return</name>
                    <Object>exp&lt;40, 32&gt;</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>39</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>x</name>
                    <Object>x</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>13</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>infer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.288</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>690501</Best-caseLatency>
                    <Average-caseLatency>690501</Average-caseLatency>
                    <Worst-caseLatency>690501</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.905 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.905 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.905 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>690502</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_261_1>
                        <Name>VITIS_LOOP_261_1</Name>
                        <TripCount>3600</TripCount>
                        <Latency>3630</Latency>
                        <AbsoluteTimeLatency>36.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                    </VITIS_LOOP_261_1>
                    <VITIS_LOOP_125_1>
                        <Name>VITIS_LOOP_125_1</Name>
                        <TripCount>60</TripCount>
                        <Latency>7320</Latency>
                        <AbsoluteTimeLatency>73.200 us</AbsoluteTimeLatency>
                        <IterationLatency>122</IterationLatency>
                        <PipelineDepth>122</PipelineDepth>
                        <VITIS_LOOP_126_2>
                            <Name>VITIS_LOOP_126_2</Name>
                            <TripCount>60</TripCount>
                            <Latency>120</Latency>
                            <AbsoluteTimeLatency>1.200 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </VITIS_LOOP_126_2>
                    </VITIS_LOOP_125_1>
                    <conv2d1_conv2d2>
                        <Name>conv2d1_conv2d2</Name>
                        <TripCount>3364</TripCount>
                        <Latency>282576</Latency>
                        <AbsoluteTimeLatency>2.826 ms</AbsoluteTimeLatency>
                        <IterationLatency>84</IterationLatency>
                        <PipelineDepth>84</PipelineDepth>
                        <conv2d3_1>
                            <Name>conv2d3_1</Name>
                            <TripCount>32</TripCount>
                            <Latency>33</Latency>
                            <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </conv2d3_1>
                        <conv2d4_conv2d5>
                            <Name>conv2d4_conv2d5</Name>
                            <TripCount>9</TripCount>
                            <Latency>12</Latency>
                            <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>5</PipelineDepth>
                        </conv2d4_conv2d5>
                        <conv2d3_3>
                            <Name>conv2d3_3</Name>
                            <TripCount>32</TripCount>
                            <Latency>32</Latency>
                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                        </conv2d3_3>
                    </conv2d1_conv2d2>
                    <max_pooling2d1_max_pooling2d2_max_pooling2d3>
                        <Name>max_pooling2d1_max_pooling2d2_max_pooling2d3</Name>
                        <TripCount>26912</TripCount>
                        <Latency>26914</Latency>
                        <AbsoluteTimeLatency>0.269 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                    </max_pooling2d1_max_pooling2d2_max_pooling2d3>
                    <conv2d1_conv2d2>
                        <Name>conv2d1_conv2d2</Name>
                        <TripCount>729</TripCount>
                        <Latency>266814</Latency>
                        <AbsoluteTimeLatency>2.668 ms</AbsoluteTimeLatency>
                        <IterationLatency>366</IterationLatency>
                        <PipelineDepth>366</PipelineDepth>
                        <conv2d3_1>
                            <Name>conv2d3_1</Name>
                            <TripCount>32</TripCount>
                            <Latency>33</Latency>
                            <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </conv2d3_1>
                        <conv2d3_2_conv2d4_conv2d5>
                            <Name>conv2d3_2_conv2d4_conv2d5</Name>
                            <TripCount>288</TripCount>
                            <Latency>294</Latency>
                            <AbsoluteTimeLatency>2.940 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </conv2d3_2_conv2d4_conv2d5>
                        <conv2d3_3>
                            <Name>conv2d3_3</Name>
                            <TripCount>32</TripCount>
                            <Latency>32</Latency>
                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                        </conv2d3_3>
                    </conv2d1_conv2d2>
                    <max_pooling2d1_max_pooling2d2_max_pooling2d3>
                        <Name>max_pooling2d1_max_pooling2d2_max_pooling2d3</Name>
                        <TripCount>5408</TripCount>
                        <Latency>5410</Latency>
                        <AbsoluteTimeLatency>54.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                    </max_pooling2d1_max_pooling2d2_max_pooling2d3>
                    <conv2d1_conv2d2>
                        <Name>conv2d1_conv2d2</Name>
                        <TripCount>121</TripCount>
                        <Latency>44286</Latency>
                        <AbsoluteTimeLatency>0.443 ms</AbsoluteTimeLatency>
                        <IterationLatency>366</IterationLatency>
                        <PipelineDepth>366</PipelineDepth>
                        <conv2d3_1>
                            <Name>conv2d3_1</Name>
                            <TripCount>32</TripCount>
                            <Latency>33</Latency>
                            <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </conv2d3_1>
                        <conv2d3_2_conv2d4_conv2d5>
                            <Name>conv2d3_2_conv2d4_conv2d5</Name>
                            <TripCount>288</TripCount>
                            <Latency>294</Latency>
                            <AbsoluteTimeLatency>2.940 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </conv2d3_2_conv2d4_conv2d5>
                        <conv2d3_3>
                            <Name>conv2d3_3</Name>
                            <TripCount>32</TripCount>
                            <Latency>32</Latency>
                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                        </conv2d3_3>
                    </conv2d1_conv2d2>
                    <max_pooling2d1_max_pooling2d2_max_pooling2d3>
                        <Name>max_pooling2d1_max_pooling2d2_max_pooling2d3</Name>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </max_pooling2d1_max_pooling2d2_max_pooling2d3>
                    <VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
                        <Name>VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3</Name>
                        <TripCount>800</TripCount>
                        <Latency>800</Latency>
                        <AbsoluteTimeLatency>8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
                    <dense_relu1>
                        <Name>dense_relu1</Name>
                        <TripCount>64</TripCount>
                        <Latency>51648</Latency>
                        <AbsoluteTimeLatency>0.516 ms</AbsoluteTimeLatency>
                        <IterationLatency>807</IterationLatency>
                        <PipelineDepth>807</PipelineDepth>
                        <dense_relu2>
                            <Name>dense_relu2</Name>
                            <TripCount>800</TripCount>
                            <Latency>803</Latency>
                            <AbsoluteTimeLatency>8.030 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>5</PipelineDepth>
                        </dense_relu2>
                    </dense_relu1>
                    <dense_relu1>
                        <Name>dense_relu1</Name>
                        <TripCount>32</TripCount>
                        <Latency>98</Latency>
                        <AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>68</PipelineDepth>
                    </dense_relu1>
                    <dense_relu1>
                        <Name>dense_relu1</Name>
                        <TripCount>16</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                    </dense_relu1>
                    <dense1>
                        <Name>dense1</Name>
                        <TripCount>4</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                    </dense1>
                    <softmax1_1>
                        <Name>softmax1_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                    </softmax1_1>
                    <softmax1_2>
                        <Name>softmax1_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>54</Latency>
                        <AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>52</PipelineDepth>
                    </softmax1_2>
                    <VITIS_LOOP_346_2>
                        <Name>VITIS_LOOP_346_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_346_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>351</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>81</UTIL_BRAM>
                    <DSP>237</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>65</UTIL_DSP>
                    <FF>23892</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>20095</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_control_AWVALID</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWREADY</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWADDR</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>15</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WVALID</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WREADY</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WDATA</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WSTRB</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARVALID</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARREADY</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARADDR</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>15</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RVALID</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RREADY</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RDATA</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RRESP</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BVALID</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BREADY</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BRESP</name>
                    <Object>control</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>infer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>infer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>interrupt</name>
                    <Object>infer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="in_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="register" interface="s_axi_control" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="15" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="in_r" offset="16384" range="16384"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" resetValue="0x0" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" resetValue="0" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" resetValue="0" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" resetValue="0" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" resetValue="0" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" resetValue="0" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" resetValue="0" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="24" name="RESERVED_2" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" resetValue="0x0" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" resetValue="0" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" resetValue="0x0" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" resetValue="0" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" resetValue="0" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" resetValue="0x0" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" resetValue="0" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" resetValue="0" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="ap_return" access="R" resetValue="0x0" description="Data signal of ap_return" range="32">
                    <fields>
                        <field offset="0" width="32" name="ap_return" access="R" resetValue="0" description="Bit 31 to 0 of ap_return"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16384" argName="in"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 15, 16384, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, int*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Info</keys>
                    <column name="in">s_axi_control in_r, memory, offset=16384 range=16384</column>
                    <column name="return">s_axi_control ap_return, register, offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

