<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1708</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1708-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1708.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">36-24&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTELÂ® PROCESSOR TRACE</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">TSX and&#160;IP&#160;Filtering</p>
<p style="position:absolute;top:124px;left:68px;white-space:nowrap" class="ft06">A&#160;complication with tracking&#160;transactions is&#160;handling&#160;transactions that start or end outside of the&#160;tracing&#160;region.&#160;<br/>Transactions&#160;canâ€™t span across&#160;a change in&#160;ContextEn,&#160;because CPL changes and&#160;CR3 changes each cause&#160;aborts.&#160;<br/>But a&#160;transaction&#160;can&#160;start within the&#160;IP filter&#160;region&#160;and end outside it.&#160;<br/>To&#160;assist the&#160;decoder handling this situation, MODE.TSX&#160;packets can&#160;be&#160;sent even if&#160;FilterEn=0, though&#160;there will&#160;<br/>be no&#160;FUP attached.&#160;Instead, they&#160;will&#160;merely serve to&#160;indicate to&#160;the decoder when&#160;transactions are&#160;active and&#160;<br/>when they are not.&#160;When tracing resumes (due to PacketEn=1), the last MODE.TSX preceding the TIP.PGE will indi-<br/>cate the&#160;current transaction&#160;status.&#160;</p>
<p style="position:absolute;top:264px;left:68px;white-space:nowrap" class="ft02">System&#160;Management&#160;Mode (SMM)&#160;</p>
<p style="position:absolute;top:289px;left:68px;white-space:nowrap" class="ft08">SMM code has special&#160;privileges that non-SMM&#160;code&#160;does&#160;not&#160;have. Intel&#160;Processor Trace can be used to trace SMM&#160;<br/>code, but special care&#160;is taken to ensure&#160;that&#160;SMM handler context is not exposed in any non-SMM trace collection.&#160;<br/>Additionally,&#160;packet output from tracing non-SMM&#160;code&#160;cannot&#160;be&#160;written into memory space that&#160;is either&#160;<br/>protected by&#160;SMRR&#160;or used&#160;by the&#160;SMM&#160;handler.<br/>SMM is&#160;entered via&#160;a system&#160;management interrupt&#160;(SMI).&#160;SMI&#160;delivery saves the&#160;value of IA32_RTIT_CTL.TraceEn&#160;<br/>into SMRAM&#160;and&#160;then clears it,&#160;thereby&#160;disabling&#160;packet generation.<br/>The saving and&#160;clearing&#160;of IA32_RTIT_CTL.TraceEn&#160;ensures two things:<br/>1.&#160;All&#160;internally&#160;buffered packet data is flushed&#160;before entering SM<a href="o_fe12b1e2a880e0ce-1700.html">M (see Section&#160;36.2.7.2</a>).&#160;<br/>2.&#160;Packet&#160;generation ceases before entering SMM,&#160;so&#160;any tracing&#160;that&#160;was configured&#160;outside&#160;SMM does not&#160;</p>
<p style="position:absolute;top:465px;left:93px;white-space:nowrap" class="ft03">continue&#160;into SMM. No&#160;SMM instruction pointers&#160;or&#160;other state&#160;will be exposed&#160;in&#160;the&#160;non-SMM trace.</p>
<p style="position:absolute;top:487px;left:68px;white-space:nowrap" class="ft07">When&#160;the RSM&#160;instruction&#160;is executed&#160;to return from SMM,&#160;the TraceEn value&#160;that was&#160;saved by SMI delivery&#160;is&#160;<br/>restored, allowing tracing to be&#160;resumed.&#160;As&#160;is done any&#160;time packet generation&#160;is&#160;enabled, ContextEn is re-evalu-<br/>ated,&#160;based&#160;on the&#160;values&#160;of CPL,&#160;CR3,&#160;etc.,&#160;established&#160;by&#160;RSM.<br/>Like other&#160;interrupts,&#160;delivery of an&#160;SMI produces&#160;a&#160;FUP containing&#160;the IP of the&#160;next instruction to execute. By&#160;<br/>toggling&#160;TraceEn,&#160;SMI and&#160;RSM can&#160;produce TIP.PGD and&#160;TIP.PGE packets,&#160;respectively,&#160;indicating&#160;that tracing was&#160;<br/>disabled or&#160;re-enabled.&#160;S<a href="o_fe12b1e2a880e0ce-1749.html">ee Table&#160;36.7 for more&#160;</a>information about&#160;packets entering and&#160;leaving SMM.&#160;<br/>Although&#160;#SMI&#160;and RSM change&#160;CR3,&#160;PIP&#160;packets are&#160;not generated in these cases. With #SMI tracing is disabled&#160;<br/>before the&#160;CR3 change; with&#160;RSM TraceEn is&#160;restored after&#160;CR3 is&#160;written.<br/>TraceEn must be&#160;cleared&#160;before&#160;executing RSM, otherwise&#160;it will cause&#160;a shutdown.&#160;Further,&#160;on&#160;processors&#160;that&#160;<br/>restrict use of Intel PT with LBRs&#160;(s<a href="o_fe12b1e2a880e0ce-1713.html">ee Section 36.3.1.2</a>),&#160;any RSM that results in enabling of&#160;both will cause a shut-<br/>down.<br/>Intel PT can&#160;support tracing of System&#160;Transfer Monitor&#160;operating&#160;in&#160;SM<a href="o_fe12b1e2a880e0ce-1749.html">M, see Section 36.6.</a></p>
<p style="position:absolute;top:737px;left:68px;white-space:nowrap" class="ft04">36.2.8.2 &#160;&#160;Virtual-Machine Extensions (VMX)</p>
<p style="position:absolute;top:764px;left:68px;white-space:nowrap" class="ft06">Initial implementations of Intel Processor Trace do&#160;not support tracing in&#160;VMX operation.&#160;Such&#160;processors indicate&#160;<br/>this&#160;by&#160;returning 0 for IA32_VMX_MISC[bit 14].&#160;On these&#160;processors, execution&#160;of&#160;the VMXON instruction clears&#160;<br/>IA32_RTIT_CTL.TraceEn and&#160;any attempt&#160;to set that bit in VMX operation using&#160;WRMSR causes a&#160;general-protec-<br/>tion exception (#GP).<br/>Processors that&#160;support&#160;Intel Processor Trace&#160;in VMX operation return 1 for IA32_VMX_MISC[bit 14].&#160;Details of&#160;<br/>tracing&#160;in VMX operation are&#160;described&#160;<a href="o_fe12b1e2a880e0ce-1745.html">in Section 36.5</a>.</p>
<p style="position:absolute;top:897px;left:68px;white-space:nowrap" class="ft04">36.2.8.3 &#160;&#160;Intel Software&#160;Guard&#160;Extensions (SGX)</p>
<p style="position:absolute;top:924px;left:68px;white-space:nowrap" class="ft06">SGX&#160;provides&#160;an application with ability to&#160;instantiate a&#160;protective&#160;container&#160;(an enclave) with&#160;confidentiality&#160;and&#160;<br/><a href="þÿ">integrity (see&#160;<i>IntelÂ® Software&#160;Guard Extensions Programming&#160;Reference</i></a>).&#160;On a&#160;processor&#160;with&#160;both Intel PT&#160;and&#160;<br/>SGX enabled,&#160;when executing code within a&#160;production enclave,&#160;no control flow packets are&#160;produced&#160;by&#160;Intel PT.&#160;<br/>Enclave entry&#160;will&#160;clear ContextEn, thereby&#160;blocking control&#160;flow packet&#160;generation. A TIP.PGD packet will be&#160;<br/>generated if&#160;PacketEn=1&#160;at the&#160;time of the&#160;entry.<br/>Upon enclave&#160;exit, ContextEn will no&#160;longer&#160;be forced&#160;to 0. If&#160;other enables&#160;are set&#160;at the time, a&#160;TIP.PGE may be&#160;<br/>generated to&#160;indicate&#160;that tracing is&#160;resumed.</p>
</div>
</body>
</html>
