{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543962008054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543962008054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:20:07 2018 " "Processing started: Tue Dec 04 20:20:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543962008054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543962008054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_final -c project_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543962008054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543962008382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memnum.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memnum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memnum " "Found entity 1: memnum" {  } { { "memnum.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/memnum.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorsave.sv 1 1 " "Found 1 design units, including 1 entities, in source file seletorsave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seletorSAVE " "Found entity 1: seletorSAVE" {  } { { "seletorSAVE.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/seletorSAVE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorb.sv 1 1 " "Found 1 design units, including 1 entities, in source file seletorb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seletorB " "Found entity 1: seletorB" {  } { { "seletorB.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/seletorB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletora.sv 1 1 " "Found 1 design units, including 1 entities, in source file seletora.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seletorA " "Found entity 1: seletorA" {  } { { "seletorA.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/seletorA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.sv 1 1 " "Found 1 design units, including 1 entities, in source file operation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binbcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binbcd " "Found entity 1: binbcd" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 3 3 " "Found 3 design units, including 3 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""} { "Info" "ISGN_ENTITY_NAME" "3 fadder " "Found entity 3: fadder" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008429 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top.bdf " "Can't analyze file -- file top.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543962008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2bin " "Found entity 1: comp2bin" {  } { { "comp2bin.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/comp2bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mux2 " "Found entity 1: mult_mux2" {  } { { "mult_mux2.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/mult_mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file out_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_ctrl " "Found entity 1: out_ctrl" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_num.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_num.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_num " "Found entity 1: out_num" {  } { { "out_num.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_res.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_res.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_res " "Found entity 1: out_res" {  } { { "out_res.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962008460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543962008491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_num out_num:inst2 " "Elaborating entity \"out_num\" for hierarchy \"out_num:inst2\"" {  } { { "teste.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 136 616 776 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 out_num:inst2\|decoder7:inst2 " "Elaborating entity \"decoder7\" for hierarchy \"out_num:inst2\|decoder7:inst2\"" {  } { { "out_num.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { { 152 608 768 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out decoder7.v(10) " "Verilog HDL Always Construct warning at decoder7.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] decoder7.v(35) " "Inferred latch for \"Out\[0\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] decoder7.v(35) " "Inferred latch for \"Out\[1\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] decoder7.v(35) " "Inferred latch for \"Out\[2\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] decoder7.v(35) " "Inferred latch for \"Out\[3\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] decoder7.v(35) " "Inferred latch for \"Out\[4\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] decoder7.v(35) " "Inferred latch for \"Out\[5\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] decoder7.v(35) " "Inferred latch for \"Out\[6\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binbcd out_num:inst2\|binbcd:inst " "Elaborating entity \"binbcd\" for hierarchy \"out_num:inst2\|binbcd:inst\"" {  } { { "out_num.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { { 152 368 536 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008538 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "binbcd.sv(8) " "Verilog HDL Case Statement warning at binbcd.sv(8): incomplete case statement has no default case item" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd1 binbcd.sv(8) " "Verilog HDL Always Construct warning at binbcd.sv(8): inferring latch(es) for variable \"bcd1\", which holds its previous value in one or more paths through the always construct" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd0 binbcd.sv(8) " "Verilog HDL Always Construct warning at binbcd.sv(8): inferring latch(es) for variable \"bcd0\", which holds its previous value in one or more paths through the always construct" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[0\] binbcd.sv(8) " "Inferred latch for \"bcd0\[0\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[1\] binbcd.sv(8) " "Inferred latch for \"bcd0\[1\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[2\] binbcd.sv(8) " "Inferred latch for \"bcd0\[2\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[3\] binbcd.sv(8) " "Inferred latch for \"bcd0\[3\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[0\] binbcd.sv(8) " "Inferred latch for \"bcd1\[0\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[1\] binbcd.sv(8) " "Inferred latch for \"bcd1\[1\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[2\] binbcd.sv(8) " "Inferred latch for \"bcd1\[2\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[3\] binbcd.sv(8) " "Inferred latch for \"bcd1\[3\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962008538 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_ctrl out_ctrl:inst " "Elaborating entity \"out_ctrl\" for hierarchy \"out_ctrl:inst\"" {  } { { "teste.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 136 344 544 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_res out_res:inst4 " "Elaborating entity \"out_res\" for hierarchy \"out_res:inst4\"" {  } { { "teste.bdf" "inst4" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 368 680 832 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mux2 out_res:inst4\|mult_mux2:inst2 " "Elaborating entity \"mult_mux2\" for hierarchy \"out_res:inst4\|mult_mux2:inst2\"" {  } { { "out_res.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 136 464 656 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2bin out_res:inst4\|comp2bin:inst " "Elaborating entity \"comp2bin\" for hierarchy \"out_res:inst4\|comp2bin:inst\"" {  } { { "out_res.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 152 256 416 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula out_res:inst4\|comp2bin:inst\|ula:u1 " "Elaborating entity \"ula\" for hierarchy \"out_res:inst4\|comp2bin:inst\|ula:u1\"" {  } { { "comp2bin.sv" "u1" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/comp2bin.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 out_res:inst4\|comp2bin:inst\|ula:u1\|mux2:m0 " "Elaborating entity \"mux2\" for hierarchy \"out_res:inst4\|comp2bin:inst\|ula:u1\|mux2:m0\"" {  } { { "ula.sv" "m0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadder out_res:inst4\|comp2bin:inst\|ula:u1\|fadder:f0 " "Elaborating entity \"fadder\" for hierarchy \"out_res:inst4\|comp2bin:inst\|ula:u1\|fadder:f0\"" {  } { { "ula.sv" "f0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962008569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst2\|binbcd:inst\|bcd0\[1\] " "Latch out_num:inst2\|binbcd:inst\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numA\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst2\|binbcd:inst\|bcd0\[2\] " "Latch out_num:inst2\|binbcd:inst\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numA\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst2\|binbcd:inst\|bcd0\[3\] " "Latch out_num:inst2\|binbcd:inst\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numA\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst3\|binbcd:inst\|bcd0\[1\] " "Latch out_num:inst3\|binbcd:inst\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst3\|binbcd:inst\|bcd0\[2\] " "Latch out_num:inst3\|binbcd:inst\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst3\|binbcd:inst\|bcd0\[3\] " "Latch out_num:inst3\|binbcd:inst\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[0\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[0\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[0\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[1\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[2\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[3\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[0\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[1\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[5\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[5\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[2\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[3\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[3\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[3\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[4\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[4\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962009127 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962009127 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[6\] VCC " "Pin \"A1\[6\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[5\] VCC " "Pin \"A1\[5\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[4\] VCC " "Pin \"A1\[4\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[3\] VCC " "Pin \"A1\[3\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[2\] VCC " "Pin \"A1\[2\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[1\] VCC " "Pin \"A1\[1\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[0\] VCC " "Pin \"A1\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|A1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[6\] VCC " "Pin \"B1\[6\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[5\] VCC " "Pin \"B1\[5\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[4\] VCC " "Pin \"B1\[4\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[3\] VCC " "Pin \"B1\[3\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[2\] VCC " "Pin \"B1\[2\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[1\] VCC " "Pin \"B1\[1\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[0\] VCC " "Pin \"B1\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|B1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[5\] VCC " "Pin \"SINAL\[5\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|SINAL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[4\] VCC " "Pin \"SINAL\[4\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|SINAL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[3\] VCC " "Pin \"SINAL\[3\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|SINAL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[2\] VCC " "Pin \"SINAL\[2\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|SINAL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[1\] VCC " "Pin \"SINAL\[1\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|SINAL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[0\] VCC " "Pin \"SINAL\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962009174 "|teste|SINAL[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543962009174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543962010001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543962010001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543962010079 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543962010079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543962010079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543962010079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543962010142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:20:10 2018 " "Processing ended: Tue Dec 04 20:20:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543962010142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543962010142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543962010142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543962010142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543962011236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543962011236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:20:10 2018 " "Processing started: Tue Dec 04 20:20:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543962011236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543962011236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project_final -c project_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543962011236 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543962011314 ""}
{ "Info" "0" "" "Project  = project_final" {  } {  } 0 0 "Project  = project_final" 0 0 "Fitter" 0 0 1543962011314 ""}
{ "Info" "0" "" "Revision = project_final" {  } {  } 0 0 "Revision = project_final" 0 0 "Fitter" 0 0 1543962011314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543962011407 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_final EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"project_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543962011407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543962011439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543962011439 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543962011517 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543962011532 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543962011987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543962011987 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543962011987 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543962011987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 876 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543962011987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543962011987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543962011987 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "No exact pin location assignment(s) for 76 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[6\] " "Pin A0\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[5\] " "Pin A0\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[4\] " "Pin A0\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[3\] " "Pin A0\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[2\] " "Pin A0\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[1\] " "Pin A0\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0\[0\] " "Pin A0\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A0[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 824 1000 176 "A0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[6\] " "Pin A1\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[5\] " "Pin A1\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[4\] " "Pin A1\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[3\] " "Pin A1\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[2\] " "Pin A1\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[1\] " "Pin A1\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[0\] " "Pin A1\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A1[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[6\] " "Pin B0\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[5\] " "Pin B0\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[4\] " "Pin B0\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[3\] " "Pin B0\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[2\] " "Pin B0\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[1\] " "Pin B0\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0\[0\] " "Pin B0\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 272 904 1080 288 "B0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[6\] " "Pin B1\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[5\] " "Pin B1\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[4\] " "Pin B1\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[3\] " "Pin B1\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[2\] " "Pin B1\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[1\] " "Pin B1\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1\[0\] " "Pin B1\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Pin R0\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Pin R0\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Pin R0\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 392 896 1072 408 "R0" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Pin R1\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Pin R1\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Pin R1\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 408 896 1072 424 "R1" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[6\] " "Pin SINAL\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[5\] " "Pin SINAL\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[4\] " "Pin SINAL\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[3\] " "Pin SINAL\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[2\] " "Pin SINAL\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[1\] " "Pin SINAL\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SINAL\[0\] " "Pin SINAL\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SINAL[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SINAL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[1\] " "Pin estado\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 112 280 176 "estado" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[0\] " "Pin estado\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 160 112 280 176 "estado" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 224 120 288 240 "clk" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[7\] " "Pin res\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[7] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[0\] " "Pin memA\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[7\] " "Pin memA\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[7] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[6\] " "Pin memA\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[2\] " "Pin memA\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[3\] " "Pin memA\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[4\] " "Pin memA\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[5\] " "Pin memA\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memA\[1\] " "Pin memA\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memA[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 112 280 192 "memA" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[0\] " "Pin memB\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[7\] " "Pin memB\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[7] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[6\] " "Pin memB\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[2\] " "Pin memB\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[3\] " "Pin memB\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[4\] " "Pin memB\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[5\] " "Pin memB\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memB\[1\] " "Pin memB\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memB[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 192 112 280 208 "memB" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[0\] " "Pin res\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[0] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[6\] " "Pin res\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[6] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[4\] " "Pin res\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[4] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[2\] " "Pin res\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[2] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[1\] " "Pin res\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[1] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[3\] " "Pin res\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[3] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[5\] " "Pin res\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[5] } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 208 112 280 224 "res" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543962012081 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543962012081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543962012175 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_final.sdc " "Synopsys Design Constraints File file not found: 'project_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543962012175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543962012175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[2\]~1  from: dataa  to: combout " "Cell: inst4\|inst2\|saida\[2\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[4\]~3  from: datad  to: combout " "Cell: inst4\|inst2\|saida\[4\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[5\]~4  from: datab  to: combout " "Cell: inst4\|inst2\|saida\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[6\]~6  from: datac  to: combout " "Cell: inst4\|inst2\|saida\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst\|u1\|f3\|Add1~1  from: dataa  to: combout " "Cell: inst4\|inst\|u1\|f3\|Add1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543962012190 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543962012190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numRes\[7\] " "Destination node out_ctrl:inst\|numRes\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numRes[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numA\[7\] " "Destination node out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numA\[6\] " "Destination node out_ctrl:inst\|numA\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 612 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numA\[3\] " "Destination node out_ctrl:inst\|numA\[3\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numA\[4\] " "Destination node out_ctrl:inst\|numA\[4\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numA\[5\] " "Destination node out_ctrl:inst\|numA\[5\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numB\[7\] " "Destination node out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numB\[6\] " "Destination node out_ctrl:inst\|numB\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numB\[3\] " "Destination node out_ctrl:inst\|numB\[3\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ctrl:inst\|numB\[4\] " "Destination node out_ctrl:inst\|numB\[4\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_ctrl:inst|numB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543962012190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543962012190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543962012190 ""}  } { { "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 224 120 288 240 "clk" "" } } } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543962012190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_res:inst4\|binbcd:inst3\|WideOr17~1  " "Automatically promoted node out_res:inst4\|binbcd:inst3\|WideOr17~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543962012206 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_res:inst4|binbcd:inst3|WideOr17~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543962012206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_num:inst2\|binbcd:inst\|WideOr17~1  " "Automatically promoted node out_num:inst2\|binbcd:inst\|WideOr17~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543962012206 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_num:inst2|binbcd:inst|WideOr17~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543962012206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_num:inst3\|binbcd:inst\|WideOr17~1  " "Automatically promoted node out_num:inst3\|binbcd:inst\|WideOr17~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543962012206 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } } { "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_num:inst3|binbcd:inst|WideOr17~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543962012206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543962012253 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543962012253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543962012253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543962012269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543962012269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543962012269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543962012269 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543962012269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543962012269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543962012269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543962012269 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "75 unused 3.3V 26 49 0 " "Number of I/O pins in group: 75 (unused VREF, 3.3V VCCIO, 26 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543962012269 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543962012269 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543962012269 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543962012269 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543962012269 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543962012269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543962012300 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543962012300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543962012316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543962013865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543962013977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543962013984 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543962014883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543962014883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543962014945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543962015963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543962015963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543962016541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543962016541 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543962016541 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543962016556 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543962016556 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[6\] 0 " "Pin \"A0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[5\] 0 " "Pin \"A0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[4\] 0 " "Pin \"A0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[3\] 0 " "Pin \"A0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[2\] 0 " "Pin \"A0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[1\] 0 " "Pin \"A0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0\[0\] 0 " "Pin \"A0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[6\] 0 " "Pin \"A1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[5\] 0 " "Pin \"A1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[4\] 0 " "Pin \"A1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[3\] 0 " "Pin \"A1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[2\] 0 " "Pin \"A1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[1\] 0 " "Pin \"A1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[0\] 0 " "Pin \"A1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[6\] 0 " "Pin \"B0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[5\] 0 " "Pin \"B0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[4\] 0 " "Pin \"B0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[3\] 0 " "Pin \"B0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[2\] 0 " "Pin \"B0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[1\] 0 " "Pin \"B0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0\[0\] 0 " "Pin \"B0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[6\] 0 " "Pin \"B1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[5\] 0 " "Pin \"B1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[4\] 0 " "Pin \"B1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[3\] 0 " "Pin \"B1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[2\] 0 " "Pin \"B1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[1\] 0 " "Pin \"B1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1\[0\] 0 " "Pin \"B1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[6\] 0 " "Pin \"R0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[5\] 0 " "Pin \"R0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[4\] 0 " "Pin \"R0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[6\] 0 " "Pin \"R1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[5\] 0 " "Pin \"R1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[4\] 0 " "Pin \"R1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[6\] 0 " "Pin \"SINAL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[5\] 0 " "Pin \"SINAL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[4\] 0 " "Pin \"SINAL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[3\] 0 " "Pin \"SINAL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[2\] 0 " "Pin \"SINAL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[1\] 0 " "Pin \"SINAL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SINAL\[0\] 0 " "Pin \"SINAL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543962016572 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543962016572 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543962016686 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543962016698 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543962016808 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543962017058 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543962017152 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543962017152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/output_files/project_final.fit.smsg " "Generated suppressed messages file D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/output_files/project_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543962017277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 434 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 434 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543962017511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:20:17 2018 " "Processing ended: Tue Dec 04 20:20:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543962017511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543962017511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543962017511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543962017511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543962018560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543962018560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:20:18 2018 " "Processing started: Tue Dec 04 20:20:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543962018560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543962018560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project_final -c project_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543962018560 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543962019720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543962019767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543962020267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:20:20 2018 " "Processing ended: Tue Dec 04 20:20:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543962020267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543962020267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543962020267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543962020267 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543962020943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543962021381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:20:21 2018 " "Processing started: Tue Dec 04 20:20:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543962021381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543962021381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project_final -c project_final " "Command: quartus_sta project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543962021381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543962021443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543962021599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543962021630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543962021630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1543962021718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_final.sdc " "Synopsys Design Constraints File file not found: 'project_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543962021733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543962021733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name out_ctrl:inst\|numA\[2\] out_ctrl:inst\|numA\[2\] " "create_clock -period 1.000 -name out_ctrl:inst\|numA\[2\] out_ctrl:inst\|numA\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name out_ctrl:inst\|numB\[2\] out_ctrl:inst\|numB\[2\] " "create_clock -period 1.000 -name out_ctrl:inst\|numB\[2\] out_ctrl:inst\|numB\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name out_ctrl:inst\|numRes\[0\] out_ctrl:inst\|numRes\[0\] " "create_clock -period 1.000 -name out_ctrl:inst\|numRes\[0\] out_ctrl:inst\|numRes\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[2\]~1  from: datab  to: combout " "Cell: inst4\|inst2\|saida\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[4\]~3  from: datad  to: combout " "Cell: inst4\|inst2\|saida\[4\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[5\]~4  from: datad  to: combout " "Cell: inst4\|inst2\|saida\[5\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[6\]~6  from: datab  to: combout " "Cell: inst4\|inst2\|saida\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst\|u1\|f3\|Add1~1  from: dataa  to: combout " "Cell: inst4\|inst\|u1\|f3\|Add1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543962021749 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543962021749 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1543962021765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543962021792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.008 " "Worst-case setup slack is -3.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008        -8.541 out_ctrl:inst\|numA\[2\]  " "   -3.008        -8.541 out_ctrl:inst\|numA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.860       -17.571 out_ctrl:inst\|numRes\[0\]  " "   -2.860       -17.571 out_ctrl:inst\|numRes\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.700        -8.477 out_ctrl:inst\|numB\[2\]  " "   -2.700        -8.477 out_ctrl:inst\|numB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.335 " "Worst-case hold slack is -4.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.335       -23.977 out_ctrl:inst\|numRes\[0\]  " "   -4.335       -23.977 out_ctrl:inst\|numRes\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284        -3.562 out_ctrl:inst\|numA\[2\]  " "   -1.284        -3.562 out_ctrl:inst\|numA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042        -2.883 out_ctrl:inst\|numB\[2\]  " "   -1.042        -2.883 out_ctrl:inst\|numB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543962021805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543962021820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543962021898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 clk  " "   -1.380       -28.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077         0.000 out_ctrl:inst\|numRes\[0\]  " "    0.077         0.000 out_ctrl:inst\|numRes\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 out_ctrl:inst\|numA\[2\]  " "    0.500         0.000 out_ctrl:inst\|numA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 out_ctrl:inst\|numB\[2\]  " "    0.500         0.000 out_ctrl:inst\|numB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543962021914 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543962022073 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1543962022073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[2\]~1  from: datab  to: combout " "Cell: inst4\|inst2\|saida\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[4\]~3  from: datad  to: combout " "Cell: inst4\|inst2\|saida\[4\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[5\]~4  from: datad  to: combout " "Cell: inst4\|inst2\|saida\[5\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst2\|saida\[6\]~6  from: datab  to: combout " "Cell: inst4\|inst2\|saida\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst\|u1\|f3\|Add1~1  from: dataa  to: combout " "Cell: inst4\|inst\|u1\|f3\|Add1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543962022073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543962022073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.074 " "Worst-case setup slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074        -2.897 out_ctrl:inst\|numA\[2\]  " "   -1.074        -2.897 out_ctrl:inst\|numA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059        -6.336 out_ctrl:inst\|numRes\[0\]  " "   -1.059        -6.336 out_ctrl:inst\|numRes\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049        -3.197 out_ctrl:inst\|numB\[2\]  " "   -1.049        -3.197 out_ctrl:inst\|numB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543962022406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.176 " "Worst-case hold slack is -2.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.176       -12.863 out_ctrl:inst\|numRes\[0\]  " "   -2.176       -12.863 out_ctrl:inst\|numRes\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917        -2.601 out_ctrl:inst\|numA\[2\]  " "   -0.917        -2.601 out_ctrl:inst\|numA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800        -2.318 out_ctrl:inst\|numB\[2\]  " "   -0.800        -2.318 out_ctrl:inst\|numB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543962022422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543962022422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543962022437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 clk  " "   -1.380       -28.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 out_ctrl:inst\|numRes\[0\]  " "    0.321         0.000 out_ctrl:inst\|numRes\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 out_ctrl:inst\|numA\[2\]  " "    0.500         0.000 out_ctrl:inst\|numA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 out_ctrl:inst\|numB\[2\]  " "    0.500         0.000 out_ctrl:inst\|numB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543962022716 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543962023429 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543962023476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543962023476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543962023617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:20:23 2018 " "Processing ended: Tue Dec 04 20:20:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543962023617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543962023617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543962023617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543962023617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543962024694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543962024694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:20:24 2018 " "Processing started: Tue Dec 04 20:20:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543962024694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543962024694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project_final -c project_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543962024694 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "project_final.vo\", \"project_final_fast.vo project_final_v.sdo project_final_v_fast.sdo D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/simulation/modelsim/ simulation " "Generated files \"project_final.vo\", \"project_final_fast.vo\", \"project_final_v.sdo\" and \"project_final_v_fast.sdo\" in directory \"D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1543962025110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543962025167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:20:25 2018 " "Processing ended: Tue Dec 04 20:20:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543962025167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543962025167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543962025167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543962025167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 494 s " "Quartus II Full Compilation was successful. 0 errors, 494 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543962025858 ""}
