# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 49
set hasByteEnable 0
set MemName FFT0121_W_M_real142
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 128
set AddrWd 7
set TrueReset 0
set IsROM 1
set ROMData { "00111111100000000000000000000000" "00111111011111111110110001000011" "00111111011111111011000100001111" "00111111011111110100111001101101" "00111111011111101100010001101101" "00111111011111100001001100100100" "00111111011111010011101010101100" "00111111011111000011101100101000" "00111111011110110001010010111110" "00111111011110011100011110011101" "00111111011110000101001111111000" "00111111011101101011101000000111" "00111111011101001111101000001011" "00111111011100110001010001000111" "00111111011100010000100100001000" "00111111011011101101100010011110" "00111111011011001000001101011110" "00111111011010100000100110100111" "00111111011001110110101111011000" "00111111011001001010101001011001" "00111111011000011100010110011000" "00111111010111101011111000000101" "00111111010110111001010000011010" "00111111010110000100100001010011" "00111111010101001101101100110001" "00111111010100010100110100111101" "00111111010011011001111100000010" "00111111010010011101000100010010" "00111111010001011110010000000011" "00111111010000011101100001110000" "00111111001111011010111011111001" "00111111001110010110100001000010" "00111111001101010000010011110011" "00111111001100001000010110111011" "00111111001010111110101101001010" "00111111001001110011011001010110" "00111111001000100110011110011001" "00111111000111010111111111010001" "00111111000110000111111111000000" "00111111000100110110100000101010" "00111111000011100011100111011010" "00111111000010001111010110011011" "00111111000000111001110000111101" "00111110111111000101110100100111" "00111110111100010101101011101010" "00111110111001100011001101110101" "00111110110110101110100010000000" "00111110110011110111101111001010" "00111110110000111110111100010101" "00111110101110000100010000101010" "00111110101011000111110011010100" "00111110101000001001101011100101" "00111110100101001010000000110001" "00111110100010001000111010010011" "00111110011110001100111111001100" "00111110011000000101110000010011" "00111110010001111100010111000010" "00111110001011110001000010100010" "00111110000101100100000010000011" "00111101111110101011001001110011" "00111101110010001011110100110110" "00111101100101101010100100000101" "00111101010010001111101100110000" "00111100110010010000101010110000" "00100100100011010011000100110010" "10111100110010010000101010110000" "10111101010010001111101100110000" "10111101100101101010100100000101" "10111101110010001011110100110110" "10111101111110101011001001110011" "10111110000101100100000010000011" "10111110001011110001000010100010" "10111110010001111100010111000010" "10111110011000000101110000010011" "10111110011110001100111111001100" "10111110100010001000111010010011" "10111110100101001010000000110001" "10111110101000001001101011100101" "10111110101011000111110011010100" "10111110101110000100010000101010" "10111110110000111110111100010101" "10111110110011110111101111001010" "10111110110110101110100010000000" "10111110111001100011001101110101" "10111110111100010101101011101010" "10111110111111000101110100100111" "10111111000000111001110000111101" "10111111000010001111010110011011" "10111111000011100011100111011010" "10111111000100110110100000101010" "10111111000110000111111111000000" "10111111000111010111111111010001" "10111111001000100110011110011001" "10111111001001110011011001010110" "10111111001010111110101101001010" "10111111001100001000010110111011" "10111111001101010000010011110011" "10111111001110010110100001000010" "10111111001111011010111011111001" "10111111010000011101100001110000" "10111111010001011110010000000011" "10111111010010011101000100010010" "10111111010011011001111100000010" "10111111010100010100110100111101" "10111111010101001101101100110001" "10111111010110000100100001010011" "10111111010110111001010000011010" "10111111010111101011111000000101" "10111111011000011100010110011000" "10111111011001001010101001011001" "10111111011001110110101111011000" "10111111011010100000100110100111" "10111111011011001000001101011110" "10111111011011101101100010011110" "10111111011100010000100100001000" "10111111011100110001010001000111" "10111111011101001111101000001011" "10111111011101101011101000000111" "10111111011110000101001111111000" "10111111011110011100011110011101" "10111111011110110001010010111110" "10111111011111000011101100101000" "10111111011111010011101010101100" "10111111011111100001001100100100" "10111111011111101100010001101101" "10111111011111110100111001101101" "10111111011111111011000100001111" "10111111011111111110110001000011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 50
set hasByteEnable 0
set MemName FFT0121_W_M_imag135
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 128
set AddrWd 7
set TrueReset 0
set IsROM 1
set ROMData { "10000000000000000000000000000000" "10111100110010010000101010110000" "10111101010010001111101100110000" "10111101100101101010100100000101" "10111101110010001011110100110110" "10111101111110101011001001110011" "10111110000101100100000010000011" "10111110001011110001000010100010" "10111110010001111100010111000010" "10111110011000000101110000010011" "10111110011110001100111111001100" "10111110100010001000111010010011" "10111110100101001010000000110001" "10111110101000001001101011100101" "10111110101011000111110011010100" "10111110101110000100010000101010" "10111110110000111110111100010101" "10111110110011110111101111001010" "10111110110110101110100010000000" "10111110111001100011001101110101" "10111110111100010101101011101010" "10111110111111000101110100100111" "10111111000000111001110000111101" "10111111000010001111010110011011" "10111111000011100011100111011010" "10111111000100110110100000101010" "10111111000110000111111111000000" "10111111000111010111111111010001" "10111111001000100110011110011001" "10111111001001110011011001010110" "10111111001010111110101101001010" "10111111001100001000010110111011" "10111111001101010000010011110011" "10111111001110010110100001000010" "10111111001111011010111011111001" "10111111010000011101100001110000" "10111111010001011110010000000011" "10111111010010011101000100010010" "10111111010011011001111100000010" "10111111010100010100110100111101" "10111111010101001101101100110001" "10111111010110000100100001010011" "10111111010110111001010000011010" "10111111010111101011111000000101" "10111111011000011100010110011000" "10111111011001001010101001011001" "10111111011001110110101111011000" "10111111011010100000100110100111" "10111111011011001000001101011110" "10111111011011101101100010011110" "10111111011100010000100100001000" "10111111011100110001010001000111" "10111111011101001111101000001011" "10111111011101101011101000000111" "10111111011110000101001111111000" "10111111011110011100011110011101" "10111111011110110001010010111110" "10111111011111000011101100101000" "10111111011111010011101010101100" "10111111011111100001001100100100" "10111111011111101100010001101101" "10111111011111110100111001101101" "10111111011111111011000100001111" "10111111011111111110110001000011" "10111111100000000000000000000000" "10111111011111111110110001000011" "10111111011111111011000100001111" "10111111011111110100111001101101" "10111111011111101100010001101101" "10111111011111100001001100100100" "10111111011111010011101010101100" "10111111011111000011101100101000" "10111111011110110001010010111110" "10111111011110011100011110011101" "10111111011110000101001111111000" "10111111011101101011101000000111" "10111111011101001111101000001011" "10111111011100110001010001000111" "10111111011100010000100100001000" "10111111011011101101100010011110" "10111111011011001000001101011110" "10111111011010100000100110100111" "10111111011001110110101111011000" "10111111011001001010101001011001" "10111111011000011100010110011000" "10111111010111101011111000000101" "10111111010110111001010000011010" "10111111010110000100100001010011" "10111111010101001101101100110001" "10111111010100010100110100111101" "10111111010011011001111100000010" "10111111010010011101000100010010" "10111111010001011110010000000011" "10111111010000011101100001110000" "10111111001111011010111011111001" "10111111001110010110100001000010" "10111111001101010000010011110011" "10111111001100001000010110111011" "10111111001010111110101101001010" "10111111001001110011011001010110" "10111111001000100110011110011001" "10111111000111010111111111010001" "10111111000110000111111111000000" "10111111000100110110100000101010" "10111111000011100011100111011010" "10111111000010001111010110011011" "10111111000000111001110000111101" "10111110111111000101110100100111" "10111110111100010101101011101010" "10111110111001100011001101110101" "10111110110110101110100010000000" "10111110110011110111101111001010" "10111110110000111110111100010101" "10111110101110000100010000101010" "10111110101011000111110011010100" "10111110101000001001101011100101" "10111110100101001010000000110001" "10111110100010001000111010010011" "10111110011110001100111111001100" "10111110011000000101110000010011" "10111110010001111100010111000010" "10111110001011110001000010100010" "10111110000101100100000010000011" "10111101111110101011001001110011" "10111101110010001011110100110110" "10111101100101101010100100000101" "10111101010010001111101100110000" "10111100110010010000101010110000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name data_IN_M_real \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_IN_M_real \
    op interface \
    ports { data_IN_M_real_address0 { O 8 vector } data_IN_M_real_ce0 { O 1 bit } data_IN_M_real_q0 { I 32 vector } data_IN_M_real_address1 { O 8 vector } data_IN_M_real_ce1 { O 1 bit } data_IN_M_real_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_IN_M_real'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name data_IN_M_imag \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_IN_M_imag \
    op interface \
    ports { data_IN_M_imag_address0 { O 8 vector } data_IN_M_imag_ce0 { O 1 bit } data_IN_M_imag_q0 { I 32 vector } data_IN_M_imag_address1 { O 8 vector } data_IN_M_imag_ce1 { O 1 bit } data_IN_M_imag_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_IN_M_imag'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name data_OUT1_M_imag \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_OUT1_M_imag \
    op interface \
    ports { data_OUT1_M_imag_address0 { O 8 vector } data_OUT1_M_imag_ce0 { O 1 bit } data_OUT1_M_imag_we0 { O 1 bit } data_OUT1_M_imag_d0 { O 32 vector } data_OUT1_M_imag_address1 { O 8 vector } data_OUT1_M_imag_ce1 { O 1 bit } data_OUT1_M_imag_we1 { O 1 bit } data_OUT1_M_imag_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_OUT1_M_imag'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name data_OUT1_M_real \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_OUT1_M_real \
    op interface \
    ports { data_OUT1_M_real_address0 { O 8 vector } data_OUT1_M_real_ce0 { O 1 bit } data_OUT1_M_real_we0 { O 1 bit } data_OUT1_M_real_d0 { O 32 vector } data_OUT1_M_real_address1 { O 8 vector } data_OUT1_M_real_ce1 { O 1 bit } data_OUT1_M_real_we1 { O 1 bit } data_OUT1_M_real_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_OUT1_M_real'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


