
*** Running vivado
    with args -log base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_prj/base/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.148 ; gain = 0.000
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1251.352 ; gain = 106.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'base' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_btns_gpio_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_btns_gpio_0' (2#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_10MHz_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_clk_wiz_10MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_10MHz_0' (3#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_clk_wiz_10MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'base_clk_wiz_10MHz_0' is unconnected for instance 'clk_wiz_10MHz' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:666]
WARNING: [Synth 8-7023] instance 'clk_wiz_10MHz' of module 'base_clk_wiz_10MHz_0' has 4 connections declared, but only 3 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:666]
INFO: [Synth 8-6157] synthesizing module 'base_concat_interrupts_0' [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 4 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 15 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (4#1) [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_interrupts_0' (5#1) [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'gesture_imp_1WJ3OYD' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12141]
INFO: [Synth 8-6157] synthesizing module 'base_axi_dma_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_dma_0_0' (6#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'base_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12577]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'base_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12577]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'base_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12577]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'base_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12577]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'base_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12577]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_0' has 64 connections declared, but only 59 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12577]
INFO: [Synth 8-6157] synthesizing module 'base_axi_dma_1_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_dma_1_0' (7#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'base_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12637]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'base_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12637]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'base_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12637]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'base_axi_dma_1_0' has 40 connections declared, but only 37 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12637]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_2' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:3386]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_12E3AFR' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16140]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_18' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_18' (8#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_12E3AFR' (9#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16140]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_LCUHSY' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26107]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_1' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_1' (10#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_1' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26258]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_1' has 40 connections declared, but only 39 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26258]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_LCUHSY' (11#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26107]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1M9AK0K' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27253]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_2' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_2' (12#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_2' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27380]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_2' has 34 connections declared, but only 33 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27380]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1M9AK0K' (13#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27253]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1C5X2Q7' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27416]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_3' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_3' (14#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_3' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27543]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_3' has 34 connections declared, but only 33 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27543]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1C5X2Q7' (15#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27416]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_14' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_xbar_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_14' (16#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_xbar_14_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (3) of module 'base_xbar_14' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4073]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (6) of module 'base_xbar_14' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4077]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (3) of module 'base_xbar_14' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4078]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (3) of module 'base_xbar_14' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4086]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'base_xbar_14' is unconnected for instance 'xbar' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4012]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'base_xbar_14' is unconnected for instance 'xbar' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4012]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_14' has 78 connections declared, but only 76 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4012]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_2' (17#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:3386]
INFO: [Synth 8-6157] synthesizing module 'base_cnn_top_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_cnn_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_cnn_top_0_0' (18#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_cnn_top_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_gesture_top_0_bram_1' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_gesture_top_0_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_gesture_top_0_bram_1' (19#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_gesture_top_0_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gesture_imp_1WJ3OYD' (20#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12141]
INFO: [Synth 8-6157] synthesizing module 'img_processing_imp_JFYVAG' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:13946]
INFO: [Synth 8-6157] synthesizing module 'base_arithm_accel_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_arithm_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_arithm_accel_0_0' (21#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_arithm_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'base_arithm_accel_0_0' is unconnected for instance 'arithm_accel_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15074]
WARNING: [Synth 8-7023] instance 'arithm_accel_0' of module 'base_arithm_accel_0_0' has 144 connections declared, but only 143 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15074]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_3' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4091]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R44XZ5' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16740]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_19' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_19' (22#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R44XZ5' (23#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16740]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_AI8CVO' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25622]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_4' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_4' (24#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_4' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25909]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_4' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25909]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_4' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25909]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_AI8CVO' (25#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25622]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1FA4OQQ' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26893]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_5' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_5' (26#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_5_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_5' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27180]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_5' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27180]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_5' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27180]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1FA4OQQ' (27#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26893]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1IKSFIX' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27579]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_6' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_6' (28#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_6_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_6' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27866]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_6' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27866]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_6' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27866]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1IKSFIX' (29#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27579]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_OWCOVJ' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27939]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_7' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_7' (30#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_7' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28226]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_7' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28226]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_7' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28226]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_OWCOVJ' (31#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:27939]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_GRQJVZ' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28299]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_8' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_8' (32#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_8_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_8' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28586]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_8' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28586]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_8' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28586]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_GRQJVZ' (33#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28299]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_18T4ORD' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28659]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_9' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_9' (34#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_9' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28946]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_9' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28946]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_9' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28946]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_18T4ORD' (35#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:28659]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_1PCR2PU' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29019]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_10' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_10' (36#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_10_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_10' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29306]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_10' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29306]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_10' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29306]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_1PCR2PU' (37#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29019]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_HRWJ5G' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29379]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_11' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_11' (38#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_11_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_11' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29666]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_11' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29666]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_11' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29666]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_HRWJ5G' (39#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29379]
INFO: [Synth 8-6157] synthesizing module 's08_couplers_imp_68XGQQ' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29739]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_12' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_12' (40#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_12_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_12' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30026]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_12' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30026]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_12' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30026]
INFO: [Synth 8-6155] done synthesizing module 's08_couplers_imp_68XGQQ' (41#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:29739]
INFO: [Synth 8-6157] synthesizing module 's09_couplers_imp_12PV9F8' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30099]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_13' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_13' (42#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_13_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_13' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30386]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_13' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30386]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_13' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30386]
INFO: [Synth 8-6155] done synthesizing module 's09_couplers_imp_12PV9F8' (43#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30099]
INFO: [Synth 8-6157] synthesizing module 's10_couplers_imp_17BQORG' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30459]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_14' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_14' (44#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_14_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_14' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30746]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_14' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30746]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_14' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30746]
INFO: [Synth 8-6155] done synthesizing module 's10_couplers_imp_17BQORG' (45#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30459]
INFO: [Synth 8-6157] synthesizing module 's11_couplers_imp_BM0MI' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30819]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_15' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_15' (46#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_us_15_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_15' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:31106]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_us_15' is unconnected for instance 'auto_us' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:31106]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_15' has 72 connections declared, but only 70 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:31106]
INFO: [Synth 8-6155] done synthesizing module 's11_couplers_imp_BM0MI' (47#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:30819]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_15' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_xbar_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_15' (48#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_xbar_15_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'base_xbar_15' is unconnected for instance 'xbar' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:7379]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'base_xbar_15' is unconnected for instance 'xbar' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:7379]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_15' has 78 connections declared, but only 76 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_3' (49#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:4091]
INFO: [Synth 8-6157] synthesizing module 'base_dilation_accel_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_dilation_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dilation_accel_0_0' (50#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_dilation_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'base_dilation_accel_0_0' is unconnected for instance 'dilation_accel_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15705]
WARNING: [Synth 8-7023] instance 'dilation_accel_0' of module 'base_dilation_accel_0_0' has 127 connections declared, but only 126 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15705]
INFO: [Synth 8-6157] synthesizing module 'base_median_blur_accel_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_median_blur_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_median_blur_accel_0_0' (51#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_median_blur_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'base_median_blur_accel_0_0' is unconnected for instance 'median_blur_accel_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15832]
WARNING: [Synth 8-7023] instance 'median_blur_accel_0' of module 'base_median_blur_accel_0_0' has 107 connections declared, but only 106 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15832]
INFO: [Synth 8-6157] synthesizing module 'base_resize_accel_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_resize_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_resize_accel_0_0' (52#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_resize_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'base_resize_accel_0_0' is unconnected for instance 'resize_accel_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15939]
WARNING: [Synth 8-7023] instance 'resize_accel_0' of module 'base_resize_accel_0_0' has 90 connections declared, but only 89 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:15939]
INFO: [Synth 8-6157] synthesizing module 'base_threshold_accel_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_threshold_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_threshold_accel_0_0' (53#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_threshold_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'base_threshold_accel_0_0' is unconnected for instance 'threshold_accel_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16029]
WARNING: [Synth 8-7023] instance 'threshold_accel_0' of module 'base_threshold_accel_0_0' has 107 connections declared, but only 106 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16029]
INFO: [Synth 8-6157] synthesizing module 'base_xlconstant_0_1' [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xlconstant_0_1/synth/base_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 32 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (54#1) [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_xlconstant_0_1' (55#1) [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xlconstant_0_1/synth/base_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'img_processing_imp_JFYVAG' (56#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:13946]
INFO: [Synth 8-6157] synthesizing module 'base_leds_gpio_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_leds_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_leds_gpio_0' (57#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_leds_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_ps7_0_0' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_ps7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ps7_0_0' (58#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_ps7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'GPIO_O' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'base_ps7_0_0' is unconnected for instance 'ps7_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
WARNING: [Synth 8-7023] instance 'ps7_0' of module 'base_ps7_0_0' has 212 connections declared, but only 196 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:972]
INFO: [Synth 8-6157] synthesizing module 'base_ps7_0_axi_periph_0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:8067]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_DE2YVW' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17550]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_2' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_2' (59#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m00_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_23' (60#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m00_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_23' is unconnected for instance 'm00_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17873]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m00_regslice_23' is unconnected for instance 'm00_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17873]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_23' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17873]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_DE2YVW' (61#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17550]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1C31QAY' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17914]
INFO: [Synth 8-6157] synthesizing module 'base_m01_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m01_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m01_regslice_23' (62#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m01_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1C31QAY' (63#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:17914]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1M1FQ9D' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:18590]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_3' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_3' (64#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m02_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m02_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m02_regslice_23' (65#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m02_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m02_regslice_23' is unconnected for instance 'm02_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:18913]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m02_regslice_23' is unconnected for instance 'm02_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:18913]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_23' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:18913]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1M1FQ9D' (66#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:18590]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_L4H1ON' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19430]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_4' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_4' (67#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m03_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m03_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m03_regslice_23' (68#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m03_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m03_regslice_23' is unconnected for instance 'm03_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19753]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m03_regslice_23' is unconnected for instance 'm03_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19753]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_23' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19753]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_L4H1ON' (69#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19430]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_BMW16V' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19994]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_5' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_5' (70#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m04_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m04_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m04_regslice_23' (71#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m04_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m04_regslice_23' is unconnected for instance 'm04_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20317]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m04_regslice_23' is unconnected for instance 'm04_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20317]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_23' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20317]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_BMW16V' (72#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19994]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1E6Q06P' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20358]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_6' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_6' (73#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m05_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m05_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m05_regslice_23' (74#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m05_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m05_regslice_23' is unconnected for instance 'm05_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20677]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'base_m05_regslice_23' is unconnected for instance 'm05_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20677]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m05_regslice_23' is unconnected for instance 'm05_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20677]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_23' has 40 connections declared, but only 37 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20677]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1E6Q06P' (75#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20358]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1JMSMUI' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20917]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_7' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_7' (76#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m06_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m06_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m06_regslice_23' (77#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m06_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m06_regslice_23' is unconnected for instance 'm06_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21236]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'base_m06_regslice_23' is unconnected for instance 'm06_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21236]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m06_regslice_23' is unconnected for instance 'm06_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21236]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_23' has 40 connections declared, but only 37 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21236]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1JMSMUI' (78#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20917]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_NQLRRW' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21808]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_8' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_8' (79#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m07_regslice_23' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m07_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m07_regslice_23' (80#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m07_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_NQLRRW' (81#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21808]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_UZHGQ' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22382]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_9' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_9' (82#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m08_regslice_21' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m08_regslice_21_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m08_regslice_21' (83#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m08_regslice_21_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m08_regslice_21' is unconnected for instance 'm08_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22705]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m08_regslice_21' is unconnected for instance 'm08_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22705]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_21' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22705]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_UZHGQ' (84#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22382]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17V2EE4' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22746]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_10' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_10' (85#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m09_regslice_21' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m09_regslice_21_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m09_regslice_21' (86#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_m09_regslice_21_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m09_regslice_21' is unconnected for instance 'm09_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23069]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m09_regslice_21' is unconnected for instance 'm09_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23069]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_21' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23069]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17V2EE4' (87#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22746]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_127O35G' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23310]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_11' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_11' (88#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_11_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_auto_pc_11' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23549]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_auto_pc_11' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23549]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_11' has 60 connections declared, but only 58 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23549]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_127O35G' (89#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23310]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_5QWYO2' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23610]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_12' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_12' (90#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_12_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_auto_pc_12' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23849]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_auto_pc_12' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23849]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_12' has 60 connections declared, but only 58 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23849]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_5QWYO2' (91#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23610]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_T36JQ1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23910]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_13' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_13' (92#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_13_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_auto_pc_13' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24149]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_auto_pc_13' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24149]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_13' has 60 connections declared, but only 58 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24149]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_T36JQ1' (93#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23910]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1W7QE5R' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24210]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_14' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_14' (94#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_14_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_auto_pc_14' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24449]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_auto_pc_14' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24449]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_14' has 60 connections declared, but only 58 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24449]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1W7QE5R' (95#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24210]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_13Z67SF' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24510]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_15' [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_15_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_15' (96#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_15_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_auto_pc_15' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24749]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_auto_pc_15' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24749]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_15' has 60 connections declared, but only 58 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24749]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_13Z67SF' (97#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24510]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_16' (98#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_16_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_auto_pc_16' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25049]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_auto_pc_16' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25049]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_16' has 60 connections declared, but only 58 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25049]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_3MXEOP' (99#1) [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:24810]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_17' (100#1) [D:/vivado_prj/base/project_1/project_1.runs/synth_1/.Xil/Vivado-1156-DESKTOP-G04UOTO/realtime/base_auto_pc_17_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_pc_17' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25463]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'base_auto_pc_17' is unconnected for instance 'auto_pc' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25463]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_17' has 79 connections declared, but only 77 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:25463]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'base_rst_ps7_0_fclk0_0' is unconnected for instance 'rst_ps7_0_fclk0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1538]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'base_rst_ps7_0_fclk0_0' is unconnected for instance 'rst_ps7_0_fclk0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1538]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_ps7_0_fclk0_0' is unconnected for instance 'rst_ps7_0_fclk0' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1538]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk0' of module 'base_rst_ps7_0_fclk0_0' has 10 connections declared, but only 7 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1538]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'base_rst_ps7_0_fclk1_0' is unconnected for instance 'rst_ps7_0_fclk1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1546]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'base_rst_ps7_0_fclk1_0' is unconnected for instance 'rst_ps7_0_fclk1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1546]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_ps7_0_fclk1_0' is unconnected for instance 'rst_ps7_0_fclk1' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1546]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk1' of module 'base_rst_ps7_0_fclk1_0' has 10 connections declared, but only 7 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:1546]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_24' is unconnected for instance 'm00_regslice' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16700]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_24' has 40 connections declared, but only 37 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:16700]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_24' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:18549]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_24' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19179]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_24' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:19953]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_24' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:20876]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_24' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21501]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_24' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:21767]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_22' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:22341]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_22' has 40 connections declared, but only 38 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:23269]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_0' has 34 connections declared, but only 33 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:26857]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'base_xbar_12' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:8049]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'base_xbar_12' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:8053]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'base_xbar_12' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:8054]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'base_xbar_12' [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:8062]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_12' has 78 connections declared, but only 76 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:7988]
WARNING: [Synth 8-7023] instance 'axi_vdma' of module 'base_axi_vdma_0' has 67 connections declared, but only 64 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:32121]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'base_v_vid_in_axi4s_0_0' has 28 connections declared, but only 22 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:11668]
WARNING: [Synth 8-7023] instance 'vtc_in' of module 'base_vtc_in_0' has 30 connections declared, but only 29 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:11691]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'base_v_axi4s_vid_out_0_0' has 32 connections declared, but only 22 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12083]
WARNING: [Synth 8-7023] instance 'vtc_out' of module 'base_vtc_out_0' has 33 connections declared, but only 32 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:12106]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_pixelclk' of module 'base_proc_sys_reset_pixelclk_0' has 10 connections declared, but only 7 given [D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v:32386]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1378.492 ; gain = 233.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.492 ; gain = 233.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.492 ; gain = 233.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1378.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_11/base_xbar_11/base_xbar_11_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_11/base_xbar_11/base_xbar_11_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_12/base_xbar_12/base_xbar_12_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_12/base_xbar_12/base_xbar_12_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_13/base_xbar_13/base_xbar_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_13/base_xbar_13/base_xbar_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_gesture_top_0_bram_1/base_gesture_top_0_bram_1/base_gesture_top_0_bram_1_in_context.xdc] for cell 'base_i/gesture/gesture_top_0_bram'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_gesture_top_0_bram_1/base_gesture_top_0_bram_1/base_gesture_top_0_bram_1_in_context.xdc] for cell 'base_i/gesture/gesture_top_0_bram'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/gesture/axi_dma_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/gesture/axi_dma_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_dma_1_0/base_axi_dma_1_0/base_axi_dma_1_0_in_context.xdc] for cell 'base_i/gesture/axi_dma_1'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_dma_1_0/base_axi_dma_1_0/base_axi_dma_1_0_in_context.xdc] for cell 'base_i/gesture/axi_dma_1'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_14/base_xbar_14/base_xbar_14_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_14/base_xbar_14/base_xbar_14_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/xbar'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_cnn_top_0_0/base_cnn_top_0_0/base_cnn_top_0_0_in_context.xdc] for cell 'base_i/gesture/cnn_top_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_cnn_top_0_0/base_cnn_top_0_0/base_cnn_top_0_0_in_context.xdc] for cell 'base_i/gesture/cnn_top_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_resize_accel_0_0/base_resize_accel_0_0/base_resize_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/resize_accel_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_resize_accel_0_0/base_resize_accel_0_0/base_resize_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/resize_accel_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_15/base_xbar_15/base_xbar_15_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_xbar_15/base_xbar_15/base_xbar_15_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/xbar'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dilation_accel_0_0/base_dilation_accel_0_0/design_1_dilation_accel_0_1_in_context.xdc] for cell 'base_i/img_processing/dilation_accel_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dilation_accel_0_0/base_dilation_accel_0_0/design_1_dilation_accel_0_1_in_context.xdc] for cell 'base_i/img_processing/dilation_accel_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_threshold_accel_0_0/base_threshold_accel_0_0/design_1_threshold_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/threshold_accel_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_threshold_accel_0_0/base_threshold_accel_0_0/design_1_threshold_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/threshold_accel_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s00_regslice_24/base_s00_regslice_24/base_m01_regslice_19_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s00_regslice_24/base_s00_regslice_24/base_m01_regslice_19_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_10_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_10_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m00_regslice_24/base_m00_regslice_24/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m00_regslice_24/base_m00_regslice_24/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m01_regslice_24/base_m01_regslice_24/base_m01_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m01_regslice_24/base_m01_regslice_24/base_m01_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m02_regslice_24/base_m02_regslice_24/base_m02_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m02_regslice_24/base_m02_regslice_24/base_m02_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m03_regslice_24/base_m03_regslice_24/base_m03_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m03_regslice_24/base_m03_regslice_24/base_m03_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m04_regslice_24/base_m04_regslice_24/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m04_regslice_24/base_m04_regslice_24/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m05_regslice_24/base_m05_regslice_24/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m05_regslice_24/base_m05_regslice_24/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m06_regslice_24/base_m06_regslice_24/base_m02_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m06_regslice_24/base_m06_regslice_24/base_m02_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m07_regslice_24/base_m07_regslice_24/base_m01_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m07_regslice_24/base_m07_regslice_24/base_m01_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m08_regslice_22/base_m08_regslice_22/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m08_regslice_22/base_m08_regslice_22/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m09_regslice_22/base_m09_regslice_22/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m09_regslice_22/base_m09_regslice_22/base_m04_regslice_20_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s00_regslice_23/base_s00_regslice_23/base_s00_regslice_19_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s00_regslice_23/base_s00_regslice_23/base_s00_regslice_19_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_17/base_auto_pc_17/base_auto_pc_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_17/base_auto_pc_17/base_auto_pc_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m00_regslice_23/base_m00_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m00_regslice_23/base_m00_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m01_regslice_23/base_m01_regslice_23/base_m01_regslice_19_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m01_regslice_23/base_m01_regslice_23/base_m01_regslice_19_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m02_regslice_23/base_m02_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m02_regslice_23/base_m02_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m03_regslice_23/base_m03_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m03_regslice_23/base_m03_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m04_regslice_23/base_m04_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m04_regslice_23/base_m04_regslice_23/base_m04_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m05_regslice_23/base_m05_regslice_23/base_m06_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m05_regslice_23/base_m05_regslice_23/base_m06_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m06_regslice_23/base_m06_regslice_23/base_m06_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m06_regslice_23/base_m06_regslice_23/base_m06_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m07_regslice_23/base_m07_regslice_23/base_m07_regslice_19_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m07_regslice_23/base_m07_regslice_23/base_m07_regslice_19_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m08_regslice_21/base_m08_regslice_21/base_m08_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m08_regslice_21/base_m08_regslice_21/base_m08_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m09_regslice_21/base_m09_regslice_21/base_m09_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_m09_regslice_21/base_m09_regslice_21/base_m09_regslice_17_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m11_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m11_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m12_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m12_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_14/base_auto_pc_14/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m13_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_14/base_auto_pc_14/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m13_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_15/base_auto_pc_15/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m14_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_15/base_auto_pc_15/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m14_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_16/base_auto_pc_16/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m15_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_16/base_auto_pc_16/base_auto_pc_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m15_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2/base_auto_us_3_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2/base_auto_us_3_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3/base_auto_us_3_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3/base_auto_us_3_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_18/base_auto_pc_18/base_auto_pc_14_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_18/base_auto_pc_18/base_auto_pc_14_in_context.xdc] for cell 'base_i/gesture/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_4/base_auto_us_4/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_4/base_auto_us_4/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_5/base_auto_us_5/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_5/base_auto_us_5/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_6/base_auto_us_6/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_6/base_auto_us_6/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_7/base_auto_us_7/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_7/base_auto_us_7/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_8/base_auto_us_8/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_8/base_auto_us_8/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_9/base_auto_us_9/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_9/base_auto_us_9/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_10/base_auto_us_10/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_10/base_auto_us_10/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_11/base_auto_us_11/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_11/base_auto_us_11/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_12/base_auto_us_12/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_12/base_auto_us_12/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_13/base_auto_us_13/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_13/base_auto_us_13/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_14/base_auto_us_14/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_14/base_auto_us_14/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_15/base_auto_us_15/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_15/base_auto_us_15/base_auto_us_8_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_19/base_auto_pc_19/base_auto_pc_19_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_19/base_auto_pc_19/base_auto_pc_19_in_context.xdc] for cell 'base_i/img_processing/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_median_blur_accel_0_0/base_median_blur_accel_0_0/base_median_blur_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/median_blur_accel_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_median_blur_accel_0_0/base_median_blur_accel_0_0/base_median_blur_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/median_blur_accel_0'
Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_arithm_accel_0_0/base_arithm_accel_0_0/base_arithm_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/arithm_accel_0'
Finished Parsing XDC File [d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_arithm_accel_0_0/base_arithm_accel_0_0/base_arithm_accel_0_0_in_context.xdc] for cell 'base_i/img_processing/arithm_accel_0'
Parsing XDC File [D:/vivado_prj/base/project_1/project_1.srcs/constrs_1/imports/constraints/base.xdc]
Finished Parsing XDC File [D:/vivado_prj/base/project_1/project_1.srcs/constrs_1/imports/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_prj/base/project_1/project_1.srcs/constrs_1/imports/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado_prj/base/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado_prj/base/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1438.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1438.410 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  d:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/btns_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/clk_wiz_10MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/concat_interrupts. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/leds_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/rst_ps7_0_fclk1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/switches_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/system_interrupts. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_vdma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/gesture_top_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/cnn_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/resize_accel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/dilation_accel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/threshold_accel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m11_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m12_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m13_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m14_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/ps7_0_axi_periph/m15_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/gesture/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/median_blur_accel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for base_i/img_processing/arithm_accel_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.387 ; gain = 298.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1445.492 ; gain = 300.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |base_xbar_13                   |         1|
|2     |base_auto_pc_2                 |         1|
|3     |base_m00_regslice_23           |         1|
|4     |base_m01_regslice_23           |         1|
|5     |base_auto_pc_3                 |         1|
|6     |base_m02_regslice_23           |         1|
|7     |base_auto_pc_4                 |         1|
|8     |base_m03_regslice_23           |         1|
|9     |base_auto_pc_5                 |         1|
|10    |base_m04_regslice_23           |         1|
|11    |base_auto_pc_6                 |         1|
|12    |base_m05_regslice_23           |         1|
|13    |base_auto_pc_7                 |         1|
|14    |base_m06_regslice_23           |         1|
|15    |base_auto_pc_8                 |         1|
|16    |base_m07_regslice_23           |         1|
|17    |base_auto_pc_9                 |         1|
|18    |base_m08_regslice_21           |         1|
|19    |base_auto_pc_10                |         1|
|20    |base_m09_regslice_21           |         1|
|21    |base_auto_pc_11                |         1|
|22    |base_auto_pc_12                |         1|
|23    |base_auto_pc_13                |         1|
|24    |base_auto_pc_14                |         1|
|25    |base_auto_pc_15                |         1|
|26    |base_auto_pc_16                |         1|
|27    |base_auto_pc_17                |         1|
|28    |base_s00_regslice_23           |         1|
|29    |base_btns_gpio_0               |         1|
|30    |base_clk_wiz_10MHz_0           |         1|
|31    |base_leds_gpio_0               |         1|
|32    |base_ps7_0_0                   |         1|
|33    |base_rst_ps7_0_fclk0_0         |         1|
|34    |base_rst_ps7_0_fclk1_0         |         1|
|35    |base_switches_gpio_0           |         1|
|36    |base_system_interrupts_0       |         1|
|37    |base_xbar_14                   |         1|
|38    |base_auto_pc_18                |         1|
|39    |base_auto_us_1                 |         1|
|40    |base_auto_us_2                 |         1|
|41    |base_auto_us_3                 |         1|
|42    |base_axi_dma_0_0               |         1|
|43    |base_axi_dma_1_0               |         1|
|44    |base_cnn_top_0_0               |         1|
|45    |base_gesture_top_0_bram_1      |         1|
|46    |base_xbar_15                   |         1|
|47    |base_auto_pc_19                |         1|
|48    |base_auto_us_4                 |         1|
|49    |base_auto_us_5                 |         1|
|50    |base_auto_us_6                 |         1|
|51    |base_auto_us_7                 |         1|
|52    |base_auto_us_8                 |         1|
|53    |base_auto_us_9                 |         1|
|54    |base_auto_us_10                |         1|
|55    |base_auto_us_11                |         1|
|56    |base_auto_us_12                |         1|
|57    |base_auto_us_13                |         1|
|58    |base_auto_us_14                |         1|
|59    |base_auto_us_15                |         1|
|60    |base_arithm_accel_0_0          |         1|
|61    |base_dilation_accel_0_0        |         1|
|62    |base_median_blur_accel_0_0     |         1|
|63    |base_resize_accel_0_0          |         1|
|64    |base_threshold_accel_0_0       |         1|
|65    |base_xbar_11                   |         1|
|66    |base_m00_regslice_24           |         1|
|67    |base_auto_cc_0                 |         1|
|68    |base_m01_regslice_24           |         1|
|69    |base_auto_cc_1                 |         1|
|70    |base_m02_regslice_24           |         1|
|71    |base_m03_regslice_24           |         1|
|72    |base_m04_regslice_24           |         1|
|73    |base_m05_regslice_24           |         1|
|74    |base_auto_cc_2                 |         1|
|75    |base_m06_regslice_24           |         1|
|76    |base_auto_cc_3                 |         1|
|77    |base_m07_regslice_24           |         1|
|78    |base_m08_regslice_22           |         1|
|79    |base_m09_regslice_22           |         1|
|80    |base_auto_pc_0                 |         1|
|81    |base_s00_regslice_24           |         1|
|82    |base_xbar_12                   |         1|
|83    |base_auto_pc_1                 |         1|
|84    |base_auto_us_0                 |         1|
|85    |base_axi_vdma_0                |         1|
|86    |base_proc_sys_reset_pixelclk_0 |         1|
|87    |base_axis_register_slice_0_0   |         1|
|88    |base_color_convert_0           |         1|
|89    |base_pixel_pack_0              |         1|
|90    |base_axi_gpio_hdmiin_0         |         1|
|91    |base_color_swap_0_0            |         1|
|92    |base_dvi2rgb_0_0               |         1|
|93    |base_v_vid_in_axi4s_0_0        |         1|
|94    |base_vtc_in_0                  |         1|
|95    |base_axis_register_slice_0_1   |         1|
|96    |base_color_convert_1           |         1|
|97    |base_pixel_unpack_0            |         1|
|98    |base_axi_dynclk_0              |         1|
|99    |base_color_swap_0_1            |         1|
|100   |base_hdmi_out_hpd_video_0      |         1|
|101   |base_rgb2dvi_0_0               |         1|
|102   |base_v_axi4s_vid_out_0_0       |         1|
|103   |base_vtc_out_0                 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |base_arithm_accel_0          |     1|
|2     |base_auto_cc                 |     4|
|6     |base_auto_pc                 |    20|
|26    |base_auto_us                 |    16|
|42    |base_axi_dma_0               |     1|
|43    |base_axi_dma_1               |     1|
|44    |base_axi_dynclk              |     1|
|45    |base_axi_gpio_hdmiin         |     1|
|46    |base_axi_vdma                |     1|
|47    |base_axis_register_slice_0   |     2|
|49    |base_btns_gpio               |     1|
|50    |base_clk_wiz_10MHz           |     1|
|51    |base_cnn_top_0               |     1|
|52    |base_color_convert           |     2|
|54    |base_color_swap_0            |     2|
|56    |base_dilation_accel_0        |     1|
|57    |base_dvi2rgb_0               |     1|
|58    |base_gesture_top_0_bram      |     1|
|59    |base_hdmi_out_hpd_video      |     1|
|60    |base_leds_gpio               |     1|
|61    |base_m00_regslice            |     2|
|63    |base_m01_regslice            |     2|
|65    |base_m02_regslice            |     2|
|67    |base_m03_regslice            |     2|
|69    |base_m04_regslice            |     2|
|71    |base_m05_regslice            |     2|
|73    |base_m06_regslice            |     2|
|75    |base_m07_regslice            |     2|
|77    |base_m08_regslice            |     2|
|79    |base_m09_regslice            |     2|
|81    |base_median_blur_accel_0     |     1|
|82    |base_pixel_pack              |     1|
|83    |base_pixel_unpack            |     1|
|84    |base_proc_sys_reset_pixelclk |     1|
|85    |base_ps7_0                   |     1|
|86    |base_resize_accel_0          |     1|
|87    |base_rgb2dvi_0               |     1|
|88    |base_rst_ps7_0_fclk0         |     1|
|89    |base_rst_ps7_0_fclk1         |     1|
|90    |base_s00_regslice            |     2|
|92    |base_switches_gpio           |     1|
|93    |base_system_interrupts       |     1|
|94    |base_threshold_accel_0       |     1|
|95    |base_v_axi4s_vid_out_0       |     1|
|96    |base_v_vid_in_axi4s_0        |     1|
|97    |base_vtc_in                  |     1|
|98    |base_vtc_out                 |     1|
|99    |base_xbar                    |     5|
|104   |IBUF                         |     6|
|105   |IOBUF                        |     4|
|106   |OBUF                         |     7|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.344 ; gain = 304.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1449.344 ; gain = 239.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.344 ; gain = 304.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1449.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.695 ; gain = 361.547
INFO: [Common 17-1381] The checkpoint 'D:/vivado_prj/base/project_1/project_1.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 24 05:12:36 2022...
