{
	"contentVersion": "1.0.0",
	"device": {
		"HXS320F280025CEDC": {
			"peripherals": {
				"ADCA": {
					"description": " ",
					"baseAddress": "0x1800",
					"size": "0x110",
					"resetMask": "none",
					"groupName": "ADC",
					"registers": {
						"ADCCTL1": {
							"description": "ADC Control 1 Register",
							"addressOffset": "0x0",
							"fields": {
								"INTPULSEPOS": {
									"description": "ADC Interrupt Pulse Position",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCPWDNZ": {
									"description": "ADC Power Down",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCBSYCHN": {
									"description": "ADC Busy Channel",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCBSY": {
									"description": "ADC Busy",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PGADIS": {
									"description": "PGA Gain Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCCTL2": {
							"description": "ADC Control 2 Register",
							"addressOffset": "0x4",
							"fields": {
								"PRESCALE": {
									"description": "ADC Clock Prescaler",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DISH": {
									"description": "Perform Calibration",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDIF": {
									"description": " ",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GCMP": {
									"description": "IP Comes With Comparison Gain",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OFFSET": {
									"description": "IP With Offset Calibration",
									"bitOffset": "7",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IPP5UCAL": {
									"description": "Current Calibration Value",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCBURSTCTL": {
							"description": "ADC Burst Control Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTTRIGSEL": {
									"description": "SOC Burst Trigger Source Select",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSIZE": {
									"description": "SOC Burst Size Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTEN": {
									"description": "SOC Burst Mode Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTFLG": {
							"description": "ADC Interrupt Flag Register",
							"addressOffset": "0xc",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTFLGCLR": {
							"description": "ADC Interrupt Flag Clear Register",
							"addressOffset": "0x10",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTOVF": {
							"description": "ADC Interrupt Overflow Register",
							"addressOffset": "0x14",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Overflow Flags",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Overflow Flags",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Overflow Flags",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Overflow Flags",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTOVFCLR": {
							"description": "ADC Interrupt Overflow Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Overflow Clear Bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Overflow Clear Bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Overflow Clear Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Overflow Clear Bits",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSEL1N2": {
							"description": "ADC Interrupt 1 and 2 Selection Register",
							"addressOffset": "0x1c",
							"fields": {
								"INT1SEL": {
									"description": "ADCINT1 EOC Source Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1E": {
									"description": "ADCINT1 Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1CONT": {
									"description": "ADCINT1 Continue to Interrupt Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2SEL": {
									"description": "ADCINT2 EOC Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2E": {
									"description": "ADCINT2 Interrupt Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2CONT": {
									"description": "ADCINT2 Continue to Interrupt Mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSEL3N4": {
							"description": "ADC Interrupt 3 and 4 Selection Register",
							"addressOffset": "0x20",
							"fields": {
								"INT3SEL": {
									"description": "ADCINT3 EOC Source Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT3E": {
									"description": "ADCINT3 Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT3CONT": {
									"description": "ADCINT3 Continue to Interrupt Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT4SEL": {
									"description": "ADCINT4 EOC Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT4E": {
									"description": "ADCINT4 Interrupt Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT4CONT": {
									"description": "ADCINT4 Continue to Interrupt Mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCPRICTL": {
							"description": "ADC SOC Priority Control Register",
							"addressOffset": "0x24",
							"fields": {
								"SOCPRIORITY": {
									"description": "SOC Priority",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RRPOINTER": {
									"description": "Round Robin Pointer",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSOCSEL1": {
							"description": "ADC Interrupt SOC Selection 1 Register",
							"addressOffset": "0x28",
							"fields": {
								"SOC0": {
									"description": "SOC0 ADC Interrupt Trigger Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 ADC Interrupt Trigger Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 ADC Interrupt Trigger Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 ADC Interrupt Trigger Select",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 ADC Interrupt Trigger Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 ADC Interrupt Trigger Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 ADC Interrupt Trigger Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 ADC Interrupt Trigger Select",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSOCSEL2": {
							"description": "ADC Interrupt SOC Selection 2 Register",
							"addressOffset": "0x2c",
							"fields": {
								"SOC8": {
									"description": "SOC8 ADC Interrupt Trigger Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 ADC Interrupt Trigger Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 ADC Interrupt Trigger Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 ADC Interrupt Trigger Select",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 ADC Interrupt Trigger Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 ADC Interrupt Trigger Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 ADC Interrupt Trigger Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 ADC Interrupt Trigger Select",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCFLG1": {
							"description": "ADC SOC Flag 1 Register",
							"addressOffset": "0x30",
							"fields": {
								"SOC0": {
									"description": "SOC0 Start of Conversion Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Start of Conversion Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Start of Conversion Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Start of Conversion Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Start of Conversion Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Start of Conversion Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Start of Conversion Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Start of Conversion Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Start of Conversion Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Start of Conversion Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Start of Conversion Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Start of Conversion Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Start of Conversion Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Start of Conversion Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Start of Conversion Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Start of Conversion Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCFRC1": {
							"description": "ADC SOC Force 1 Register",
							"addressOffset": "0x34",
							"fields": {
								"SOC0": {
									"description": "SOC0 Force Start of Conversion Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Force Start of Conversion Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Force Start of Conversion Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Force Start of Conversion Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Force Start of Conversion Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Force Start of Conversion Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Force Start of Conversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Force Start of Conversion Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Force Start of Conversion Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Force Start of Conversion Bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Force Start of Conversion Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Force Start of Conversion Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Force Start of Conversion Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Force Start of Conversion Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Force Start of Conversion Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Force Start of Conversion Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCOVF1": {
							"description": "ADC SOC Overflow 1 Register",
							"addressOffset": "0x38",
							"fields": {
								"SOC0": {
									"description": "SOC0 Start of Conversion Overflow Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Start of Conversion Overflow Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Start of Conversion Overflow Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Start of Conversion Overflow Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Start of Conversion Overflow Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Start of Conversion Overflow Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Start of Conversion Overflow Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Start of Conversion Overflow Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Start of Conversion Overflow Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Start of Conversion Overflow Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Start of Conversion Overflow Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Start of Conversion Overflow Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Start of Conversion Overflow Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Start of Conversion Overflow Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Start of Conversion Overflow Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Start of Conversion Overflow Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCOVFCLR1": {
							"description": "ADC SOC Overflow Clear 1 Register",
							"addressOffset": "0x3c",
							"fields": {
								"SOC0": {
									"description": "SOC0 Clear Start of Conversion Overflow Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Clear Start of Conversion Overflow Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Clear Start of Conversion Overflow Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Clear Start of Conversion Overflow Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Clear Start of Conversion Overflow Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Clear Start of Conversion Overflow Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Clear Start of Conversion Overflow Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Clear Start of Conversion Overflow Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Clear Start of Conversion Overflow Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Clear Start of Conversion Overflow Bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Clear Start of Conversion Overflow Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Clear Start of Conversion Overflow Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Clear Start of Conversion Overflow Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Clear Start of Conversion Overflow Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Clear Start of Conversion Overflow Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Clear Start of Conversion Overflow Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC0CTL": {
							"description": "ADC SOC0 Control Register",
							"addressOffset": "0x40",
							"fields": {
								"ACQPS": {
									"description": "SOC0 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC0 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC0 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC1CTL": {
							"description": "ADC SOC1 Control Register",
							"addressOffset": "0x44",
							"fields": {
								"ACQPS": {
									"description": "SOC1 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC1 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC1 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC2CTL": {
							"description": "ADC SOC2 Control Register",
							"addressOffset": "0x48",
							"fields": {
								"ACQPS": {
									"description": "SOC2 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC2 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC2 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC3CTL": {
							"description": "ADC SOC3 Control Register",
							"addressOffset": "0x4c",
							"fields": {
								"ACQPS": {
									"description": "SOC3 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC3 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC3 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC4CTL": {
							"description": "ADC SOC4 Control Register",
							"addressOffset": "0x50",
							"fields": {
								"ACQPS": {
									"description": "SOC4 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC4 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC4 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC5CTL": {
							"description": "ADC SOC5 Control Register",
							"addressOffset": "0x54",
							"fields": {
								"ACQPS": {
									"description": "SOC5 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC5 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC5 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC6CTL": {
							"description": "ADC SOC6 Control Register",
							"addressOffset": "0x58",
							"fields": {
								"ACQPS": {
									"description": "SOC6 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC6 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC6 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC7CTL": {
							"description": "ADC SOC7 Control Register",
							"addressOffset": "0x5c",
							"fields": {
								"ACQPS": {
									"description": "SOC7 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC7 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC7 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC8CTL": {
							"description": "ADC SOC8 Control Register",
							"addressOffset": "0x60",
							"fields": {
								"ACQPS": {
									"description": "SOC8 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC8 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC8 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC9CTL": {
							"description": "ADC SOC9 Control Register",
							"addressOffset": "0x64",
							"fields": {
								"ACQPS": {
									"description": "SOC9 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC9 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC9 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC10CTL": {
							"description": "ADC SOC10 Control Register",
							"addressOffset": "0x68",
							"fields": {
								"ACQPS": {
									"description": "SOC10 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC10 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC10 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC11CTL": {
							"description": "ADC SOC11 Control Register",
							"addressOffset": "0x6c",
							"fields": {
								"ACQPS": {
									"description": "SOC11 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC11 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC11 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC12CTL": {
							"description": "ADC SOC12 Control Register",
							"addressOffset": "0x70",
							"fields": {
								"ACQPS": {
									"description": "SOC12 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC12 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC12 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC13CTL": {
							"description": "ADC SOC13 Control Register",
							"addressOffset": "0x74",
							"fields": {
								"ACQPS": {
									"description": "SOC13 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC13 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC13 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC14CTL": {
							"description": "ADC SOC14 Control Register",
							"addressOffset": "0x78",
							"fields": {
								"ACQPS": {
									"description": "SOC14 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC14 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC14 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC15CTL": {
							"description": "ADC SOC15 Control Register",
							"addressOffset": "0x7c",
							"fields": {
								"ACQPS": {
									"description": "SOC15 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC15 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC15 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTSTAT": {
							"description": "ADC Event Status Register",
							"addressOffset": "0x80",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTCLR": {
							"description": "ADC Event Clear Register",
							"addressOffset": "0x84",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Clear",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Clear",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Clear",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Clear",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTSEL": {
							"description": "ADC Event Selection Register",
							"addressOffset": "0x88",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Event Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Event Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Event Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Event Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Event Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Event Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Event Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Event Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Event Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTINTSEL": {
							"description": "ADC Event Interrupt Selection Register",
							"addressOffset": "0x8c",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Interrupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Interrupt Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Interrupt Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Interrupt Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Interrupt Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Interrupt Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Interrupt Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCOSDETECT": {
							"description": "ADC Open and Shorts Detect Register",
							"addressOffset": "0x90",
							"fields": {
								"DETECTCFG": {
									"description": "ADC Opens and Shorts Detect Configuration",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCCOUNTER": {
							"description": "ADC Counter Register",
							"addressOffset": "0x94",
							"fields": {
								"FREECOUNT": {
									"description": "ADC Free Running Counter Value",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCREV": {
							"description": "ADC Revision Register",
							"addressOffset": "0x98",
							"fields": {
								"TYPE": {
									"description": "ADC Type",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REV": {
									"description": "ADC Revision",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCOFFTRIM": {
							"description": "ADC Offset Trim Register",
							"addressOffset": "0x9c",
							"fields": {
								"OFFTRIM": {
									"description": "ADC Offset Trim",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1CONFIG": {
							"description": "ADC PPB1 Config Register",
							"addressOffset": "0xa0",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 1 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 1 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1STAMP": {
							"description": "ADC PPB1 Sample Delay Time Stamp Register",
							"addressOffset": "0xa4",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 1 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1OFFCAL": {
							"description": "ADC PPB1 Offset Calibration Register",
							"addressOffset": "0xa8",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1OFFREF": {
							"description": "ADC PPB1 Offset Reference Register",
							"addressOffset": "0xac",
							"fields": {
								"ADCPPB1OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1TRIPHI": {
							"description": "ADC PPB1 Trip High Register",
							"addressOffset": "0xb0",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 1 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1TRIPLO": {
							"description": "ADC PPB1 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xb4",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 1 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 1 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2CONFIG": {
							"description": "ADC PPB2 Config Register",
							"addressOffset": "0xb8",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 2 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 2 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2STAMP": {
							"description": "ADC PPB2 Sample Delay Time Stamp Register",
							"addressOffset": "0xbc",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 2 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2OFFCAL": {
							"description": "ADC PPB2 Offset Calibration Register",
							"addressOffset": "0xc0",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2OFFREF": {
							"description": "ADC PPB2 Offset Reference Register",
							"addressOffset": "0xc4",
							"fields": {
								"ADCPPB2OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2TRIPHI": {
							"description": "ADC PPB2 Trip High Register",
							"addressOffset": "0xc8",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 2 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2TRIPLO": {
							"description": "ADC PPB2 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xcc",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 2 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 2 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3CONFIG": {
							"description": "ADC PPB3 Config Register",
							"addressOffset": "0xd0",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 3 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 3 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3STAMP": {
							"description": "ADC PPB3 Sample Delay Time Stamp Register",
							"addressOffset": "0xd4",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 3 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3OFFCAL": {
							"description": "ADC PPB3 Offset Calibration Register",
							"addressOffset": "0xd8",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3OFFREF": {
							"description": "ADC PPB3 Offset Reference Register",
							"addressOffset": "0xdc",
							"fields": {
								"ADCPPB3OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3TRIPHI": {
							"description": "ADC PPB3 Trip High Register",
							"addressOffset": "0xe0",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 3 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3TRIPLO": {
							"description": "ADC PPB3 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xe4",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 3 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 3 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4CONFIG": {
							"description": "ADC PPB4 Config Register",
							"addressOffset": "0xe8",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 4 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 4 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4STAMP": {
							"description": "ADC PPB4 Sample Delay Time Stamp Register",
							"addressOffset": "0xec",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 4 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4OFFCAL": {
							"description": "ADC PPB4 Offset Calibration Register",
							"addressOffset": "0xf0",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4OFFREF": {
							"description": "ADC PPB4 Offset Reference Register",
							"addressOffset": "0xf4",
							"fields": {
								"ADCPPB4OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4TRIPHI": {
							"description": "ADC PPB4 Trip High Register",
							"addressOffset": "0xf8",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 4 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4TRIPLO": {
							"description": "ADC PPB4 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xfc",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 4 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 4 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTCYCLE": {
							"description": "ADC Early Interrupt Generation Cycle",
							"addressOffset": "0x100",
							"fields": {
								"ADCINTCYCLE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINLTRIM1": {
							"description": "ADC Linearity Trim 1 Register",
							"addressOffset": "0x104",
							"fields": {
								"ADCINLTRIM1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINLTRIM2": {
							"description": "ADC Linearity Trim 2 Register",
							"addressOffset": "0x108",
							"fields": {
								"ADCINLTRIM2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINLTRIM3": {
							"description": "ADC Linearity Trim 3 Register",
							"addressOffset": "0x10c",
							"fields": {
								"ADCINLTRIM3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCCTL3": {
							"description": "ADC Control 3 Register",
							"addressOffset": "0x190",
							"fields": {
								"ENVREFO": {
									"description": "Built-in reference voltage enable signal, high active. When low, VREFO pull to low",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MDVREFO": {
									"description": "Built-in reference voltage selected",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJVREFO": {
									"description": "Built-Inreference voltage output control",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJTTRIM": {
									"description": "Built-Inreference voltage temperature ratio control",
									"bitOffset": "17",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALGMEAN": {
									"description": "Sampling points selection for mean algor",
									"bitOffset": "21",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJTDOS": {
									"description": "Temperature sensor offset adjustment signal",
									"bitOffset": "24",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJTDGA": {
									"description": "Temperature sensor gain adjustment signal",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ADCC": {
					"description": " ",
					"baseAddress": "0x1C00",
					"size": "0x110",
					"resetMask": "none",
					"groupName": "ADC",
					"registers": {
						"ADCCTL1": {
							"description": "ADC Control 1 Register",
							"addressOffset": "0x0",
							"fields": {
								"INTPULSEPOS": {
									"description": "ADC Interrupt Pulse Position",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCPWDNZ": {
									"description": "ADC Power Down",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCBSYCHN": {
									"description": "ADC Busy Channel",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCBSY": {
									"description": "ADC Busy",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PGADIS": {
									"description": "PGA Gain Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCCTL2": {
							"description": "ADC Control 2 Register",
							"addressOffset": "0x4",
							"fields": {
								"PRESCALE": {
									"description": "ADC Clock Prescaler",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DISH": {
									"description": "Perform Calibration",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDIF": {
									"description": " ",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GCMP": {
									"description": "IP Comes With Comparison Gain",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OFFSET": {
									"description": "IP With Offset Calibration",
									"bitOffset": "7",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IPP5UCAL": {
									"description": "Current Calibration Value",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCBURSTCTL": {
							"description": "ADC Burst Control Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTTRIGSEL": {
									"description": "SOC Burst Trigger Source Select",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSIZE": {
									"description": "SOC Burst Size Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTEN": {
									"description": "SOC Burst Mode Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTFLG": {
							"description": "ADC Interrupt Flag Register",
							"addressOffset": "0xc",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTFLGCLR": {
							"description": "ADC Interrupt Flag Clear Register",
							"addressOffset": "0x10",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTOVF": {
							"description": "ADC Interrupt Overflow Register",
							"addressOffset": "0x14",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Overflow Flags",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Overflow Flags",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Overflow Flags",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Overflow Flags",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTOVFCLR": {
							"description": "ADC Interrupt Overflow Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"ADCINT1": {
									"description": "ADC Interrupt 1 Overflow Clear Bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT2": {
									"description": "ADC Interrupt 2 Overflow Clear Bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT3": {
									"description": "ADC Interrupt 3 Overflow Clear Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCINT4": {
									"description": "ADC Interrupt 4 Overflow Clear Bits",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSEL1N2": {
							"description": "ADC Interrupt 1 and 2 Selection Register",
							"addressOffset": "0x1c",
							"fields": {
								"INT1SEL": {
									"description": "ADCINT1 EOC Source Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1E": {
									"description": "ADCINT1 Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1CONT": {
									"description": "ADCINT1 Continue to Interrupt Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2SEL": {
									"description": "ADCINT2 EOC Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2E": {
									"description": "ADCINT2 Interrupt Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2CONT": {
									"description": "ADCINT2 Continue to Interrupt Mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSEL3N4": {
							"description": "ADC Interrupt 3 and 4 Selection Register",
							"addressOffset": "0x20",
							"fields": {
								"INT3SEL": {
									"description": "ADCINT3 EOC Source Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT3E": {
									"description": "ADCINT3 Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT3CONT": {
									"description": "ADCINT3 Continue to Interrupt Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT4SEL": {
									"description": "ADCINT4 EOC Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT4E": {
									"description": "ADCINT4 Interrupt Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT4CONT": {
									"description": "ADCINT4 Continue to Interrupt Mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCPRICTL": {
							"description": "ADC SOC Priority Control Register",
							"addressOffset": "0x24",
							"fields": {
								"SOCPRIORITY": {
									"description": "SOC Priority",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RRPOINTER": {
									"description": "Round Robin Pointer",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSOCSEL1": {
							"description": "ADC Interrupt SOC Selection 1 Register",
							"addressOffset": "0x28",
							"fields": {
								"SOC0": {
									"description": "SOC0 ADC Interrupt Trigger Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 ADC Interrupt Trigger Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 ADC Interrupt Trigger Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 ADC Interrupt Trigger Select",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 ADC Interrupt Trigger Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 ADC Interrupt Trigger Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 ADC Interrupt Trigger Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 ADC Interrupt Trigger Select",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTSOCSEL2": {
							"description": "ADC Interrupt SOC Selection 2 Register",
							"addressOffset": "0x2c",
							"fields": {
								"SOC8": {
									"description": "SOC8 ADC Interrupt Trigger Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 ADC Interrupt Trigger Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 ADC Interrupt Trigger Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 ADC Interrupt Trigger Select",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 ADC Interrupt Trigger Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 ADC Interrupt Trigger Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 ADC Interrupt Trigger Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 ADC Interrupt Trigger Select",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCFLG1": {
							"description": "ADC SOC Flag 1 Register",
							"addressOffset": "0x30",
							"fields": {
								"SOC0": {
									"description": "SOC0 Start of Conversion Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Start of Conversion Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Start of Conversion Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Start of Conversion Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Start of Conversion Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Start of Conversion Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Start of Conversion Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Start of Conversion Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Start of Conversion Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Start of Conversion Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Start of Conversion Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Start of Conversion Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Start of Conversion Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Start of Conversion Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Start of Conversion Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Start of Conversion Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCFRC1": {
							"description": "ADC SOC Force 1 Register",
							"addressOffset": "0x34",
							"fields": {
								"SOC0": {
									"description": "SOC0 Force Start of Conversion Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Force Start of Conversion Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Force Start of Conversion Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Force Start of Conversion Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Force Start of Conversion Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Force Start of Conversion Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Force Start of Conversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Force Start of Conversion Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Force Start of Conversion Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Force Start of Conversion Bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Force Start of Conversion Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Force Start of Conversion Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Force Start of Conversion Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Force Start of Conversion Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Force Start of Conversion Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Force Start of Conversion Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCOVF1": {
							"description": "ADC SOC Overflow 1 Register",
							"addressOffset": "0x38",
							"fields": {
								"SOC0": {
									"description": "SOC0 Start of Conversion Overflow Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Start of Conversion Overflow Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Start of Conversion Overflow Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Start of Conversion Overflow Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Start of Conversion Overflow Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Start of Conversion Overflow Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Start of Conversion Overflow Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Start of Conversion Overflow Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Start of Conversion Overflow Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Start of Conversion Overflow Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Start of Conversion Overflow Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Start of Conversion Overflow Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Start of Conversion Overflow Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Start of Conversion Overflow Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Start of Conversion Overflow Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Start of Conversion Overflow Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCOVFCLR1": {
							"description": "ADC SOC Overflow Clear 1 Register",
							"addressOffset": "0x3c",
							"fields": {
								"SOC0": {
									"description": "SOC0 Clear Start of Conversion Overflow Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC1": {
									"description": "SOC1 Clear Start of Conversion Overflow Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC2": {
									"description": "SOC2 Clear Start of Conversion Overflow Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC3": {
									"description": "SOC3 Clear Start of Conversion Overflow Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC4": {
									"description": "SOC4 Clear Start of Conversion Overflow Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC5": {
									"description": "SOC5 Clear Start of Conversion Overflow Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC6": {
									"description": "SOC6 Clear Start of Conversion Overflow Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC7": {
									"description": "SOC7 Clear Start of Conversion Overflow Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC8": {
									"description": "SOC8 Clear Start of Conversion Overflow Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC9": {
									"description": "SOC9 Clear Start of Conversion Overflow Bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC10": {
									"description": "SOC10 Clear Start of Conversion Overflow Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC11": {
									"description": "SOC11 Clear Start of Conversion Overflow Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC12": {
									"description": "SOC12 Clear Start of Conversion Overflow Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC13": {
									"description": "SOC13 Clear Start of Conversion Overflow Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC14": {
									"description": "SOC14 Clear Start of Conversion Overflow Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOC15": {
									"description": "SOC15 Clear Start of Conversion Overflow Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC0CTL": {
							"description": "ADC SOC0 Control Register",
							"addressOffset": "0x40",
							"fields": {
								"ACQPS": {
									"description": "SOC0 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC0 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC0 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC1CTL": {
							"description": "ADC SOC1 Control Register",
							"addressOffset": "0x44",
							"fields": {
								"ACQPS": {
									"description": "SOC1 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC1 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC1 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC2CTL": {
							"description": "ADC SOC2 Control Register",
							"addressOffset": "0x48",
							"fields": {
								"ACQPS": {
									"description": "SOC2 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC2 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC2 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC3CTL": {
							"description": "ADC SOC3 Control Register",
							"addressOffset": "0x4c",
							"fields": {
								"ACQPS": {
									"description": "SOC3 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC3 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC3 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC4CTL": {
							"description": "ADC SOC4 Control Register",
							"addressOffset": "0x50",
							"fields": {
								"ACQPS": {
									"description": "SOC4 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC4 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC4 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC5CTL": {
							"description": "ADC SOC5 Control Register",
							"addressOffset": "0x54",
							"fields": {
								"ACQPS": {
									"description": "SOC5 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC5 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC5 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC6CTL": {
							"description": "ADC SOC6 Control Register",
							"addressOffset": "0x58",
							"fields": {
								"ACQPS": {
									"description": "SOC6 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC6 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC6 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC7CTL": {
							"description": "ADC SOC7 Control Register",
							"addressOffset": "0x5c",
							"fields": {
								"ACQPS": {
									"description": "SOC7 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC7 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC7 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC8CTL": {
							"description": "ADC SOC8 Control Register",
							"addressOffset": "0x60",
							"fields": {
								"ACQPS": {
									"description": "SOC8 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC8 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC8 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC9CTL": {
							"description": "ADC SOC9 Control Register",
							"addressOffset": "0x64",
							"fields": {
								"ACQPS": {
									"description": "SOC9 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC9 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC9 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC10CTL": {
							"description": "ADC SOC10 Control Register",
							"addressOffset": "0x68",
							"fields": {
								"ACQPS": {
									"description": "SOC10 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC10 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC10 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC11CTL": {
							"description": "ADC SOC11 Control Register",
							"addressOffset": "0x6c",
							"fields": {
								"ACQPS": {
									"description": "SOC11 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC11 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC11 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC12CTL": {
							"description": "ADC SOC12 Control Register",
							"addressOffset": "0x70",
							"fields": {
								"ACQPS": {
									"description": "SOC12 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC12 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC12 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC13CTL": {
							"description": "ADC SOC13 Control Register",
							"addressOffset": "0x74",
							"fields": {
								"ACQPS": {
									"description": "SOC13 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC13 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC13 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC14CTL": {
							"description": "ADC SOC14 Control Register",
							"addressOffset": "0x78",
							"fields": {
								"ACQPS": {
									"description": "SOC14 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC14 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC14 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOC15CTL": {
							"description": "ADC SOC15 Control Register",
							"addressOffset": "0x7c",
							"fields": {
								"ACQPS": {
									"description": "SOC15 Acquisition Prescale",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHSEL": {
									"description": "SOC15 Channel Select",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "SOC15 Trigger Source Select",
									"bitOffset": "20",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTSTAT": {
							"description": "ADC Event Status Register",
							"addressOffset": "0x80",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTCLR": {
							"description": "ADC Event Clear Register",
							"addressOffset": "0x84",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Clear",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Clear",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Clear",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Clear",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTSEL": {
							"description": "ADC Event Selection Register",
							"addressOffset": "0x88",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Event Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Event Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Event Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Event Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Event Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Event Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Event Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Event Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Event Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCEVTINTSEL": {
							"description": "ADC Event Interrupt Selection Register",
							"addressOffset": "0x8c",
							"fields": {
								"PPB1TRIPHI": {
									"description": "Post Processing Block 1 Trip High Interrupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1TRIPLO": {
									"description": "Post Processing Block 1 Trip Low Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB1ZERO": {
									"description": "Post Processing Block 1 Zero Crossing Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPHI": {
									"description": "Post Processing Block 2 Trip High Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2TRIPLO": {
									"description": "Post Processing Block 2 Trip Low Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB2ZERO": {
									"description": "Post Processing Block 2 Zero Crossing Interrupt Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPHI": {
									"description": "Post Processing Block 3 Trip High Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3TRIPLO": {
									"description": "Post Processing Block 3 Trip Low Interrupt Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB3ZERO": {
									"description": "Post Processing Block 3 Zero Crossing Interrupt Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPHI": {
									"description": "Post Processing Block 4 Trip High Interrupt Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4TRIPLO": {
									"description": "Post Processing Block 4 Trip Low Interrupt Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PPB4ZERO": {
									"description": "Post Processing Block 4 Zero Crossing Interrupt Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCOSDETECT": {
							"description": "ADC Open and Shorts Detect Register",
							"addressOffset": "0x90",
							"fields": {
								"DETECTCFG": {
									"description": "ADC Opens and Shorts Detect Configuration",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCCOUNTER": {
							"description": "ADC Counter Register",
							"addressOffset": "0x94",
							"fields": {
								"FREECOUNT": {
									"description": "ADC Free Running Counter Value",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCREV": {
							"description": "ADC Revision Register",
							"addressOffset": "0x98",
							"fields": {
								"TYPE": {
									"description": "ADC Type",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REV": {
									"description": "ADC Revision",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCOFFTRIM": {
							"description": "ADC Offset Trim Register",
							"addressOffset": "0x9c",
							"fields": {
								"OFFTRIM": {
									"description": "ADC Offset Trim",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1CONFIG": {
							"description": "ADC PPB1 Config Register",
							"addressOffset": "0xa0",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 1 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 1 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1STAMP": {
							"description": "ADC PPB1 Sample Delay Time Stamp Register",
							"addressOffset": "0xa4",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 1 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1OFFCAL": {
							"description": "ADC PPB1 Offset Calibration Register",
							"addressOffset": "0xa8",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1OFFREF": {
							"description": "ADC PPB1 Offset Reference Register",
							"addressOffset": "0xac",
							"fields": {
								"ADCPPB1OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1TRIPHI": {
							"description": "ADC PPB1 Trip High Register",
							"addressOffset": "0xb0",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 1 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1TRIPLO": {
							"description": "ADC PPB1 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xb4",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 1 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 1 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2CONFIG": {
							"description": "ADC PPB2 Config Register",
							"addressOffset": "0xb8",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 2 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 2 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2STAMP": {
							"description": "ADC PPB2 Sample Delay Time Stamp Register",
							"addressOffset": "0xbc",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 2 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2OFFCAL": {
							"description": "ADC PPB2 Offset Calibration Register",
							"addressOffset": "0xc0",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2OFFREF": {
							"description": "ADC PPB2 Offset Reference Register",
							"addressOffset": "0xc4",
							"fields": {
								"ADCPPB2OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2TRIPHI": {
							"description": "ADC PPB2 Trip High Register",
							"addressOffset": "0xc8",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 2 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2TRIPLO": {
							"description": "ADC PPB2 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xcc",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 2 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 2 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3CONFIG": {
							"description": "ADC PPB3 Config Register",
							"addressOffset": "0xd0",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 3 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 3 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3STAMP": {
							"description": "ADC PPB3 Sample Delay Time Stamp Register",
							"addressOffset": "0xd4",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 3 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3OFFCAL": {
							"description": "ADC PPB3 Offset Calibration Register",
							"addressOffset": "0xd8",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3OFFREF": {
							"description": "ADC PPB3 Offset Reference Register",
							"addressOffset": "0xdc",
							"fields": {
								"ADCPPB3OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3TRIPHI": {
							"description": "ADC PPB3 Trip High Register",
							"addressOffset": "0xe0",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 3 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3TRIPLO": {
							"description": "ADC PPB3 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xe4",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 3 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 3 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4CONFIG": {
							"description": "ADC PPB4 Config Register",
							"addressOffset": "0xe8",
							"fields": {
								"CONFIG": {
									"description": "ADC Post Processing Block 4 Configuration",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TWOSCOMPEN": {
									"description": "ADC Post Processing Block 4 Two's Complement Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCEN": {
									"description": "Cycle By Cycle Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4STAMP": {
							"description": "ADC PPB4 Sample Delay Time Stamp Register",
							"addressOffset": "0xec",
							"fields": {
								"DLYSTAMP": {
									"description": "ADC Post Processing Block 4 Delay Time Stamp",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4OFFCAL": {
							"description": "ADC PPB4 Offset Calibration Register",
							"addressOffset": "0xf0",
							"fields": {
								"OFFCAL": {
									"description": "ADC Post Processing Block Offset Correction",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4OFFREF": {
							"description": "ADC PPB4 Offset Reference Register",
							"addressOffset": "0xf4",
							"fields": {
								"ADCPPB4OFFREF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4TRIPHI": {
							"description": "ADC PPB4 Trip High Register",
							"addressOffset": "0xf8",
							"fields": {
								"LIMITHI": {
									"description": "ADC Post Processing Block 4 Trip High Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSIGN": {
									"description": "High Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4TRIPLO": {
							"description": "ADC PPB4 Trip Low/Trigger Time Stamp Register",
							"addressOffset": "0xfc",
							"fields": {
								"LIMITLO": {
									"description": "ADC Post Processing Block 4 Trip Low Limit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSIGN": {
									"description": "Low Limit Sign Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REQSTAMP": {
									"description": "ADC Post Processing Block 4 Request Time Stamp",
									"bitOffset": "20",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINTCYCLE": {
							"description": "ADC Early Interrupt Generation Cycle",
							"addressOffset": "0x100",
							"fields": {
								"ADCINTCYCLE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINLTRIM1": {
							"description": "ADC Linearity Trim 1 Register",
							"addressOffset": "0x104",
							"fields": {
								"ADCINLTRIM1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINLTRIM2": {
							"description": "ADC Linearity Trim 2 Register",
							"addressOffset": "0x108",
							"fields": {
								"ADCINLTRIM2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCINLTRIM3": {
							"description": "ADC Linearity Trim 3 Register",
							"addressOffset": "0x10c",
							"fields": {
								"ADCINLTRIM3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCCTL3": {
							"description": "ADC Control 3 Register",
							"addressOffset": "0x190",
							"fields": {
								"ENVREFO": {
									"description": "Built-in reference voltage enable signal, high active. When low, VREFO pull to low",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MDVREFO": {
									"description": "Built-in reference voltage selected",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJVREFO": {
									"description": "Built-Inreference voltage output control",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJTTRIM": {
									"description": "Built-Inreference voltage temperature ratio control",
									"bitOffset": "17",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALGMEAN": {
									"description": "Sampling points selection for mean algor",
									"bitOffset": "21",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJTDOS": {
									"description": "Temperature sensor offset adjustment signal",
									"bitOffset": "24",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADJTDGA": {
									"description": "Temperature sensor gain adjustment signal",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ADCARESULT": {
					"description": " ",
					"baseAddress": "0x1940",
					"size": "0x50",
					"resetMask": "none",
					"groupName": "ADC_RESULT",
					"registers": {
						"ADCRESULT0": {
							"description": "ADC Result 0 Register",
							"addressOffset": "0x0",
							"fields": {
								"ADCRESULT0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT1": {
							"description": "ADC Result 1 Register",
							"addressOffset": "0x4",
							"fields": {
								"ADCRESULT1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT2": {
							"description": "ADC Result 2 Register",
							"addressOffset": "0x8",
							"fields": {
								"ADCRESULT2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT3": {
							"description": "ADC Result 3 Register",
							"addressOffset": "0xc",
							"fields": {
								"ADCRESULT3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT4": {
							"description": "ADC Result 4 Register",
							"addressOffset": "0x10",
							"fields": {
								"ADCRESULT4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT5": {
							"description": "ADC Result 5 Register",
							"addressOffset": "0x14",
							"fields": {
								"ADCRESULT5": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT6": {
							"description": "ADC Result 6 Register",
							"addressOffset": "0x18",
							"fields": {
								"ADCRESULT6": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT7": {
							"description": "ADC Result 7 Register",
							"addressOffset": "0x1c",
							"fields": {
								"ADCRESULT7": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT8": {
							"description": "ADC Result 8 Register",
							"addressOffset": "0x20",
							"fields": {
								"ADCRESULT8": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT9": {
							"description": "ADC Result 9 Register",
							"addressOffset": "0x24",
							"fields": {
								"ADCRESULT9": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT10": {
							"description": "ADC Result 10 Register",
							"addressOffset": "0x28",
							"fields": {
								"ADCRESULT10": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT11": {
							"description": "ADC Result 11 Register",
							"addressOffset": "0x2c",
							"fields": {
								"ADCRESULT11": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT12": {
							"description": "ADC Result 12 Register",
							"addressOffset": "0x30",
							"fields": {
								"ADCRESULT12": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT13": {
							"description": "ADC Result 13 Register",
							"addressOffset": "0x34",
							"fields": {
								"ADCRESULT13": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT14": {
							"description": "ADC Result 14 Register",
							"addressOffset": "0x38",
							"fields": {
								"ADCRESULT14": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT15": {
							"description": "ADC Result 15 Register",
							"addressOffset": "0x3c",
							"fields": {
								"ADCRESULT15": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1RESULT": {
							"description": "ADC Post Processing Block 1 Result Register",
							"addressOffset": "0x40",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2RESULT": {
							"description": "ADC Post Processing Block 2 Result Register",
							"addressOffset": "0x44",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3RESULT": {
							"description": "ADC Post Processing Block 3 Result Register",
							"addressOffset": "0x48",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4RESULT": {
							"description": "ADC Post Processing Block 4 Result Register",
							"addressOffset": "0x4c",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ADCCRESULT": {
					"description": " ",
					"baseAddress": "0x1D40",
					"size": "0x50",
					"resetMask": "none",
					"groupName": "ADC_RESULT",
					"registers": {
						"ADCRESULT0": {
							"description": "ADC Result 0 Register",
							"addressOffset": "0x0",
							"fields": {
								"ADCRESULT0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT1": {
							"description": "ADC Result 1 Register",
							"addressOffset": "0x4",
							"fields": {
								"ADCRESULT1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT2": {
							"description": "ADC Result 2 Register",
							"addressOffset": "0x8",
							"fields": {
								"ADCRESULT2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT3": {
							"description": "ADC Result 3 Register",
							"addressOffset": "0xc",
							"fields": {
								"ADCRESULT3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT4": {
							"description": "ADC Result 4 Register",
							"addressOffset": "0x10",
							"fields": {
								"ADCRESULT4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT5": {
							"description": "ADC Result 5 Register",
							"addressOffset": "0x14",
							"fields": {
								"ADCRESULT5": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT6": {
							"description": "ADC Result 6 Register",
							"addressOffset": "0x18",
							"fields": {
								"ADCRESULT6": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT7": {
							"description": "ADC Result 7 Register",
							"addressOffset": "0x1c",
							"fields": {
								"ADCRESULT7": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT8": {
							"description": "ADC Result 8 Register",
							"addressOffset": "0x20",
							"fields": {
								"ADCRESULT8": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT9": {
							"description": "ADC Result 9 Register",
							"addressOffset": "0x24",
							"fields": {
								"ADCRESULT9": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT10": {
							"description": "ADC Result 10 Register",
							"addressOffset": "0x28",
							"fields": {
								"ADCRESULT10": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT11": {
							"description": "ADC Result 11 Register",
							"addressOffset": "0x2c",
							"fields": {
								"ADCRESULT11": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT12": {
							"description": "ADC Result 12 Register",
							"addressOffset": "0x30",
							"fields": {
								"ADCRESULT12": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT13": {
							"description": "ADC Result 13 Register",
							"addressOffset": "0x34",
							"fields": {
								"ADCRESULT13": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT14": {
							"description": "ADC Result 14 Register",
							"addressOffset": "0x38",
							"fields": {
								"ADCRESULT14": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCRESULT15": {
							"description": "ADC Result 15 Register",
							"addressOffset": "0x3c",
							"fields": {
								"ADCRESULT15": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB1RESULT": {
							"description": "ADC Post Processing Block 1 Result Register",
							"addressOffset": "0x40",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB2RESULT": {
							"description": "ADC Post Processing Block 2 Result Register",
							"addressOffset": "0x44",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB3RESULT": {
							"description": "ADC Post Processing Block 3 Result Register",
							"addressOffset": "0x48",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCPPB4RESULT": {
							"description": "ADC Post Processing Block 4 Result Register",
							"addressOffset": "0x4c",
							"fields": {
								"PPBRESULT": {
									"description": "ADC Post Processing Block Result",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIGN": {
									"description": "Sign Extended Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ANALOGSUBSYS": {
					"description": " ",
					"baseAddress": "0x39000",
					"size": "0x24",
					"resetMask": "none",
					"groupName": "ANALOG_SUBSYS",
					"registers": {
						"TSNSCTL": {
							"description": "Temperature Sensor Control Register",
							"addressOffset": "0x0",
							"fields": {
								"ENABLE": {
									"description": "Temperature Sensor Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ANAREFCTL": {
							"description": "Analog Reference Control Register",
							"addressOffset": "0x4",
							"fields": {
								"ANAREFSEL": {
									"description": "ADCVREF_ADC input voltage Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ANAREF2P5SEL": {
									"description": "Control PGA magnification",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ANAREFASEL": {
									"description": "Analog Reference A Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ANAREFCSEL": {
									"description": "Analog Reference C Select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VMONCTL": {
							"description": "Voltage Monitor Control Register",
							"addressOffset": "0x8",
							"fields": {
								"BORLEVEL": {
									"description": "BOR Trigger Point Voltage Bits",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BORLVMONDIS": {
									"description": "Disable BORL(ow) feature on VDDIO",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPHPMXSEL": {
							"description": "Bits to select one of the many sources on CopmHP inputs. Refer to Pimux diagram for details.",
							"addressOffset": "0xC",
							"fields": {
								"CMP1HPMXSEL": {
									"description": "CMP1HPMXSEL bits",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP2HPMXSEL": {
									"description": "CMP2HPMXSEL bits",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP3HPMXSEL": {
									"description": "CMP3HPMXSEL bits",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP4HPMXSEL": {
									"description": "CMP4HPMXSEL bits",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPLPMXSEL": {
							"description": "Bits to select one of the many sources on CopmLP inputs. Refer to Pimux diagram for details.",
							"addressOffset": "0x10",
							"fields": {
								"CMP1LPMXSEL": {
									"description": "CMP1LPMXSEL bits",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP2LPMXSEL": {
									"description": "CMP2LPMXSEL bits",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP3LPMXSEL": {
									"description": "CMP3LPMXSEL bits",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP4LPMXSEL": {
									"description": "CMP4LPMXSEL bits",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPHNMXSEL": {
							"description": "Bits to select one of the many sources on CopmHN inputs. Refer to Pimux diagram for details.",
							"addressOffset": "0x14",
							"fields": {
								"CMP1HNMXSEL": {
									"description": "CMP1HNMXSEL bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP2HNMXSEL": {
									"description": "CMP2HNMXSEL bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP3HNMXSEL": {
									"description": "CMP3HNMXSEL bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP4HNMXSEL": {
									"description": "CMP4HNMXSEL bits",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPLNMXSEL": {
							"description": "Bits to select one of the many sources on CopmLN inputs. Refer to Pimux diagram for details.",
							"addressOffset": "0x18",
							"fields": {
								"CMP1LNMXSEL": {
									"description": "CMP1LNMXSEL bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP2LNMXSEL": {
									"description": "CMP2LNMXSEL bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP3LNMXSEL": {
									"description": "CMP3LNMXSEL bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP4LNMXSEL": {
									"description": "CMP4LNMXSEL bits",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCDACLOOPBACK": {
							"description": "Enabble loopback from DAC to ADCs",
							"addressOffset": "0x1C",
							"fields": {
								"ENLB2ADCA": {
									"description": "Enable DACA loopback to ADCA",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ENLB2ADCC": {
									"description": "Enable DACA loopback to ADCC",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to enable writes",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LOCK": {
							"description": "Lock Register",
							"addressOffset": "0x20",
							"fields": {
								"TSNSCTL": {
									"description": "TSNSCTL Register lock bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ANAREFCTL": {
									"description": "ANAREFCTL Register lock bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VMONCTL": {
									"description": "VMONCTL Register lock bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPHPMXSEL": {
									"description": "CMPHPMXSEL Register lock bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPLPMXSEL": {
									"description": "CMPLPMXSEL Register lock bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPHNMXSEL": {
									"description": "CMPHNMXSEL Register lock bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPLNMXSEL": {
									"description": "CMPLNMXSEL Register lock bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VREGCTL": {
									"description": "VREGCTL Register lock bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"BGCRCCPU": {
					"description": " ",
					"baseAddress": "0x3400",
					"size": "0x110",
					"resetMask": "none",
					"groupName": "BGCRC",
					"registers": {
						"BGCRC_EN": {
							"description": "BGCRC Enable",
							"addressOffset": "0x0",
							"fields": {
								"START": {
									"description": "Start Bit used to Kick-off CRC calculations",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUN_STS": {
									"description": "CRC module activity monitor",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_CTRL1": {
							"description": "BGCRC Control register 1",
							"addressOffset": "0x4",
							"fields": {
								"FREE_SOFT": {
									"description": "emulation control bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NMIDIS": {
									"description": "NMI disable configuration",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_CTRL2": {
							"description": "BGCRC Control register 2",
							"addressOffset": "0x8",
							"fields": {
								"BLOCK_SIZE": {
									"description": "block size for memory check",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_HALT": {
									"description": "TEST_HALT configuration",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCRUB_MODE": {
									"description": "Scrub mode configuration",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_START_ADDR": {
							"description": "Start address for the BGCRC check",
							"addressOffset": "0xc",
							"fields": {
								"BGCRC_START_ADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_SEED": {
							"description": "Seed for CRC calculation",
							"addressOffset": "0x10",
							"fields": {
								"BGCRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_GOLDEN": {
							"description": "Golden CRC to be compared against",
							"addressOffset": "0x1c",
							"fields": {
								"BGCRC_GOLDEN": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_RESULT": {
							"description": "CRC calculated",
							"addressOffset": "0x20",
							"fields": {
								"BGCRC_RESULT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_CURR_ADDR": {
							"description": "Current address regsiter",
							"addressOffset": "0x24",
							"fields": {
								"BGCRC_CURR_ADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_WD_CFG": {
							"description": "BGCRC windowed watchdog configuration",
							"addressOffset": "0x38",
							"fields": {
								"WDDIS": {
									"description": "CRC Watchdog disable",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_WD_MIN": {
							"description": "BGCRC windowed watchdog min value",
							"addressOffset": "0x3c",
							"fields": {
								"BGCRC_WD_MIN": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_WD_MAX": {
							"description": "BGCRC windowed watchdog max value",
							"addressOffset": "0x40",
							"fields": {
								"BGCRC_WD_MAX": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_WD_CNT": {
							"description": "BGCRC windowed watchdog count",
							"addressOffset": "0x44",
							"fields": {
								"BGCRC_WD_CNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_NMIFLG": {
							"description": "BGCRC NMI flag register",
							"addressOffset": "0x54",
							"fields": {
								"CRC_FAIL": {
									"description": "CRC computation failed",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "Uncorrectable error obtained during memory data read.",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "Correctable ECC error obtained during memory data read.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "CRC/scrubbing completed before BGCRC_WD_MIN",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "CRC/scrubbing did not complete within BGCRC_WD_MAX",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_NMICLR": {
							"description": "BGCRC NMI flag clear register",
							"addressOffset": "0x58",
							"fields": {
								"CRC_FAIL": {
									"description": "CRC_FAIL NMI flag clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "UNCORRECTABLE_ERR NMI flag clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "CORRECTABLE_ERR NMI flag clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "WD_UNDERFLOW NMI flag clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "WD_OVERFLOW NMI flag clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_NMIFRC": {
							"description": "BGCRC NMI flag force register",
							"addressOffset": "0x5c",
							"fields": {
								"CRC_FAIL": {
									"description": "CRC_FAIL NMI force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "UNCORRECTABLE_ERR NMI force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "CORRECTABLE_ERR NMI force",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "WD_UNDERFLOW NMI force",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "WD_OVERFLOW NMI force",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_INTEN": {
							"description": "Interrupt enable",
							"addressOffset": "0x68",
							"fields": {
								"TEST_DONE": {
									"description": "TEST_DONE interrupt enable register",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC_FAIL interrupt enable register",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "UNCORRECTABLE_ERR interrupt enable register",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "CORRECTABLE_ERR interrupt enable register",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "WD_UNDERFLOW interrupt enable register",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "WD_OVERFLOW interrupt enable register",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_INTFLG": {
							"description": "Interrupt flag",
							"addressOffset": "0x6c",
							"fields": {
								"INT": {
									"description": "Global Interrupt status flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_DONE": {
									"description": "TEST_DONE Interrupt status flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC computation failed",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "Uncorrectable error obtained during memory data read.",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "Correctable ECC error obtained during memory data read.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "CRC/scrubbing completed before BGCRC_WD_MIN",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "CRC/scrubbing did not complete within BGCRC_WD_MAX",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_INTCLR": {
							"description": "Interrupt flag clear",
							"addressOffset": "0x70",
							"fields": {
								"INT": {
									"description": "Global Interrupt clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_DONE": {
									"description": "TEST_DONE Interrupt clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC_FAIL interrupt clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "UNCORRECTABLE_ERR interrupt clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "CORRECTABLE_ERR interrupt clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "WD_UNDERFLOW interrupt clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "WD_OVERFLOW interrupt clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_INTFRC": {
							"description": "Interrupt flag force",
							"addressOffset": "0x74",
							"fields": {
								"TEST_DONE": {
									"description": "TEST_DONE Interrupt force",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC_FAIL interrupt force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNCORRECTABLE_ERR": {
									"description": "UNCORRECTABLE_ERR interrupt force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CORRECTABLE_ERR": {
									"description": "CORRECTABLE_ERR interrupt force",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_UNDERFLOW": {
									"description": "WD_UNDERFLOW interrupt force",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WD_OVERFLOW": {
									"description": "WD_OVERFLOW interrupt force",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_LOCK": {
							"description": "BGCRC register map lockconfiguration",
							"addressOffset": "0x78",
							"fields": {
								"BGCRC_EN": {
									"description": "Register lock configuration",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_CTRL1": {
									"description": "Register lock configuration",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_CTRL2": {
									"description": "Register lock configuration",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_START_ADDR": {
									"description": "Register lock configuration",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_SEED": {
									"description": "Register lock configuration",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_GOLDEN": {
									"description": "Register lock configuration",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_WD_CFG": {
									"description": "Register lock configuration",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_WD_MIN": {
									"description": "Register lock configuration",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_WD_MAX": {
									"description": "Register lock configuration",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_NMIFRC": {
									"description": "Register lock configuration",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_INTEN": {
									"description": "Register lock configuration",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_INTFRC": {
									"description": "Register lock configuration",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BGCRC_COMMIT": {
							"description": "BGCRC register map commit configuration",
							"addressOffset": "0x7c",
							"fields": {
								"BGCRC_EN": {
									"description": "Register lock committed",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_CTRL1": {
									"description": "Register lock committed",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_CTRL2": {
									"description": "Register lock committed",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_START_ADDR": {
									"description": "Register lock committed",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_SEED": {
									"description": "Register lock committed",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_GOLDEN": {
									"description": "Register lock committed",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_WD_CFG": {
									"description": "Register lock committed",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_WD_MIN": {
									"description": "Register lock committed",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_WD_MAX": {
									"description": "Register lock committed",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_NMIFRC": {
									"description": "Register lock committed",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_INTEN": {
									"description": "Register lock committed",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BGCRC_INTFRC": {
									"description": "Register lock committed",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CANA": {
					"description": " ",
					"baseAddress": "0x6000",
					"size": "0x164",
					"resetMask": "none",
					"groupName": "CAN",
					"registers": {
						"CAN_CTL": {
							"description": "CAN Control Register",
							"addressOffset": "0x0",
							"fields": {
								"Init": {
									"description": "Initialization",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IE0": {
									"description": "Interrupt line 0 Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIE": {
									"description": "Status Change Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EIE": {
									"description": "Error Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DAR": {
									"description": "Disable Automatic Retransmission",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CCE": {
									"description": "Configuration Change Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Test": {
									"description": "Test Mode Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDS": {
									"description": "Interruption Debug Support Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ABO": {
									"description": "Auto-Bus-On Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PMD": {
									"description": "Parity on/off",
									"bitOffset": "10",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWR": {
									"description": "SW Reset Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INITDBG": {
									"description": "Debug Mode Status",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IE1": {
									"description": "Interrupt line 1 Enable Disabled",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DE1": {
									"description": "Enable DMA request line",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DE2": {
									"description": "Enable DMA request line",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DE3": {
									"description": "Enable DMA request line",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_ES": {
							"description": "Error and Status Register",
							"addressOffset": "0x4",
							"fields": {
								"LEC": {
									"description": "Last Error Code",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxOk": {
									"description": "Transmission status",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RxOk": {
									"description": "Reception status",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPass": {
									"description": "Error Passive State",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EWarn": {
									"description": "Warning State",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BOff": {
									"description": "Bus-Off State",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PER": {
									"description": "Parity Error Detected",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_ERRC": {
							"description": "Error Counter Register",
							"addressOffset": "0x8",
							"fields": {
								"TEC": {
									"description": "Transmit Error Counter",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REC": {
									"description": "Receive Error Counter",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RP": {
									"description": "Receive Error Passive",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_BTR": {
							"description": "Bit Timing Register",
							"addressOffset": "0xc",
							"fields": {
								"BRP": {
									"description": "Baud Rate Prescaler",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SJW": {
									"description": "Synchronization Jump Width",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TSEG1": {
									"description": "Time segment",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TSEG2": {
									"description": "Time segment",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BRPE": {
									"description": "Baud Rate Prescaler Extension",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_INT": {
							"description": "Interrupt Register",
							"addressOffset": "0x10",
							"fields": {
								"INT0ID": {
									"description": "Interrupt Identifier",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1ID": {
									"description": "Interrupt 1 Identifier",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_TEST": {
							"description": "Test Register",
							"addressOffset": "0x14",
							"fields": {
								"SILENT": {
									"description": "Silent Mode",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LBACK": {
									"description": "Loopback Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TX": {
									"description": "CANTX Pin Control",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RX": {
									"description": "CANRX Pin Status",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXL": {
									"description": "External Loopback Mode",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RDA": {
									"description": "RAM Direct Access Enable:",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_PERR": {
							"description": "CAN Parity Error Code Register",
							"addressOffset": "0x1C",
							"fields": {
								"MSG_NUM": {
									"description": "Message Number",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WORD_NUM": {
									"description": "Word Number",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_RAM_INIT": {
							"description": "CAN RAM Initialization Register",
							"addressOffset": "0x40",
							"fields": {
								"KEY0": {
									"description": "KEY0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY1": {
									"description": "KEY1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY2": {
									"description": "KEY2",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY3": {
									"description": "KEY3",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAN_RAM_INIT": {
									"description": "Initialize CAN Mailbox RAM",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAM_INIT_DONE": {
									"description": "CAN RAM initialization complete",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_GLB_INT_EN": {
							"description": "CAN Global Interrupt Enable Register",
							"addressOffset": "0x50",
							"fields": {
								"GLBINT0_EN": {
									"description": "Global Interrupt Enable for CANINT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBINT1_EN": {
									"description": "Global Interrupt Enable for CANINT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_GLB_INT_FLG": {
							"description": "CAN Global Interrupt Flag Register",
							"addressOffset": "0x54",
							"fields": {
								"INT0_FLG": {
									"description": "Global Interrupt Flag for CANINT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_FLG": {
									"description": "Global Interrupt Flag for CANINT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_GLB_INT_CLR": {
							"description": "CAN Global Interrupt Clear Register",
							"addressOffset": "0x58",
							"fields": {
								"INT0_FLG_CLR": {
									"description": "Global Interrupt flag clear for CANINT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_FLG_CLR": {
									"description": "Global Interrupt flag clear for CANINT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_ABOTR": {
							"description": "Auto-Bus-On Time Register",
							"addressOffset": "0x80",
							"fields": {
								"CAN_ABOTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_TXRQ_X": {
							"description": "CAN Transmission Request Register",
							"addressOffset": "0x84",
							"fields": {
								"TxRqstReg1": {
									"description": "Transmit Request Register 1",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxRqstReg2": {
									"description": "Transmit Request Register 2",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_TXRQ_21": {
							"description": "CAN Transmission Request 2_1 Register",
							"addressOffset": "0x88",
							"fields": {
								"CAN_TXRQ_21": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_NDAT_X": {
							"description": "CAN New Data Register",
							"addressOffset": "0x98",
							"fields": {
								"NewDatReg1": {
									"description": "New Data Register 1",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NewDatReg2": {
									"description": "New Data Register 2",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_NDAT_21": {
							"description": "CAN New Data 2_1 Register",
							"addressOffset": "0x9c",
							"fields": {
								"CAN_NDAT_21": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IPEN_X": {
							"description": "CAN Interrupt Pending Register",
							"addressOffset": "0xac",
							"fields": {
								"IntPndReg1": {
									"description": "Interrupt Pending Register 1",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IntPndReg2": {
									"description": "Interrupt Pending Register 2",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IPEN_21": {
							"description": "CAN Interrupt Pending 2_1 Register",
							"addressOffset": "0xb0",
							"fields": {
								"CAN_IPEN_21": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_MVAL_X": {
							"description": "CAN Message Valid Register",
							"addressOffset": "0xc0",
							"fields": {
								"MsgValReg1": {
									"description": "Message Valid Register 1",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgValReg2": {
									"description": "Message Valid Register 2",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_MVAL_21": {
							"description": "CAN Message Valid 2_1 Register",
							"addressOffset": "0xc4",
							"fields": {
								"CAN_MVAL_21": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IP_MUX21": {
							"description": "CAN Interrupt Multiplexer 2_1 Register",
							"addressOffset": "0xd8",
							"fields": {
								"CAN_IP_MUX21": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF1CMD": {
							"description": "IF1 Command Register",
							"addressOffset": "0x100",
							"fields": {
								"MSG_NUM": {
									"description": "Message Number",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAactive": {
									"description": "DMA Status",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Busy": {
									"description": "Busy Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_B": {
									"description": "Access Data Bytes 4-7",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_A": {
									"description": "Access Data Bytes 0-3",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXRQST": {
									"description": "Access Transmission Request Bit",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ClrIntPnd": {
									"description": "Clear Interrupt Pending Bit",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Control": {
									"description": "Access Control Bits",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Arb": {
									"description": "Access Arbitration Bits",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Mask": {
									"description": "Access Mask Bits",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DIR": {
									"description": "Write/Read Direction",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF1MSK": {
							"description": "IF1 Mask Register",
							"addressOffset": "0x104",
							"fields": {
								"Msk": {
									"description": "Identifier Mask",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MDir": {
									"description": "Mask Message Direction",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MXtd": {
									"description": "Mask Extended Identifier",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF1ARB": {
							"description": "IF1 Arbitration Register",
							"addressOffset": "0x108",
							"fields": {
								"ID": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Dir": {
									"description": "Message Direction",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Xtd": {
									"description": "Extended Identifier",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgVal": {
									"description": "Message Valid",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF1MCTL": {
							"description": "IF1 Message Control Register",
							"addressOffset": "0x10c",
							"fields": {
								"DLC": {
									"description": "Data length code",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EoB": {
									"description": "End of Block",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxRqst": {
									"description": "Transmit Request",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RmtEn": {
									"description": "Remote Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RxIE": {
									"description": "Receive Interrupt Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxIE": {
									"description": "Transmit Interrupt Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UMask": {
									"description": "Use Acceptance Mask",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IntPnd": {
									"description": "Interrupt Pending",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgLst": {
									"description": "Message Lost",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NewDat": {
									"description": "New Data",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF1DATA": {
							"description": "IF1 Data A Register",
							"addressOffset": "0x110",
							"fields": {
								"Data_0": {
									"description": "Data Byte 0",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_1": {
									"description": "Data Byte 1",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_2": {
									"description": "Data Byte 2",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_3": {
									"description": "Data Byte 3",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF1DATB": {
							"description": "IF1 Data B Register",
							"addressOffset": "0x114",
							"fields": {
								"Data_4": {
									"description": "Data Byte 4",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_5": {
									"description": "Data Byte 5",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_6": {
									"description": "Data Byte 6",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_7": {
									"description": "Data Byte 7",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF2CMD": {
							"description": "IF2 Command Register",
							"addressOffset": "0x120",
							"fields": {
								"MSG_NUM": {
									"description": "Message Number",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAactive": {
									"description": "DMA Status",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Busy": {
									"description": "Busy Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_B": {
									"description": "Access Data Bytes 4-7",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_A": {
									"description": "Access Data Bytes 0-3",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxRqst": {
									"description": "Access Transmission Request Bit",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ClrIntPnd": {
									"description": "Clear Interrupt Pending Bit",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Control": {
									"description": "Access Control Bits",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Arb": {
									"description": "Access Arbitration Bits",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Mask": {
									"description": "Access Mask Bits",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DIR": {
									"description": "Write/Read Direction",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF2MSK": {
							"description": "IF2 Mask Register",
							"addressOffset": "0x124",
							"fields": {
								"Msk": {
									"description": "Identifier Mask",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MDir": {
									"description": "Mask Message Direction",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MXtd": {
									"description": "Mask Extended Identifier",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF2ARB": {
							"description": "IF2 Arbitration Register",
							"addressOffset": "0x128",
							"fields": {
								"ID": {
									"description": "Message Identifier",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Dir": {
									"description": "Message Direction",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Xtd": {
									"description": "Extended Identifier",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgVal": {
									"description": "Message Valid",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF2MCTL": {
							"description": "IF2 Message Control Register",
							"addressOffset": "0x12c",
							"fields": {
								"DLC": {
									"description": "Data length code",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EoB": {
									"description": "End of Block",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxRqst": {
									"description": "Transmit Request",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RmtEn": {
									"description": "Remote Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RxIE": {
									"description": "Receive Interrupt Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxIE": {
									"description": "Transmit Interrupt Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UMask": {
									"description": "Use Acceptance Mask",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IntPnd": {
									"description": "Interrupt Pending",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgLst": {
									"description": "Message Lost",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NewDat": {
									"description": "New Data",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF2DATA": {
							"description": "IF2 Data A Register",
							"addressOffset": "0x130",
							"fields": {
								"Data_0": {
									"description": "Data Byte 0",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_1": {
									"description": "Data Byte 1",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_2": {
									"description": "Data Byte 2",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_3": {
									"description": "Data Byte 3",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF2DATB": {
							"description": "IF2 Data B Register",
							"addressOffset": "0x134",
							"fields": {
								"Data_4": {
									"description": "Data Byte 4",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_5": {
									"description": "Data Byte 5",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_6": {
									"description": "Data Byte 6",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_7": {
									"description": "Data Byte 7",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3OBS": {
							"description": "IF3 Observation Register",
							"addressOffset": "0x140",
							"fields": {
								"Mask": {
									"description": "Mask data read observation",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Arb": {
									"description": "Arbitration data read observation",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Ctrl": {
									"description": "Ctrl read observation",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_A": {
									"description": "Data A read observation",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_B": {
									"description": "Data B read observation",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IF3SM": {
									"description": "IF3 Status of Mask data read access",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IF3SA": {
									"description": "IF3 Status of Arbitration data read access",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IF3SC": {
									"description": "IF3 Status of Control bits read access",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IF3SDA": {
									"description": "IF3 Status of Data A read access",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IF3SDB": {
									"description": "IF3 Status of Data B read access",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IF3Upd": {
									"description": "IF3 Update Data",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3MSK": {
							"description": "IF3 Mask Register",
							"addressOffset": "0x144",
							"fields": {
								"Msk": {
									"description": "Mask",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MDir": {
									"description": "Mask Message Direction",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MXtd": {
									"description": "Mask Extended Identifier",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3ARB": {
							"description": "IF3 Arbitration Register",
							"addressOffset": "0x148",
							"fields": {
								"ID": {
									"description": "Message Identifier",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Dir": {
									"description": "Message Direction",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Xtd": {
									"description": "Extended Identifier",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgVal": {
									"description": "Message Valid",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3MCTL": {
							"description": "IF3 Message Control Register",
							"addressOffset": "0x14c",
							"fields": {
								"DLC": {
									"description": "Data length code",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EoB": {
									"description": "End of Block",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxRqst": {
									"description": "Transmit Request",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RmtEn": {
									"description": "Remote Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RxIE": {
									"description": "Receive Interrupt Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TxIE": {
									"description": "Transmit Interrupt Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UMask": {
									"description": "Use Acceptance Mask",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IntPnd": {
									"description": "Interrupt Pending",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MsgLst": {
									"description": "Message Lost",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NewDat": {
									"description": "New Data",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3DATA": {
							"description": "IF3 Data A Register",
							"addressOffset": "0x150",
							"fields": {
								"Data_0": {
									"description": "Data Byte 0",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_1": {
									"description": "Data Byte 1",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_2": {
									"description": "Data Byte 2",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_3": {
									"description": "Data Byte 3",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3DATB": {
							"description": "IF3 Data B Register",
							"addressOffset": "0x154",
							"fields": {
								"Data_4": {
									"description": "Data Byte 4",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_5": {
									"description": "Data Byte 5",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_6": {
									"description": "Data Byte 6",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"Data_7": {
									"description": "Data Byte 7",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAN_IF3UPD": {
							"description": "IF3 Update Enable Register",
							"addressOffset": "0x160",
							"fields": {
								"CAN_IF3UPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLB1LOGICCFG": {
					"description": " ",
					"baseAddress": "0xC000",
					"size": "0xAC",
					"resetMask": "none",
					"groupName": "CLB_LOGIC_CONFIG",
					"registers": {
						"CLB_COUNT_RESET": {
							"description": "Counter Block RESET",
							"addressOffset": "0x4",
							"fields": {
								"SEL_0": {
									"description": "Count Reset Select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Count Reset Select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Count Reset Select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_MODE_1": {
							"description": "Counter Block MODE_1",
							"addressOffset": "0x8",
							"fields": {
								"SEL_0": {
									"description": "Counter mode 1 select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Counter mode 1 select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Counter mode 1 select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_MODE_0": {
							"description": "Counter Block MODE_0",
							"addressOffset": "0xc",
							"fields": {
								"SEL_0": {
									"description": "Counter mode 0 select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Counter mode 0 select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Counter mode 0 select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_EVENT": {
							"description": "Counter Block EVENT",
							"addressOffset": "0x10",
							"fields": {
								"SEL_0": {
									"description": "Counter event select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Counter event select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Counter event select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTRA_IN0": {
							"description": "FSM Extra EXT_IN0",
							"addressOffset": "0x14",
							"fields": {
								"SEL_0": {
									"description": "FSM extra ext input select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM extra ext input select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM extra ext input select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTERNAL_IN0": {
							"description": "FSM EXT_IN0",
							"addressOffset": "0x18",
							"fields": {
								"SEL_0": {
									"description": "FSM EXT_IN0 select input for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM EXT_IN0 select input for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM EXT_IN0 select input for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTERNAL_IN1": {
							"description": "FSM_EXT_IN1",
							"addressOffset": "0x1c",
							"fields": {
								"SEL_0": {
									"description": "FSM EXT_IN1 select input for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM EXT_IN1 select input for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM EXT_IN1 select input for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTRA_IN1": {
							"description": "FSM Extra_EXT_IN1",
							"addressOffset": "0x20",
							"fields": {
								"SEL_0": {
									"description": "FSM extra ext input select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM extra ext input select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM extra ext input select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN0": {
							"description": "LUT4_0/1/2 IN0 input source",
							"addressOffset": "0x24",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN1": {
							"description": "LUT4_0/1/2 IN1 input source",
							"addressOffset": "0x28",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN2": {
							"description": "LUT4_0/1/2 IN2 input source",
							"addressOffset": "0x2c",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN3": {
							"description": "LUT4_0/1/2 IN3 input source",
							"addressOffset": "0x30",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_LUT_FN1_0": {
							"description": "LUT function for FSM Unit 1 and Unit 0",
							"addressOffset": "0x38",
							"fields": {
								"FN0": {
									"description": "FSM LUT output function for unit 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN1": {
									"description": "FSM LUT output function for unit 1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_LUT_FN2": {
							"description": "LUT function for FSM Unit 2",
							"addressOffset": "0x3c",
							"fields": {
								"FN1": {
									"description": "FSM LUT output function for unit 2",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_FN1_0": {
							"description": "LUT function for LUT4 block of Unit 1 and 0",
							"addressOffset": "0x40",
							"fields": {
								"FN0": {
									"description": "LUT4 output function for unit 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN1": {
									"description": "LUT4 output function for unit 1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_FN2": {
							"description": "LUT function for LUT4 block of Unit 2",
							"addressOffset": "0x44",
							"fields": {
								"FN1": {
									"description": "LUT4 output function for unit 2",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_NEXT_STATE_0": {
							"description": "FSM Next state equations for Unit 0",
							"addressOffset": "0x48",
							"fields": {
								"S0": {
									"description": "FSM next state function for S0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"S1": {
									"description": "FSM next state function for S1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_NEXT_STATE_1": {
							"description": "FSM Next state equations for Unit 1",
							"addressOffset": "0x4c",
							"fields": {
								"S0": {
									"description": "FSM next state function for S0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"S1": {
									"description": "FSM next state function for S1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_NEXT_STATE_2": {
							"description": "FSM Next state equations for Unit 2",
							"addressOffset": "0x50",
							"fields": {
								"S0": {
									"description": "FSM next state function for S0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"S1": {
									"description": "FSM next state function for S1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_MISC_CONTROL": {
							"description": "Static controls for Ctr,FSM",
							"addressOffset": "0x54",
							"fields": {
								"COUNT_ADD_SHIFT_0": {
									"description": "Add/Shift for counter 0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_DIR_0": {
									"description": "Direction for counter 0",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_EVENT_CTRL_0": {
									"description": "Event control for counter 0",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_ADD_SHIFT_1": {
									"description": "Add/Shift for counter 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_DIR_1": {
									"description": "Direction for counter 1",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_EVENT_CTRL_1": {
									"description": "Event control for counter 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_ADD_SHIFT_2": {
									"description": "Add/Shift for counter 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_DIR_2": {
									"description": "Direction for counter 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_EVENT_CTRL_2": {
									"description": "Event control for counter 2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_SERIALIZER_0": {
									"description": "Serializer enable 0",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_SERIALIZER_1": {
									"description": "Serializer enable 1",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_SERIALIZER_2": {
									"description": "Serializer enable 2",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL0_0": {
									"description": "FSM extra_sel0 for 0",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL1_0": {
									"description": "FSM extra_sel1 for 0",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL0_1": {
									"description": "FSM extra_sel0 for 1",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL1_1": {
									"description": "FSM extra_sel1 for 1",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL0_2": {
									"description": "FSM extra_sel0 for 2",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL1_2": {
									"description": "FSM extra_sel1 for 2",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH1_TAP_EN": {
									"description": "Match1 Tap Enable for Counter 0",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH1_TAP_EN": {
									"description": "Match1 Tap Enable for Counter 1",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH1_TAP_EN": {
									"description": "Match1 Tap Enable for Counter 2",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH2_TAP_EN": {
									"description": "Match2 Tap Enable for Counter 0",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH2_TAP_EN": {
									"description": "Match2 Tap Enable for Counter 1",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH2_TAP_EN": {
									"description": "Match2 Tap Enable for Counter 2",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_LFSR_EN": {
									"description": "Enable LFSR mode for Counter 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_LFSR_EN": {
									"description": "Enable LFSR mode for Counter 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_LFSR_EN": {
									"description": "Enable LFSR mode for Counter 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_0": {
							"description": "Inp Sel, LUT fns for Out0",
							"addressOffset": "0x58",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_1": {
							"description": "Inp Sel, LUT fns for Out1",
							"addressOffset": "0x5c",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_2": {
							"description": "Inp Sel, LUT fns for Out2",
							"addressOffset": "0x60",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_3": {
							"description": "Inp Sel, LUT fns for Out3",
							"addressOffset": "0x64",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_4": {
							"description": "Inp Sel, LUT fns for Out4",
							"addressOffset": "0x68",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_5": {
							"description": "Inp Sel, LUT fns for Out5",
							"addressOffset": "0x6c",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_6": {
							"description": "Inp Sel, LUT fns for Out6",
							"addressOffset": "0x70",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_7": {
							"description": "Inp Sel, LUT fns for Out7",
							"addressOffset": "0x74",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_EVENT_SEL": {
							"description": "Event Selector register for the High Level controller",
							"addressOffset": "0x78",
							"fields": {
								"EVENT0_SEL": {
									"description": "Event Select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT1_SEL": {
									"description": "Event Select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT2_SEL": {
									"description": "Event Select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT3_SEL": {
									"description": "Event Select 3",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT0_SEL": {
									"description": "Event Select 3",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT1_SEL": {
									"description": "Event Select 3",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT2_SEL": {
									"description": "Event Select 3",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT3_SEL": {
									"description": "Event Select 3",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_MATCH_TAP_SEL": {
							"description": "Counter tap values for match1 and match2 outputs",
							"addressOffset": "0x7c",
							"fields": {
								"COUNT0_MATCH1": {
									"description": "Match1 tap select for Counter 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH1": {
									"description": "Match1 tap select for Counter 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH1": {
									"description": "Match1 tap select for Counter 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH2": {
									"description": "Match2 tap select for Counter 0",
									"bitOffset": "16",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH2": {
									"description": "Match2 tap select for Counter 1",
									"bitOffset": "21",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH2": {
									"description": "Match2 tap select for Counter 2",
									"bitOffset": "26",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_0": {
							"description": "Output conditioning control for output 0",
							"addressOffset": "0x80",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_1": {
							"description": "Output conditioning control for output 1",
							"addressOffset": "0x84",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_2": {
							"description": "Output conditioning control for output 2",
							"addressOffset": "0x88",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_3": {
							"description": "Output conditioning control for output 3",
							"addressOffset": "0x8c",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_4": {
							"description": "Output conditioning control for output 4",
							"addressOffset": "0x90",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_5": {
							"description": "Output conditioning control for output 5",
							"addressOffset": "0x94",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_6": {
							"description": "Output conditioning control for output 6",
							"addressOffset": "0x98",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_7": {
							"description": "Output conditioning control for output 7",
							"addressOffset": "0x9c",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_MISC_ACCESS_CTRL": {
							"description": "Miscellaneous Access and enable control",
							"addressOffset": "0xa0",
							"fields": {
								"SPIEN": {
									"description": "Enable CLB SPI Buffer feature",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLKEN": {
									"description": "Block Register write",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_SPI_DATA_CTRL_HI": {
							"description": "CLB to SPI buffer control High",
							"addressOffset": "0xa4",
							"fields": {
								"STRB": {
									"description": "Select value for strobe",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHIFT": {
									"description": "Shift value select",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_EVENT_CTRL": {
							"description": "HLC event edge and spi data strb extend register",
							"addressOffset": "0xa8",
							"fields": {
								"EVENT0_EDGE_SEL": {
									"description": "HLC event 0 edge select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT1_EDGE_SEL": {
									"description": "HLC event 1 edge select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT2_EDGE_SEL": {
									"description": "HLC event 2 edge select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT3_EDGE_SEL": {
									"description": "HLC event 3 edge select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_DATA_STRB_EXTND": {
									"description": "Choosing the alternate MUX options for the HLC module",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLB2LOGICCFG": {
					"description": " ",
					"baseAddress": "0xC400",
					"size": "0xAC",
					"resetMask": "none",
					"groupName": "CLB_LOGIC_CONFIG",
					"registers": {
						"CLB_COUNT_RESET": {
							"description": "Counter Block RESET",
							"addressOffset": "0x4",
							"fields": {
								"SEL_0": {
									"description": "Count Reset Select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Count Reset Select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Count Reset Select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_MODE_1": {
							"description": "Counter Block MODE_1",
							"addressOffset": "0x8",
							"fields": {
								"SEL_0": {
									"description": "Counter mode 1 select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Counter mode 1 select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Counter mode 1 select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_MODE_0": {
							"description": "Counter Block MODE_0",
							"addressOffset": "0xc",
							"fields": {
								"SEL_0": {
									"description": "Counter mode 0 select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Counter mode 0 select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Counter mode 0 select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_EVENT": {
							"description": "Counter Block EVENT",
							"addressOffset": "0x10",
							"fields": {
								"SEL_0": {
									"description": "Counter event select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Counter event select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Counter event select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTRA_IN0": {
							"description": "FSM Extra EXT_IN0",
							"addressOffset": "0x14",
							"fields": {
								"SEL_0": {
									"description": "FSM extra ext input select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM extra ext input select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM extra ext input select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTERNAL_IN0": {
							"description": "FSM EXT_IN0",
							"addressOffset": "0x18",
							"fields": {
								"SEL_0": {
									"description": "FSM EXT_IN0 select input for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM EXT_IN0 select input for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM EXT_IN0 select input for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTERNAL_IN1": {
							"description": "FSM_EXT_IN1",
							"addressOffset": "0x1c",
							"fields": {
								"SEL_0": {
									"description": "FSM EXT_IN1 select input for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM EXT_IN1 select input for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM EXT_IN1 select input for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_EXTRA_IN1": {
							"description": "FSM Extra_EXT_IN1",
							"addressOffset": "0x20",
							"fields": {
								"SEL_0": {
									"description": "FSM extra ext input select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "FSM extra ext input select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "FSM extra ext input select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN0": {
							"description": "LUT4_0/1/2 IN0 input source",
							"addressOffset": "0x24",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN1": {
							"description": "LUT4_0/1/2 IN1 input source",
							"addressOffset": "0x28",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN2": {
							"description": "LUT4_0/1/2 IN2 input source",
							"addressOffset": "0x2c",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_IN3": {
							"description": "LUT4_0/1/2 IN3 input source",
							"addressOffset": "0x30",
							"fields": {
								"SEL_0": {
									"description": "Select inputs for unit 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_1": {
									"description": "Select inputs for unit 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_2": {
									"description": "Select inputs for unit 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_LUT_FN1_0": {
							"description": "LUT function for FSM Unit 1 and Unit 0",
							"addressOffset": "0x38",
							"fields": {
								"FN0": {
									"description": "FSM LUT output function for unit 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN1": {
									"description": "FSM LUT output function for unit 1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_LUT_FN2": {
							"description": "LUT function for FSM Unit 2",
							"addressOffset": "0x3c",
							"fields": {
								"FN1": {
									"description": "FSM LUT output function for unit 2",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_FN1_0": {
							"description": "LUT function for LUT4 block of Unit 1 and 0",
							"addressOffset": "0x40",
							"fields": {
								"FN0": {
									"description": "LUT4 output function for unit 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN1": {
									"description": "LUT4 output function for unit 1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LUT4_FN2": {
							"description": "LUT function for LUT4 block of Unit 2",
							"addressOffset": "0x44",
							"fields": {
								"FN1": {
									"description": "LUT4 output function for unit 2",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_NEXT_STATE_0": {
							"description": "FSM Next state equations for Unit 0",
							"addressOffset": "0x48",
							"fields": {
								"S0": {
									"description": "FSM next state function for S0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"S1": {
									"description": "FSM next state function for S1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_NEXT_STATE_1": {
							"description": "FSM Next state equations for Unit 1",
							"addressOffset": "0x4c",
							"fields": {
								"S0": {
									"description": "FSM next state function for S0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"S1": {
									"description": "FSM next state function for S1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_FSM_NEXT_STATE_2": {
							"description": "FSM Next state equations for Unit 2",
							"addressOffset": "0x50",
							"fields": {
								"S0": {
									"description": "FSM next state function for S0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"S1": {
									"description": "FSM next state function for S1",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_MISC_CONTROL": {
							"description": "Static controls for Ctr,FSM",
							"addressOffset": "0x54",
							"fields": {
								"COUNT_ADD_SHIFT_0": {
									"description": "Add/Shift for counter 0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_DIR_0": {
									"description": "Direction for counter 0",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_EVENT_CTRL_0": {
									"description": "Event control for counter 0",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_ADD_SHIFT_1": {
									"description": "Add/Shift for counter 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_DIR_1": {
									"description": "Direction for counter 1",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_EVENT_CTRL_1": {
									"description": "Event control for counter 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_ADD_SHIFT_2": {
									"description": "Add/Shift for counter 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_DIR_2": {
									"description": "Direction for counter 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_EVENT_CTRL_2": {
									"description": "Event control for counter 2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_SERIALIZER_0": {
									"description": "Serializer enable 0",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_SERIALIZER_1": {
									"description": "Serializer enable 1",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT_SERIALIZER_2": {
									"description": "Serializer enable 2",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL0_0": {
									"description": "FSM extra_sel0 for 0",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL1_0": {
									"description": "FSM extra_sel1 for 0",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL0_1": {
									"description": "FSM extra_sel0 for 1",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL1_1": {
									"description": "FSM extra_sel1 for 1",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL0_2": {
									"description": "FSM extra_sel0 for 2",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM_EXTRA_SEL1_2": {
									"description": "FSM extra_sel1 for 2",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH1_TAP_EN": {
									"description": "Match1 Tap Enable for Counter 0",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH1_TAP_EN": {
									"description": "Match1 Tap Enable for Counter 1",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH1_TAP_EN": {
									"description": "Match1 Tap Enable for Counter 2",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH2_TAP_EN": {
									"description": "Match2 Tap Enable for Counter 0",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH2_TAP_EN": {
									"description": "Match2 Tap Enable for Counter 1",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH2_TAP_EN": {
									"description": "Match2 Tap Enable for Counter 2",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_LFSR_EN": {
									"description": "Enable LFSR mode for Counter 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_LFSR_EN": {
									"description": "Enable LFSR mode for Counter 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_LFSR_EN": {
									"description": "Enable LFSR mode for Counter 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_0": {
							"description": "Inp Sel, LUT fns for Out0",
							"addressOffset": "0x58",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_1": {
							"description": "Inp Sel, LUT fns for Out1",
							"addressOffset": "0x5c",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_2": {
							"description": "Inp Sel, LUT fns for Out2",
							"addressOffset": "0x60",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_3": {
							"description": "Inp Sel, LUT fns for Out3",
							"addressOffset": "0x64",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_4": {
							"description": "Inp Sel, LUT fns for Out4",
							"addressOffset": "0x68",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_5": {
							"description": "Inp Sel, LUT fns for Out5",
							"addressOffset": "0x6c",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_6": {
							"description": "Inp Sel, LUT fns for Out6",
							"addressOffset": "0x70",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_LUT_7": {
							"description": "Inp Sel, LUT fns for Out7",
							"addressOffset": "0x74",
							"fields": {
								"IN0": {
									"description": "Select value for IN0 of output LUT",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN1": {
									"description": "Select value for IN1 of output LUT",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN2": {
									"description": "Select value for IN2 of output LUT",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FN": {
									"description": "Output function for output LUT",
									"bitOffset": "15",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_EVENT_SEL": {
							"description": "Event Selector register for the High Level controller",
							"addressOffset": "0x78",
							"fields": {
								"EVENT0_SEL": {
									"description": "Event Select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT1_SEL": {
									"description": "Event Select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT2_SEL": {
									"description": "Event Select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT3_SEL": {
									"description": "Event Select 3",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT0_SEL": {
									"description": "Event Select 3",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT1_SEL": {
									"description": "Event Select 3",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT2_SEL": {
									"description": "Event Select 3",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALT_EVENT3_SEL": {
									"description": "Event Select 3",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_COUNT_MATCH_TAP_SEL": {
							"description": "Counter tap values for match1 and match2 outputs",
							"addressOffset": "0x7c",
							"fields": {
								"COUNT0_MATCH1": {
									"description": "Match1 tap select for Counter 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH1": {
									"description": "Match1 tap select for Counter 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH1": {
									"description": "Match1 tap select for Counter 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH2": {
									"description": "Match2 tap select for Counter 0",
									"bitOffset": "16",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH2": {
									"description": "Match2 tap select for Counter 1",
									"bitOffset": "21",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH2": {
									"description": "Match2 tap select for Counter 2",
									"bitOffset": "26",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_0": {
							"description": "Output conditioning control for output 0",
							"addressOffset": "0x80",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_1": {
							"description": "Output conditioning control for output 1",
							"addressOffset": "0x84",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_2": {
							"description": "Output conditioning control for output 2",
							"addressOffset": "0x88",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_3": {
							"description": "Output conditioning control for output 3",
							"addressOffset": "0x8c",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_4": {
							"description": "Output conditioning control for output 4",
							"addressOffset": "0x90",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_5": {
							"description": "Output conditioning control for output 5",
							"addressOffset": "0x94",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_6": {
							"description": "Output conditioning control for output 6",
							"addressOffset": "0x98",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUTPUT_COND_CTRL_7": {
							"description": "Output conditioning control for output 7",
							"addressOffset": "0x9c",
							"fields": {
								"LEVEL_1_SEL": {
									"description": "Level 1 Mux Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_2_SEL": {
									"description": "Level 2 Mux Select",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LEVEL_3_SEL": {
									"description": "Level 3 Mux Select",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GATING_CTRL": {
									"description": "Gating control mux select",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RELEASE_CTRL": {
									"description": "Releast control mux select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_GATING_CTRL_SEL": {
									"description": "Select HW for gating control",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HW_RLS_CTRL_SEL": {
									"description": "Select HW for release control",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_RAW_IN": {
									"description": "Select input mode for the CLB AOC",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNC_COND_EN": {
									"description": "Enable for conditioning",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_MISC_ACCESS_CTRL": {
							"description": "Miscellaneous Access and enable control",
							"addressOffset": "0xa0",
							"fields": {
								"SPIEN": {
									"description": "Enable CLB SPI Buffer feature",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLKEN": {
									"description": "Block Register write",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_SPI_DATA_CTRL_HI": {
							"description": "CLB to SPI buffer control High",
							"addressOffset": "0xa4",
							"fields": {
								"STRB": {
									"description": "Select value for strobe",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHIFT": {
									"description": "Shift value select",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_EVENT_CTRL": {
							"description": "HLC event edge and spi data strb extend register",
							"addressOffset": "0xa8",
							"fields": {
								"EVENT0_EDGE_SEL": {
									"description": "HLC event 0 edge select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT1_EDGE_SEL": {
									"description": "HLC event 1 edge select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT2_EDGE_SEL": {
									"description": "HLC event 2 edge select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT3_EDGE_SEL": {
									"description": "HLC event 3 edge select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_DATA_STRB_EXTND": {
									"description": "Choosing the alternate MUX options for the HLC module",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLB1LOGICCTRL": {
					"description": " ",
					"baseAddress": "0xC100",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CLB_LOGIC_CONTROL",
					"registers": {
						"CLB_LOAD_EN": {
							"description": "Global enable & indirect load enable control",
							"addressOffset": "0x0",
							"fields": {
								"LOAD_EN": {
									"description": "Load Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLOBAL_EN": {
									"description": "Global Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Debug stop control",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NMI_EN": {
									"description": "NMI output enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPELINE_EN": {
									"description": "Enable input pipelining",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LOAD_ADDR": {
							"description": "Indirect address",
							"addressOffset": "0x4",
							"fields": {
								"ADDR": {
									"description": "Indirect Address",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LOAD_DATA": {
							"description": "Data for indirect loads",
							"addressOffset": "0x8",
							"fields": {
								"CLB_LOAD_DATA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_INPUT_FILTER": {
							"description": "Input filter selection for both edge detection and synchronizers",
							"addressOffset": "0xc",
							"fields": {
								"FIN0": {
									"description": "Input filter control 0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN1": {
									"description": "Input filter control 1",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN2": {
									"description": "Input filter control 2",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN3": {
									"description": "Input filter control 3",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN4": {
									"description": "Input filter control 4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN5": {
									"description": "Input filter control 5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN6": {
									"description": "Input filter control 6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN7": {
									"description": "Input filter control 7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC0": {
									"description": "Synchronizer control 0",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC1": {
									"description": "Synchronizer control 1",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC2": {
									"description": "Synchronizer control 2",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC3": {
									"description": "Synchronizer control 3",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC4": {
									"description": "Synchronizer control 4",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC5": {
									"description": "Synchronizer control 5",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC6": {
									"description": "Synchronizer control 6",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC7": {
									"description": "Synchronizer control 7",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE0": {
									"description": "Enable pipeline 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE1": {
									"description": "Enable pipeline 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE2": {
									"description": "Enable pipeline 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE3": {
									"description": "Enable pipeline 3",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE4": {
									"description": "Enable pipeline 4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE5": {
									"description": "Enable pipeline 5",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE6": {
									"description": "Enable pipeline 6",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE7": {
									"description": "Enable pipeline 7",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_IN_MUX_SEL_0": {
							"description": "Input selection to decide between Signals and GP register",
							"addressOffset": "0x10",
							"fields": {
								"SEL_GP_IN_0": {
									"description": "Select GP register 0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_1": {
									"description": "Select GP register 1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_2": {
									"description": "Select GP register 2",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_3": {
									"description": "Select GP register 3",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_4": {
									"description": "Select GP register 4",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_5": {
									"description": "Select GP register 5",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_6": {
									"description": "Select GP register 6",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_7": {
									"description": "Select GP register 7",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LCL_MUX_SEL_1": {
							"description": "Input Mux selection for local mux",
							"addressOffset": "0x14",
							"fields": {
								"LCL_MUX_SEL_IN_0": {
									"description": "Local Mux select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_1": {
									"description": "Local Mux select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_2": {
									"description": "Local Mux select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_3": {
									"description": "Local Mux select 3",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_0": {
									"description": "Select MISC_INPUT",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_1": {
									"description": "Select MISC_INPUT",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_2": {
									"description": "Select MISC_INPUT",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_3": {
									"description": "Select MISC_INPUT",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LCL_MUX_SEL_2": {
							"description": "Input Mux selection for local mux",
							"addressOffset": "0x18",
							"fields": {
								"LCL_MUX_SEL_IN_4": {
									"description": "Local Mux select 4",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_5": {
									"description": "Local Mux select 5",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_6": {
									"description": "Local Mux select 6",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_7": {
									"description": "Local Mux select 7",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_4": {
									"description": "Select MISC_INPUT",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_5": {
									"description": "Select MISC_INPUT",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_6": {
									"description": "Select MISC_INPUT",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_7": {
									"description": "Select MISC_INPUT",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_BUF_PTR": {
							"description": "PUSH and PULL pointers",
							"addressOffset": "0x1c",
							"fields": {
								"PULL": {
									"description": "Data pointer for pull",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PUSH": {
									"description": "Data pointer for pull",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_GP_REG": {
							"description": "General purpose register for CELL inputs",
							"addressOffset": "0x20",
							"fields": {
								"REG": {
									"description": "General Purpose bit register",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_0": {
									"description": "Software gating control 0",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_1": {
									"description": "Software gating control 1",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_2": {
									"description": "Software gating control 2",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_3": {
									"description": "Software gating control 3",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_4": {
									"description": "Software gating control 4",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_5": {
									"description": "Software gating control 5",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_6": {
									"description": "Software gating control 6",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_7": {
									"description": "Software gating control 7",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_0": {
									"description": "Software release control 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_1": {
									"description": "Software release control 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_2": {
									"description": "Software release control 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_3": {
									"description": "Software release control 3",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_4": {
									"description": "Software release control 4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_5": {
									"description": "Software release control 5",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_6": {
									"description": "Software release control 6",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_7": {
									"description": "Software release control 7",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUT_EN": {
							"description": "CELL output enable register",
							"addressOffset": "0x24",
							"fields": {
								"CLB_OUT_EN": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_GLBL_MUX_SEL_1": {
							"description": "Global Mux select for CELL inputs",
							"addressOffset": "0x28",
							"fields": {
								"GLBL_MUX_SEL_IN_0": {
									"description": "Global Mux select 0",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_1": {
									"description": "Global Mux select 1",
									"bitOffset": "7",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_2": {
									"description": "Global Mux select 2",
									"bitOffset": "14",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_3": {
									"description": "Global Mux select 3",
									"bitOffset": "21",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_GLBL_MUX_SEL_2": {
							"description": "Global Mux select for CELL inputs",
							"addressOffset": "0x2c",
							"fields": {
								"GLBL_MUX_SEL_IN_4": {
									"description": "Global Mux select 4",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_5": {
									"description": "Global Mux select 5",
									"bitOffset": "7",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_6": {
									"description": "Global Mux select 6",
									"bitOffset": "14",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_7": {
									"description": "Global Mux select 7",
									"bitOffset": "21",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_PRESCALE_CTRL": {
							"description": "Prescaler register control",
							"addressOffset": "0x30",
							"fields": {
								"CLKEN": {
									"description": "Enable the prescale clock generator",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STRB": {
									"description": "Enable the Strobe mode of operation",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TAP": {
									"description": "TAP Select value",
									"bitOffset": "2",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRESCALE": {
									"description": "Value of prescale register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_INTR_TAG_REG": {
							"description": "Interrupt Tag register",
							"addressOffset": "0x40",
							"fields": {
								"TAG": {
									"description": "Interrupt tag",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LOCK": {
							"description": "Lock control register",
							"addressOffset": "0x44",
							"fields": {
								"LOCK": {
									"description": "LOCK enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key for enabling write",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_INSTR_READ_PTR": {
							"description": "HLC instruction read pointer",
							"addressOffset": "0x48",
							"fields": {
								"READ_PTR": {
									"description": "HLC instruction read pointer",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_INSTR_VALUE": {
							"description": "HLC instruction read value",
							"addressOffset": "0x4c",
							"fields": {
								"INSTR": {
									"description": "HLC instruction value",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_OUT_2": {
							"description": "Visibility for CLB inputs and final asynchronous outputs",
							"addressOffset": "0x5c",
							"fields": {
								"OUT": {
									"description": "Outputs of CLB Async block",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN": {
									"description": "CLB CELL Inputs",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R0": {
							"description": "R0 of High level Controller",
							"addressOffset": "0x60",
							"fields": {
								"CLB_DBG_R0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R1": {
							"description": "R1 of High level Controller",
							"addressOffset": "0x64",
							"fields": {
								"CLB_DBG_R1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R2": {
							"description": "R2 of High level Controller",
							"addressOffset": "0x68",
							"fields": {
								"CLB_DBG_R2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R3": {
							"description": "R3 of High level Controller",
							"addressOffset": "0x6c",
							"fields": {
								"CLB_DBG_R3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_C0": {
							"description": "Count of Unit 0",
							"addressOffset": "0x70",
							"fields": {
								"CLB_DBG_C0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_C1": {
							"description": "Count of Unit 1",
							"addressOffset": "0x74",
							"fields": {
								"CLB_DBG_C1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_C2": {
							"description": "Count of Unit 2",
							"addressOffset": "0x78",
							"fields": {
								"CLB_DBG_C2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_OUT": {
							"description": "Outputs of various units in the Cell",
							"addressOffset": "0x7c",
							"fields": {
								"COUNT0_MATCH2": {
									"description": "COUNT_MATCH2 UNIT 0",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_ZERO": {
									"description": "COUNT_ZERO UNIT 0",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH1": {
									"description": "COUNT_MATCH1 UNIT 0",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM0_S0": {
									"description": "FSM_S0 UNIT 0",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM0_S1": {
									"description": "FSM_S1 UNIT 0",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM0_LUTOUT": {
									"description": "FSM_LUT_OUT UNIT 0",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LUT40_OUT": {
									"description": "LUT4_OUT UNIT 0",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH2": {
									"description": "COUNT_MATCH2 UNIT 1",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_ZERO": {
									"description": "COUNT_ZERO UNIT 1",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH1": {
									"description": "COUNT_MATCH1 UNIT 1",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM1_S0": {
									"description": "FSM_S0 UNIT 1",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM1_S1": {
									"description": "FSM_S1 UNIT 1",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM1_LUTOUT": {
									"description": "FSM_LUT_OUT UNIT 1",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LUT41_OUT": {
									"description": "LUT4_OUT UNIT 1",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH2": {
									"description": "COUNT_MATCH2 UNIT 2",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_ZERO": {
									"description": "COUNT_ZERO UNIT 2",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH1": {
									"description": "COUNT_MATCH1 UNIT 2",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM2_S0": {
									"description": "FSM_S0 UNIT 2",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM2_S1": {
									"description": "FSM_S1 UNIT 2",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM2_LUTOUT": {
									"description": "FSM_LUT_OUT UNIT 2",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LUT42_OUT": {
									"description": "LUT4_OUT UNIT 2",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT0": {
									"description": "CELL Output 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT1": {
									"description": "CELL Output 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT2": {
									"description": "CELL Output 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT3": {
									"description": "CELL Output 3",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT4": {
									"description": "CELL Output 4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT5": {
									"description": "CELL Output 5",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT6": {
									"description": "CELL Output 6",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT7": {
									"description": "CELL Output 7",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLB2LOGICCTRL": {
					"description": " ",
					"baseAddress": "0xC500",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CLB_LOGIC_CONTROL",
					"registers": {
						"CLB_LOAD_EN": {
							"description": "Global enable & indirect load enable control",
							"addressOffset": "0x0",
							"fields": {
								"LOAD_EN": {
									"description": "Load Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLOBAL_EN": {
									"description": "Global Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Debug stop control",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NMI_EN": {
									"description": "NMI output enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPELINE_EN": {
									"description": "Enable input pipelining",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LOAD_ADDR": {
							"description": "Indirect address",
							"addressOffset": "0x4",
							"fields": {
								"ADDR": {
									"description": "Indirect Address",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LOAD_DATA": {
							"description": "Data for indirect loads",
							"addressOffset": "0x8",
							"fields": {
								"CLB_LOAD_DATA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_INPUT_FILTER": {
							"description": "Input filter selection for both edge detection and synchronizers",
							"addressOffset": "0xc",
							"fields": {
								"FIN0": {
									"description": "Input filter control 0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN1": {
									"description": "Input filter control 1",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN2": {
									"description": "Input filter control 2",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN3": {
									"description": "Input filter control 3",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN4": {
									"description": "Input filter control 4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN5": {
									"description": "Input filter control 5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN6": {
									"description": "Input filter control 6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIN7": {
									"description": "Input filter control 7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC0": {
									"description": "Synchronizer control 0",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC1": {
									"description": "Synchronizer control 1",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC2": {
									"description": "Synchronizer control 2",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC3": {
									"description": "Synchronizer control 3",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC4": {
									"description": "Synchronizer control 4",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC5": {
									"description": "Synchronizer control 5",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC6": {
									"description": "Synchronizer control 6",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNC7": {
									"description": "Synchronizer control 7",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE0": {
									"description": "Enable pipeline 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE1": {
									"description": "Enable pipeline 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE2": {
									"description": "Enable pipeline 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE3": {
									"description": "Enable pipeline 3",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE4": {
									"description": "Enable pipeline 4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE5": {
									"description": "Enable pipeline 5",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE6": {
									"description": "Enable pipeline 6",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIPE7": {
									"description": "Enable pipeline 7",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_IN_MUX_SEL_0": {
							"description": "Input selection to decide between Signals and GP register",
							"addressOffset": "0x10",
							"fields": {
								"SEL_GP_IN_0": {
									"description": "Select GP register 0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_1": {
									"description": "Select GP register 1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_2": {
									"description": "Select GP register 2",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_3": {
									"description": "Select GP register 3",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_4": {
									"description": "Select GP register 4",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_5": {
									"description": "Select GP register 5",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_6": {
									"description": "Select GP register 6",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_GP_IN_7": {
									"description": "Select GP register 7",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LCL_MUX_SEL_1": {
							"description": "Input Mux selection for local mux",
							"addressOffset": "0x14",
							"fields": {
								"LCL_MUX_SEL_IN_0": {
									"description": "Local Mux select 0",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_1": {
									"description": "Local Mux select 1",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_2": {
									"description": "Local Mux select 2",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_3": {
									"description": "Local Mux select 3",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_0": {
									"description": "Select MISC_INPUT",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_1": {
									"description": "Select MISC_INPUT",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_2": {
									"description": "Select MISC_INPUT",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_3": {
									"description": "Select MISC_INPUT",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LCL_MUX_SEL_2": {
							"description": "Input Mux selection for local mux",
							"addressOffset": "0x18",
							"fields": {
								"LCL_MUX_SEL_IN_4": {
									"description": "Local Mux select 4",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_5": {
									"description": "Local Mux select 5",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_6": {
									"description": "Local Mux select 6",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LCL_MUX_SEL_IN_7": {
									"description": "Local Mux select 7",
									"bitOffset": "15",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_4": {
									"description": "Select MISC_INPUT",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_5": {
									"description": "Select MISC_INPUT",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_6": {
									"description": "Select MISC_INPUT",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MISC_INPUT_SEL_7": {
									"description": "Select MISC_INPUT",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_BUF_PTR": {
							"description": "PUSH and PULL pointers",
							"addressOffset": "0x1c",
							"fields": {
								"PULL": {
									"description": "Data pointer for pull",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PUSH": {
									"description": "Data pointer for pull",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_GP_REG": {
							"description": "General purpose register for CELL inputs",
							"addressOffset": "0x20",
							"fields": {
								"REG": {
									"description": "General Purpose bit register",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_0": {
									"description": "Software gating control 0",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_1": {
									"description": "Software gating control 1",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_2": {
									"description": "Software gating control 2",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_3": {
									"description": "Software gating control 3",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_4": {
									"description": "Software gating control 4",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_5": {
									"description": "Software gating control 5",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_6": {
									"description": "Software gating control 6",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_GATING_CTRL_7": {
									"description": "Software gating control 7",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_0": {
									"description": "Software release control 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_1": {
									"description": "Software release control 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_2": {
									"description": "Software release control 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_3": {
									"description": "Software release control 3",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_4": {
									"description": "Software release control 4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_5": {
									"description": "Software release control 5",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_6": {
									"description": "Software release control 6",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_RLS_CTRL_7": {
									"description": "Software release control 7",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_OUT_EN": {
							"description": "CELL output enable register",
							"addressOffset": "0x24",
							"fields": {
								"CLB_OUT_EN": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_GLBL_MUX_SEL_1": {
							"description": "Global Mux select for CELL inputs",
							"addressOffset": "0x28",
							"fields": {
								"GLBL_MUX_SEL_IN_0": {
									"description": "Global Mux select 0",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_1": {
									"description": "Global Mux select 1",
									"bitOffset": "7",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_2": {
									"description": "Global Mux select 2",
									"bitOffset": "14",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_3": {
									"description": "Global Mux select 3",
									"bitOffset": "21",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_GLBL_MUX_SEL_2": {
							"description": "Global Mux select for CELL inputs",
							"addressOffset": "0x2c",
							"fields": {
								"GLBL_MUX_SEL_IN_4": {
									"description": "Global Mux select 4",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_5": {
									"description": "Global Mux select 5",
									"bitOffset": "7",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_6": {
									"description": "Global Mux select 6",
									"bitOffset": "14",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBL_MUX_SEL_IN_7": {
									"description": "Global Mux select 7",
									"bitOffset": "21",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_PRESCALE_CTRL": {
							"description": "Prescaler register control",
							"addressOffset": "0x30",
							"fields": {
								"CLKEN": {
									"description": "Enable the prescale clock generator",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STRB": {
									"description": "Enable the Strobe mode of operation",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TAP": {
									"description": "TAP Select value",
									"bitOffset": "2",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRESCALE": {
									"description": "Value of prescale register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_INTR_TAG_REG": {
							"description": "Interrupt Tag register",
							"addressOffset": "0x40",
							"fields": {
								"TAG": {
									"description": "Interrupt tag",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_LOCK": {
							"description": "Lock control register",
							"addressOffset": "0x44",
							"fields": {
								"LOCK": {
									"description": "LOCK enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key for enabling write",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_INSTR_READ_PTR": {
							"description": "HLC instruction read pointer",
							"addressOffset": "0x48",
							"fields": {
								"READ_PTR": {
									"description": "HLC instruction read pointer",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_HLC_INSTR_VALUE": {
							"description": "HLC instruction read value",
							"addressOffset": "0x4c",
							"fields": {
								"INSTR": {
									"description": "HLC instruction value",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_OUT_2": {
							"description": "Visibility for CLB inputs and final asynchronous outputs",
							"addressOffset": "0x5c",
							"fields": {
								"OUT": {
									"description": "Outputs of CLB Async block",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN": {
									"description": "CLB CELL Inputs",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R0": {
							"description": "R0 of High level Controller",
							"addressOffset": "0x60",
							"fields": {
								"CLB_DBG_R0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R1": {
							"description": "R1 of High level Controller",
							"addressOffset": "0x64",
							"fields": {
								"CLB_DBG_R1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R2": {
							"description": "R2 of High level Controller",
							"addressOffset": "0x68",
							"fields": {
								"CLB_DBG_R2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_R3": {
							"description": "R3 of High level Controller",
							"addressOffset": "0x6c",
							"fields": {
								"CLB_DBG_R3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_C0": {
							"description": "Count of Unit 0",
							"addressOffset": "0x70",
							"fields": {
								"CLB_DBG_C0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_C1": {
							"description": "Count of Unit 1",
							"addressOffset": "0x74",
							"fields": {
								"CLB_DBG_C1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_C2": {
							"description": "Count of Unit 2",
							"addressOffset": "0x78",
							"fields": {
								"CLB_DBG_C2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_DBG_OUT": {
							"description": "Outputs of various units in the Cell",
							"addressOffset": "0x7c",
							"fields": {
								"COUNT0_MATCH2": {
									"description": "COUNT_MATCH2 UNIT 0",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_ZERO": {
									"description": "COUNT_ZERO UNIT 0",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT0_MATCH1": {
									"description": "COUNT_MATCH1 UNIT 0",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM0_S0": {
									"description": "FSM_S0 UNIT 0",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM0_S1": {
									"description": "FSM_S1 UNIT 0",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM0_LUTOUT": {
									"description": "FSM_LUT_OUT UNIT 0",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LUT40_OUT": {
									"description": "LUT4_OUT UNIT 0",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH2": {
									"description": "COUNT_MATCH2 UNIT 1",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_ZERO": {
									"description": "COUNT_ZERO UNIT 1",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT1_MATCH1": {
									"description": "COUNT_MATCH1 UNIT 1",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM1_S0": {
									"description": "FSM_S0 UNIT 1",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM1_S1": {
									"description": "FSM_S1 UNIT 1",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM1_LUTOUT": {
									"description": "FSM_LUT_OUT UNIT 1",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LUT41_OUT": {
									"description": "LUT4_OUT UNIT 1",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH2": {
									"description": "COUNT_MATCH2 UNIT 2",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_ZERO": {
									"description": "COUNT_ZERO UNIT 2",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNT2_MATCH1": {
									"description": "COUNT_MATCH1 UNIT 2",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM2_S0": {
									"description": "FSM_S0 UNIT 2",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM2_S1": {
									"description": "FSM_S1 UNIT 2",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSM2_LUTOUT": {
									"description": "FSM_LUT_OUT UNIT 2",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LUT42_OUT": {
									"description": "LUT4_OUT UNIT 2",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT0": {
									"description": "CELL Output 0",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT1": {
									"description": "CELL Output 1",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT2": {
									"description": "CELL Output 2",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT3": {
									"description": "CELL Output 3",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT4": {
									"description": "CELL Output 4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT5": {
									"description": "CELL Output 5",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT6": {
									"description": "CELL Output 6",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT7": {
									"description": "CELL Output 7",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLB1DATAEXCH": {
					"description": " ",
					"baseAddress": "0xC180",
					"size": "0x84",
					"resetMask": "none",
					"groupName": "CLB_DATA_EXCHANGE",
					"registers": {
						"CLB_PUSH[4]": {
							"description": "CLB_PUSH FIFO Registers (from HLC)",
							"addressOffset": "0x0",
							"fields": {
								"CLB_PUSH[4]": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_PULL[4]": {
							"description": "CLB_PULL FIFO Registers (TO HLC)",
							"addressOffset": "0x40",
							"fields": {
								"CLB_PULL[4]": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLB2DATAEXCH": {
					"description": " ",
					"baseAddress": "0xC580",
					"size": "0x84",
					"resetMask": "none",
					"groupName": "CLB_DATA_EXCHANGE",
					"registers": {
						"CLB_PUSH[4]": {
							"description": "CLB_PUSH FIFO Registers (from HLC)",
							"addressOffset": "0x0",
							"fields": {
								"CLB_PUSH[4]": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB_PULL[4]": {
							"description": "CLB_PULL FIFO Registers (TO HLC)",
							"addressOffset": "0x40",
							"fields": {
								"CLB_PULL[4]": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLBXBAR": {
					"description": " ",
					"baseAddress": "0x31500",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CLB_XBAR",
					"registers": {
						"AUXSIG0MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-0",
							"addressOffset": "0x0",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG0MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-0",
							"addressOffset": "0x4",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG0 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG1MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-1",
							"addressOffset": "0x8",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG1MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-1",
							"addressOffset": "0xc",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG1 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG2MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-2",
							"addressOffset": "0x10",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG2MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-2",
							"addressOffset": "0x14",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG2 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG3MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-3",
							"addressOffset": "0x18",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG3MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-3",
							"addressOffset": "0x1c",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG3 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG4MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-4",
							"addressOffset": "0x20",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG4MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-4",
							"addressOffset": "0x24",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG4 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG5MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-5",
							"addressOffset": "0x28",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG5MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-5",
							"addressOffset": "0x2c",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG5 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG6MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-6",
							"addressOffset": "0x30",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG6MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-6",
							"addressOffset": "0x34",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG6 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG7MUX0TO15CFG": {
							"description": "CLB XBAR Mux Configuration for Output-7",
							"addressOffset": "0x38",
							"fields": {
								"MUX0": {
									"description": "MUX0 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG7MUX16TO31CFG": {
							"description": "CLB XBAR Mux Configuration for Output-7",
							"addressOffset": "0x3c",
							"fields": {
								"MUX16": {
									"description": "MUX16 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 Configuration for AUXSIG7 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG0MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-0",
							"addressOffset": "0x40",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG0 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG1MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-1",
							"addressOffset": "0x44",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG1 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG2MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-2",
							"addressOffset": "0x48",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG2 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG3MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-3",
							"addressOffset": "0x4c",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG3 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG4MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-4",
							"addressOffset": "0x50",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG4 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG5MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-5",
							"addressOffset": "0x54",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG5 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG6MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-6",
							"addressOffset": "0x58",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG6 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIG7MUXENABLE": {
							"description": "CLB XBAR Mux Enable Register for Output-7",
							"addressOffset": "0x5c",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "MUX1 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "MUX2 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "MUX3 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "MUX4 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "MUX5 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "MUX6 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "MUX7 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "MUX8 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "MUX9 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "MUX10 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "MUX11 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "MUX12 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "MUX13 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "MUX14 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "MUX15 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "MUX16 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "MUX17 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "MUX18 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "MUX19 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "MUX20 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "MUX21 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "MUX22 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "MUX23 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "MUX24 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "MUX25 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "MUX26 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "MUX27 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "MUX28 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "MUX29 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "MUX30 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "MUX31 to drive AUXSIG7 of CLB-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIGOUTINV": {
							"description": "CLB XBAR Output Inversion Register",
							"addressOffset": "0x70",
							"fields": {
								"OUT0": {
									"description": "Selects polarity for AUXSIG0 of CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT1": {
									"description": "Selects polarity for AUXSIG1 of CLB-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT2": {
									"description": "Selects polarity for AUXSIG2 of CLB-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT3": {
									"description": "Selects polarity for AUXSIG3 of CLB-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT4": {
									"description": "Selects polarity for AUXSIG4 of CLB-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT5": {
									"description": "Selects polarity for AUXSIG5 of CLB-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT6": {
									"description": "Selects polarity for AUXSIG6 of CLB-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUT7": {
									"description": "Selects polarity for AUXSIG7 of CLB-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AUXSIGLOCK": {
							"description": "ClbXbar Configuration Lock register",
							"addressOffset": "0x7c",
							"fields": {
								"LOCK": {
									"description": "Locks the configuration for CLB-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Protection KEY",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CMPSS1": {
					"description": " ",
					"baseAddress": "0xD800",
					"size": "0x58",
					"resetMask": "none",
					"groupName": "CMPSS",
					"registers": {
						"COMPCTL": {
							"description": "CMPSS Comparator Control Register",
							"addressOffset": "0x0",
							"fields": {
								"COMPHSOURCE": {
									"description": "High Comparator Source Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHINV": {
									"description": "High Comparator Invert Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPHSEL": {
									"description": "High Comparator Trip Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTHSEL": {
									"description": "High Comparator Trip Output Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCHEN": {
									"description": "High Comparator Asynchronous Path Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSOURCE": {
									"description": "Low Comparator Source Select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLINV": {
									"description": "Low Comparator Invert Select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPLSEL": {
									"description": "Low Comparator Trip Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTLSEL": {
									"description": "Low Comparator Trip Output Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCLEN": {
									"description": "Low Comparator Asynchronous Path Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPDACE": {
									"description": "Comparator/DAC Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPHYSCTL": {
							"description": "CMPSS Comparator Hysteresis Control Register",
							"addressOffset": "0x4",
							"fields": {
								"COMPHYS": {
									"description": "Comparator Hysteresis Trim",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS_ENABLE": {
									"description": "CMPSS ENABLE bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTS": {
							"description": "CMPSS Comparator Status Register",
							"addressOffset": "0x8",
							"fields": {
								"COMPHSTS": {
									"description": "High Comparator Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHLATCH": {
									"description": "High Comparator Latched Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSTS": {
									"description": "Low Comparator Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLLATCH": {
									"description": "Low Comparator Latched Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTSCLR": {
							"description": "CMPSS Comparator Status Clear Register",
							"addressOffset": "0xC",
							"fields": {
								"HLATCHCLR": {
									"description": "High Comparator Latched Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSYNCCLREN": {
									"description": "High Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LLATCHCLR": {
									"description": "Low Comparator Latched Status Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSYNCCLREN": {
									"description": "Low Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPDACCTL": {
							"description": "CMPSS DAC Control Register",
							"addressOffset": "0x10",
							"fields": {
								"DACSOURCE": {
									"description": "DAC Source Control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPSOURCE": {
									"description": "Ramp Generator Source Control",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELREF": {
									"description": "DAC Reference Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPLOADSEL": {
									"description": "Ramp Load Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWLOADSEL": {
									"description": "Software Load Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKSOURCE": {
									"description": "EPWMBLANK Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKEN": {
									"description": "EPWMBLANK Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREESOFT": {
									"description": "Free/Soft Emulation Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALS": {
							"description": "CMPSS High DAC Value Shadow Register",
							"addressOffset": "0x14",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALA": {
							"description": "CMPSS High DAC Value Active Register",
							"addressOffset": "0x18",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFA": {
							"description": "CMPSS Ramp Max Reference Active Register",
							"addressOffset": "0x1C",
							"fields": {
								"RAMPMAXREFA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFS": {
							"description": "CMPSS Ramp Max Reference Shadow Register",
							"addressOffset": "0x20",
							"fields": {
								"RAMPMAXREFS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALA": {
							"description": "CMPSS Ramp Decrement Value Active Register",
							"addressOffset": "0x24",
							"fields": {
								"RAMPDECVALA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALS": {
							"description": "CMPSS Ramp Decrement Value Shadow Register",
							"addressOffset": "0x28",
							"fields": {
								"RAMPDECVALS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPSTS": {
							"description": "CMPSS Ramp Status Register",
							"addressOffset": "0x2C",
							"fields": {
								"RAMPSTS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALS": {
							"description": "CMPSS Low DAC Value Shadow Register",
							"addressOffset": "0x30",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALA": {
							"description": "CMPSS Low DAC Value Active Register",
							"addressOffset": "0x34",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYA": {
							"description": "CMPSS Ramp Delay Active Register",
							"addressOffset": "0x38",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYS": {
							"description": "CMPSS Ramp Delay Shadow Register",
							"addressOffset": "0x3C",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCTL": {
							"description": "CTRIPL Filter Control Register",
							"addressOffset": "0x40",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCLKCTL": {
							"description": "CTRIPL Filter Clock Control Register",
							"addressOffset": "0x44",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCTL": {
							"description": "CTRIPH Filter Control Register",
							"addressOffset": "0x48",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCLKCTL": {
							"description": "CTRIPH Filter Clock Control Register",
							"addressOffset": "0x4C",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPLOCK": {
							"description": "CMPSS Lock Register",
							"addressOffset": "0x50",
							"fields": {
								"COMPCTL": {
									"description": "COMPCTL Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHYSCTL": {
									"description": "COMPHYSCTL Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DACCTL": {
									"description": "DACCTL Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIP": {
									"description": "CTRIP Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPCLKDIV": {
							"description": "CMPSS Clock Division Controller Register",
							"addressOffset": "0x54",
							"fields": {
								"COMPDIV": {
									"description": "Comparator Frequency Division Coefficient",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CMPSS2": {
					"description": " ",
					"baseAddress": "0xD880",
					"size": "0x58",
					"resetMask": "none",
					"groupName": "CMPSS",
					"registers": {
						"COMPCTL": {
							"description": "CMPSS Comparator Control Register",
							"addressOffset": "0x0",
							"fields": {
								"COMPHSOURCE": {
									"description": "High Comparator Source Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHINV": {
									"description": "High Comparator Invert Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPHSEL": {
									"description": "High Comparator Trip Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTHSEL": {
									"description": "High Comparator Trip Output Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCHEN": {
									"description": "High Comparator Asynchronous Path Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSOURCE": {
									"description": "Low Comparator Source Select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLINV": {
									"description": "Low Comparator Invert Select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPLSEL": {
									"description": "Low Comparator Trip Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTLSEL": {
									"description": "Low Comparator Trip Output Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCLEN": {
									"description": "Low Comparator Asynchronous Path Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPDACE": {
									"description": "Comparator/DAC Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPHYSCTL": {
							"description": "CMPSS Comparator Hysteresis Control Register",
							"addressOffset": "0x4",
							"fields": {
								"COMPHYS": {
									"description": "Comparator Hysteresis Trim",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS_ENABLE": {
									"description": "CMPSS ENABLE bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTS": {
							"description": "CMPSS Comparator Status Register",
							"addressOffset": "0x8",
							"fields": {
								"COMPHSTS": {
									"description": "High Comparator Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHLATCH": {
									"description": "High Comparator Latched Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSTS": {
									"description": "Low Comparator Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLLATCH": {
									"description": "Low Comparator Latched Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTSCLR": {
							"description": "CMPSS Comparator Status Clear Register",
							"addressOffset": "0xC",
							"fields": {
								"HLATCHCLR": {
									"description": "High Comparator Latched Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSYNCCLREN": {
									"description": "High Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LLATCHCLR": {
									"description": "Low Comparator Latched Status Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSYNCCLREN": {
									"description": "Low Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPDACCTL": {
							"description": "CMPSS DAC Control Register",
							"addressOffset": "0x10",
							"fields": {
								"DACSOURCE": {
									"description": "DAC Source Control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPSOURCE": {
									"description": "Ramp Generator Source Control",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELREF": {
									"description": "DAC Reference Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPLOADSEL": {
									"description": "Ramp Load Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWLOADSEL": {
									"description": "Software Load Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKSOURCE": {
									"description": "EPWMBLANK Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKEN": {
									"description": "EPWMBLANK Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREESOFT": {
									"description": "Free/Soft Emulation Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALS": {
							"description": "CMPSS High DAC Value Shadow Register",
							"addressOffset": "0x14",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALA": {
							"description": "CMPSS High DAC Value Active Register",
							"addressOffset": "0x18",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFA": {
							"description": "CMPSS Ramp Max Reference Active Register",
							"addressOffset": "0x1C",
							"fields": {
								"RAMPMAXREFA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFS": {
							"description": "CMPSS Ramp Max Reference Shadow Register",
							"addressOffset": "0x20",
							"fields": {
								"RAMPMAXREFS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALA": {
							"description": "CMPSS Ramp Decrement Value Active Register",
							"addressOffset": "0x24",
							"fields": {
								"RAMPDECVALA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALS": {
							"description": "CMPSS Ramp Decrement Value Shadow Register",
							"addressOffset": "0x28",
							"fields": {
								"RAMPDECVALS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPSTS": {
							"description": "CMPSS Ramp Status Register",
							"addressOffset": "0x2C",
							"fields": {
								"RAMPSTS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALS": {
							"description": "CMPSS Low DAC Value Shadow Register",
							"addressOffset": "0x30",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALA": {
							"description": "CMPSS Low DAC Value Active Register",
							"addressOffset": "0x34",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYA": {
							"description": "CMPSS Ramp Delay Active Register",
							"addressOffset": "0x38",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYS": {
							"description": "CMPSS Ramp Delay Shadow Register",
							"addressOffset": "0x3C",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCTL": {
							"description": "CTRIPL Filter Control Register",
							"addressOffset": "0x40",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCLKCTL": {
							"description": "CTRIPL Filter Clock Control Register",
							"addressOffset": "0x44",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCTL": {
							"description": "CTRIPH Filter Control Register",
							"addressOffset": "0x48",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCLKCTL": {
							"description": "CTRIPH Filter Clock Control Register",
							"addressOffset": "0x4C",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPLOCK": {
							"description": "CMPSS Lock Register",
							"addressOffset": "0x50",
							"fields": {
								"COMPCTL": {
									"description": "COMPCTL Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHYSCTL": {
									"description": "COMPHYSCTL Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DACCTL": {
									"description": "DACCTL Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIP": {
									"description": "CTRIP Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPCLKDIV": {
							"description": "CMPSS Clock Division Controller Register",
							"addressOffset": "0x54",
							"fields": {
								"COMPDIV": {
									"description": "Comparator Frequency Division Coefficient",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CMPSS3": {
					"description": " ",
					"baseAddress": "0xD900",
					"size": "0x58",
					"resetMask": "none",
					"groupName": "CMPSS",
					"registers": {
						"COMPCTL": {
							"description": "CMPSS Comparator Control Register",
							"addressOffset": "0x0",
							"fields": {
								"COMPHSOURCE": {
									"description": "High Comparator Source Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHINV": {
									"description": "High Comparator Invert Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPHSEL": {
									"description": "High Comparator Trip Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTHSEL": {
									"description": "High Comparator Trip Output Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCHEN": {
									"description": "High Comparator Asynchronous Path Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSOURCE": {
									"description": "Low Comparator Source Select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLINV": {
									"description": "Low Comparator Invert Select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPLSEL": {
									"description": "Low Comparator Trip Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTLSEL": {
									"description": "Low Comparator Trip Output Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCLEN": {
									"description": "Low Comparator Asynchronous Path Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPDACE": {
									"description": "Comparator/DAC Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPHYSCTL": {
							"description": "CMPSS Comparator Hysteresis Control Register",
							"addressOffset": "0x4",
							"fields": {
								"COMPHYS": {
									"description": "Comparator Hysteresis Trim",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS_ENABLE": {
									"description": "CMPSS ENABLE bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTS": {
							"description": "CMPSS Comparator Status Register",
							"addressOffset": "0x8",
							"fields": {
								"COMPHSTS": {
									"description": "High Comparator Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHLATCH": {
									"description": "High Comparator Latched Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSTS": {
									"description": "Low Comparator Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLLATCH": {
									"description": "Low Comparator Latched Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTSCLR": {
							"description": "CMPSS Comparator Status Clear Register",
							"addressOffset": "0xC",
							"fields": {
								"HLATCHCLR": {
									"description": "High Comparator Latched Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSYNCCLREN": {
									"description": "High Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LLATCHCLR": {
									"description": "Low Comparator Latched Status Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSYNCCLREN": {
									"description": "Low Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPDACCTL": {
							"description": "CMPSS DAC Control Register",
							"addressOffset": "0x10",
							"fields": {
								"DACSOURCE": {
									"description": "DAC Source Control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPSOURCE": {
									"description": "Ramp Generator Source Control",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELREF": {
									"description": "DAC Reference Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPLOADSEL": {
									"description": "Ramp Load Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWLOADSEL": {
									"description": "Software Load Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKSOURCE": {
									"description": "EPWMBLANK Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKEN": {
									"description": "EPWMBLANK Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREESOFT": {
									"description": "Free/Soft Emulation Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALS": {
							"description": "CMPSS High DAC Value Shadow Register",
							"addressOffset": "0x14",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALA": {
							"description": "CMPSS High DAC Value Active Register",
							"addressOffset": "0x18",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFA": {
							"description": "CMPSS Ramp Max Reference Active Register",
							"addressOffset": "0x1C",
							"fields": {
								"RAMPMAXREFA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFS": {
							"description": "CMPSS Ramp Max Reference Shadow Register",
							"addressOffset": "0x20",
							"fields": {
								"RAMPMAXREFS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALA": {
							"description": "CMPSS Ramp Decrement Value Active Register",
							"addressOffset": "0x24",
							"fields": {
								"RAMPDECVALA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALS": {
							"description": "CMPSS Ramp Decrement Value Shadow Register",
							"addressOffset": "0x28",
							"fields": {
								"RAMPDECVALS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPSTS": {
							"description": "CMPSS Ramp Status Register",
							"addressOffset": "0x2C",
							"fields": {
								"RAMPSTS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALS": {
							"description": "CMPSS Low DAC Value Shadow Register",
							"addressOffset": "0x30",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALA": {
							"description": "CMPSS Low DAC Value Active Register",
							"addressOffset": "0x34",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYA": {
							"description": "CMPSS Ramp Delay Active Register",
							"addressOffset": "0x38",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYS": {
							"description": "CMPSS Ramp Delay Shadow Register",
							"addressOffset": "0x3C",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCTL": {
							"description": "CTRIPL Filter Control Register",
							"addressOffset": "0x40",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCLKCTL": {
							"description": "CTRIPL Filter Clock Control Register",
							"addressOffset": "0x44",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCTL": {
							"description": "CTRIPH Filter Control Register",
							"addressOffset": "0x48",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCLKCTL": {
							"description": "CTRIPH Filter Clock Control Register",
							"addressOffset": "0x4C",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPLOCK": {
							"description": "CMPSS Lock Register",
							"addressOffset": "0x50",
							"fields": {
								"COMPCTL": {
									"description": "COMPCTL Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHYSCTL": {
									"description": "COMPHYSCTL Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DACCTL": {
									"description": "DACCTL Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIP": {
									"description": "CTRIP Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPCLKDIV": {
							"description": "CMPSS Clock Division Controller Register",
							"addressOffset": "0x54",
							"fields": {
								"COMPDIV": {
									"description": "Comparator Frequency Division Coefficient",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CMPSS4": {
					"description": " ",
					"baseAddress": "0xD980",
					"size": "0x58",
					"resetMask": "none",
					"groupName": "CMPSS",
					"registers": {
						"COMPCTL": {
							"description": "CMPSS Comparator Control Register",
							"addressOffset": "0x0",
							"fields": {
								"COMPHSOURCE": {
									"description": "High Comparator Source Select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHINV": {
									"description": "High Comparator Invert Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPHSEL": {
									"description": "High Comparator Trip Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTHSEL": {
									"description": "High Comparator Trip Output Select",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCHEN": {
									"description": "High Comparator Asynchronous Path Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSOURCE": {
									"description": "Low Comparator Source Select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLINV": {
									"description": "Low Comparator Invert Select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPLSEL": {
									"description": "Low Comparator Trip Select",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIPOUTLSEL": {
									"description": "Low Comparator Trip Output Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ASYNCLEN": {
									"description": "Low Comparator Asynchronous Path Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPDACE": {
									"description": "Comparator/DAC Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPHYSCTL": {
							"description": "CMPSS Comparator Hysteresis Control Register",
							"addressOffset": "0x4",
							"fields": {
								"COMPHYS": {
									"description": "Comparator Hysteresis Trim",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS_ENABLE": {
									"description": "CMPSS ENABLE bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTS": {
							"description": "CMPSS Comparator Status Register",
							"addressOffset": "0x8",
							"fields": {
								"COMPHSTS": {
									"description": "High Comparator Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHLATCH": {
									"description": "High Comparator Latched Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLSTS": {
									"description": "Low Comparator Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPLLATCH": {
									"description": "Low Comparator Latched Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPSTSCLR": {
							"description": "CMPSS Comparator Status Clear Register",
							"addressOffset": "0xC",
							"fields": {
								"HLATCHCLR": {
									"description": "High Comparator Latched Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSYNCCLREN": {
									"description": "High Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LLATCHCLR": {
									"description": "Low Comparator Latched Status Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LSYNCCLREN": {
									"description": "Low Comparator EPWMSYNCPER Clear Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPDACCTL": {
							"description": "CMPSS DAC Control Register",
							"addressOffset": "0x10",
							"fields": {
								"DACSOURCE": {
									"description": "DAC Source Control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPSOURCE": {
									"description": "Ramp Generator Source Control",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELREF": {
									"description": "DAC Reference Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMPLOADSEL": {
									"description": "Ramp Load Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWLOADSEL": {
									"description": "Software Load Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKSOURCE": {
									"description": "EPWMBLANK Source Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKEN": {
									"description": "EPWMBLANK Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREESOFT": {
									"description": "Free/Soft Emulation Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALS": {
							"description": "CMPSS High DAC Value Shadow Register",
							"addressOffset": "0x14",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACHVALA": {
							"description": "CMPSS High DAC Value Active Register",
							"addressOffset": "0x18",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFA": {
							"description": "CMPSS Ramp Max Reference Active Register",
							"addressOffset": "0x1C",
							"fields": {
								"RAMPMAXREFA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPMAXREFS": {
							"description": "CMPSS Ramp Max Reference Shadow Register",
							"addressOffset": "0x20",
							"fields": {
								"RAMPMAXREFS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALA": {
							"description": "CMPSS Ramp Decrement Value Active Register",
							"addressOffset": "0x24",
							"fields": {
								"RAMPDECVALA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDECVALS": {
							"description": "CMPSS Ramp Decrement Value Shadow Register",
							"addressOffset": "0x28",
							"fields": {
								"RAMPDECVALS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPSTS": {
							"description": "CMPSS Ramp Status Register",
							"addressOffset": "0x2C",
							"fields": {
								"RAMPSTS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALS": {
							"description": "CMPSS Low DAC Value Shadow Register",
							"addressOffset": "0x30",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DACLVALA": {
							"description": "CMPSS Low DAC Value Active Register",
							"addressOffset": "0x34",
							"fields": {
								"DACVAL": {
									"description": "DAC Value Control",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYA": {
							"description": "CMPSS Ramp Delay Active Register",
							"addressOffset": "0x38",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMPDLYS": {
							"description": "CMPSS Ramp Delay Shadow Register",
							"addressOffset": "0x3C",
							"fields": {
								"DELAY": {
									"description": "Ramp Delay Value",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCTL": {
							"description": "CTRIPL Filter Control Register",
							"addressOffset": "0x40",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPLFILCLKCTL": {
							"description": "CTRIPL Filter Clock Control Register",
							"addressOffset": "0x44",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCTL": {
							"description": "CTRIPH Filter Control Register",
							"addressOffset": "0x48",
							"fields": {
								"SAMPWIN": {
									"description": "Sample Window",
									"bitOffset": "4",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"THRESH": {
									"description": "Majority Voting Threshold",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FILINIT": {
									"description": "Filter Initialization Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRIPHFILCLKCTL": {
							"description": "CTRIPH Filter Clock Control Register",
							"addressOffset": "0x4C",
							"fields": {
								"CLKPRESCALE": {
									"description": "Sample Clock Prescale",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPLOCK": {
							"description": "CMPSS Lock Register",
							"addressOffset": "0x50",
							"fields": {
								"COMPCTL": {
									"description": "COMPCTL Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMPHYSCTL": {
									"description": "COMPHYSCTL Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DACCTL": {
									"description": "DACCTL Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRIP": {
									"description": "CTRIP Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"COMPCLKDIV": {
							"description": "CMPSS Clock Division Controller Register",
							"addressOffset": "0x54",
							"fields": {
								"COMPDIV": {
									"description": "Comparator Frequency Division Coefficient",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CPUTIMER0": {
					"description": " ",
					"baseAddress": "0x5000",
					"size": "0x10",
					"resetMask": "none",
					"groupName": "CPUTIMER",
					"registers": {
						"TIM": {
							"description": "CPU-Timer, Counter Register",
							"addressOffset": "0x0",
							"fields": {
								"LSW": {
									"description": "CPU-Timer Counter Registers",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MSW": {
									"description": "CPU-Timer Counter Registers High",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PRD": {
							"description": "CPU-Timer, Period Register",
							"addressOffset": "0x4",
							"fields": {
								"LSW": {
									"description": "CPU-Timer Period Registers",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MSW": {
									"description": "CPU-Timer Period Registers High",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TCR": {
							"description": "CPU-Timer, Control Register",
							"addressOffset": "0x8",
							"fields": {
								"TSS": {
									"description": "CPU-Timer stop status bit.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRB": {
									"description": "Timer reload",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFT": {
									"description": "Emulation modes",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Emulation modes",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIE": {
									"description": "CPU-Timer Interrupt Enable.",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIF": {
									"description": "CPU-Timer Interrupt Flag.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TPR": {
							"description": "CPU-Timer, Prescale Register",
							"addressOffset": "0xc",
							"fields": {
								"TDDR": {
									"description": "CPU-Timer Divide-Down.",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PSC": {
									"description": "CPU-Timer Prescale Counter.",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CPUTIMER1": {
					"description": " ",
					"baseAddress": "0x5010",
					"size": "0x10",
					"resetMask": "none",
					"groupName": "CPUTIMER",
					"registers": {
						"TIM": {
							"description": "CPU-Timer, Counter Register",
							"addressOffset": "0x0",
							"fields": {
								"LSW": {
									"description": "CPU-Timer Counter Registers",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MSW": {
									"description": "CPU-Timer Counter Registers High",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PRD": {
							"description": "CPU-Timer, Period Register",
							"addressOffset": "0x4",
							"fields": {
								"LSW": {
									"description": "CPU-Timer Period Registers",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MSW": {
									"description": "CPU-Timer Period Registers High",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TCR": {
							"description": "CPU-Timer, Control Register",
							"addressOffset": "0x8",
							"fields": {
								"TSS": {
									"description": "CPU-Timer stop status bit.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRB": {
									"description": "Timer reload",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFT": {
									"description": "Emulation modes",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Emulation modes",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIE": {
									"description": "CPU-Timer Interrupt Enable.",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIF": {
									"description": "CPU-Timer Interrupt Flag.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TPR": {
							"description": "CPU-Timer, Prescale Register",
							"addressOffset": "0xc",
							"fields": {
								"TDDR": {
									"description": "CPU-Timer Divide-Down.",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PSC": {
									"description": "CPU-Timer Prescale Counter.",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CPUTIMER2": {
					"description": " ",
					"baseAddress": "0x5020",
					"size": "0x10",
					"resetMask": "none",
					"groupName": "CPUTIMER",
					"registers": {
						"TIM": {
							"description": "CPU-Timer, Counter Register",
							"addressOffset": "0x0",
							"fields": {
								"LSW": {
									"description": "CPU-Timer Counter Registers",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MSW": {
									"description": "CPU-Timer Counter Registers High",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PRD": {
							"description": "CPU-Timer, Period Register",
							"addressOffset": "0x4",
							"fields": {
								"LSW": {
									"description": "CPU-Timer Period Registers",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MSW": {
									"description": "CPU-Timer Period Registers High",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TCR": {
							"description": "CPU-Timer, Control Register",
							"addressOffset": "0x8",
							"fields": {
								"TSS": {
									"description": "CPU-Timer stop status bit.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRB": {
									"description": "Timer reload",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFT": {
									"description": "Emulation modes",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Emulation modes",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIE": {
									"description": "CPU-Timer Interrupt Enable.",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIF": {
									"description": "CPU-Timer Interrupt Flag.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TPR": {
							"description": "CPU-Timer, Prescale Register",
							"addressOffset": "0xc",
							"fields": {
								"TDDR": {
									"description": "CPU-Timer Divide-Down.",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PSC": {
									"description": "CPU-Timer Prescale Counter.",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DCC0": {
					"description": " ",
					"baseAddress": "0x33000",
					"size": "0x40",
					"resetMask": "none",
					"groupName": "DCC",
					"registers": {
						"DCCCNT0": {
							"description": "Value of the counter attached to Clock Source 0.",
							"addressOffset": "0x08",
							"fields": {
								"COUNT0": {
									"description": "Current Value of Counter 0",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCVALID0": {
							"description": "Value of the valid counter attached to Clock Source 0.",
							"addressOffset": "0x0C",
							"fields": {
								"VALID0": {
									"description": "Current Value of Valid 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCNT1": {
							"description": "Value of the counter attached to Clock Source 1.",
							"addressOffset": "0x14",
							"fields": {
								"COUNT1": {
									"description": "Current Value of Counter 1",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCSTATUS": {
							"description": "Specifies the status of the DCC Module.",
							"addressOffset": "0x20",
							"fields": {
								"ERR": {
									"description": "Error Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DONE": {
									"description": "Single-Shot Done Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCGCTRL": {
							"description": "Starts / stops the counters. Clears the error signal.",
							"addressOffset": "0x24",
							"fields": {
								"DCCENA": {
									"description": "DCC Enable",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRENA": {
									"description": "Error Enable",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SINGLESHOT": {
									"description": "Single-Shot Enable",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DONEENA": {
									"description": "DONE Enable",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCLKSRC0": {
							"description": "Selects the clock source for Counter 0.",
							"addressOffset": "0x28",
							"fields": {
								"CLKSRC0": {
									"description": "Clock Source Select for Counter 0",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Enables or Disables Clock Source Selection for COUNT0",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCLKSRC1": {
							"description": "Selects the clock source for Counter 1.",
							"addressOffset": "0x2C",
							"fields": {
								"CLKSRC1": {
									"description": "Clock Source Select for Counter 1",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Enables or Disables Clock Source Selection for COUNT1",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCNTSEED0": {
							"description": "Seed value for the counter attached to Clock Source 0.",
							"addressOffset": "0x30",
							"fields": {
								"COUNTSEED0": {
									"description": "Seed Value for Counter 0",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCVALIDSEED0": {
							"description": "Seed value for the timeout counter attached to Clock Source 0.",
							"addressOffset": "0x34",
							"fields": {
								"VALIDSEED": {
									"description": "Seed Value for Valid Duration Counter 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCNTSEED1": {
							"description": "Seed value for the counter attached to Clock Source 1.",
							"addressOffset": "0x38",
							"fields": {
								"COUNTSEED1": {
									"description": "Seed Value for Counter 1",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCSRCLR": {
							"description": "Reset the clock switching logic",
							"addressOffset": "0x3C",
							"fields": {
								"SRCLR": {
									"description": "Reset the clock switching logic",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DCC1": {
					"description": " ",
					"baseAddress": "0x33080",
					"size": "0x40",
					"resetMask": "none",
					"groupName": "DCC",
					"registers": {
						"DCCCNT0": {
							"description": "Value of the counter attached to Clock Source 0.",
							"addressOffset": "0x08",
							"fields": {
								"COUNT0": {
									"description": "Current Value of Counter 0",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCVALID0": {
							"description": "Value of the valid counter attached to Clock Source 0.",
							"addressOffset": "0x0C",
							"fields": {
								"VALID0": {
									"description": "Current Value of Valid 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCNT1": {
							"description": "Value of the counter attached to Clock Source 1.",
							"addressOffset": "0x14",
							"fields": {
								"COUNT1": {
									"description": "Current Value of Counter 1",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCSTATUS": {
							"description": "Specifies the status of the DCC Module.",
							"addressOffset": "0x20",
							"fields": {
								"ERR": {
									"description": "Error Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DONE": {
									"description": "Single-Shot Done Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCGCTRL": {
							"description": "Starts / stops the counters. Clears the error signal.",
							"addressOffset": "0x24",
							"fields": {
								"DCCENA": {
									"description": "DCC Enable",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRENA": {
									"description": "Error Enable",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SINGLESHOT": {
									"description": "Single-Shot Enable",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DONEENA": {
									"description": "DONE Enable",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCLKSRC0": {
							"description": "Selects the clock source for Counter 0.",
							"addressOffset": "0x28",
							"fields": {
								"CLKSRC0": {
									"description": "Clock Source Select for Counter 0",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Enables or Disables Clock Source Selection for COUNT0",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCLKSRC1": {
							"description": "Selects the clock source for Counter 1.",
							"addressOffset": "0x2C",
							"fields": {
								"CLKSRC1": {
									"description": "Clock Source Select for Counter 1",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Enables or Disables Clock Source Selection for COUNT1",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCNTSEED0": {
							"description": "Seed value for the counter attached to Clock Source 0.",
							"addressOffset": "0x30",
							"fields": {
								"COUNTSEED0": {
									"description": "Seed Value for Counter 0",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCVALIDSEED0": {
							"description": "Seed value for the timeout counter attached to Clock Source 0.",
							"addressOffset": "0x34",
							"fields": {
								"VALIDSEED": {
									"description": "Seed Value for Valid Duration Counter 0",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCCNTSEED1": {
							"description": "Seed value for the counter attached to Clock Source 1.",
							"addressOffset": "0x38",
							"fields": {
								"COUNTSEED1": {
									"description": "Seed Value for Counter 1",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCSRCLR": {
							"description": "Reset the clock switching logic",
							"addressOffset": "0x3C",
							"fields": {
								"SRCLR": {
									"description": "Reset the clock switching logic",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DCSMBANK0Z1": {
					"description": " ",
					"baseAddress": "0x39400",
					"size": "0x48",
					"resetMask": "none",
					"groupName": "DCSM_BANK0_Z1",
					"registers": {
						"B0_Z1_LINKPOINTER": {
							"description": "Zone 1 Link Pointer for flash BANK0",
							"addressOffset": "0x0",
							"fields": {
								"LINKPOINTER": {
									"description": "Zone1 LINK Pointer for zone Flash BANK0",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_OTPSECLOCK": {
							"description": "Zone 1 OTP Secure lock",
							"addressOffset": "0x4",
							"fields": {
								"PSWDLOCK": {
									"description": "Zone1 Password Lock.",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRCLOCK": {
									"description": "Zone1 CRC Lock.",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_BOOTDEF_HIGH": {
							"description": "Boot definition (high 32bit)",
							"addressOffset": "0x8",
							"fields": {
								"Z1_BOOTDEF_HIGH": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_Z1_LINKPOINTERERR": {
							"description": "Link Pointer Error for flash BANK0",
							"addressOffset": "0xc",
							"fields": {
								"Z1_LINKPOINTERERR": {
									"description": "Error to Resolve Z1 Link pointer from OTP loaded values",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_BOOTPIN_CONFIG": {
							"description": "Boot Pin Configuration",
							"addressOffset": "0x10",
							"fields": {
								"Z1_BOOTPIN_CONFIG": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_GPREG2": {
							"description": "Zone1 General Purpose Register-2",
							"addressOffset": "0x14",
							"fields": {
								"Z1_GPREG2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_BOOTDEF_LOW": {
							"description": "Boot definition (low 32bit)",
							"addressOffset": "0x18",
							"fields": {
								"Z1_BOOTDEF_LOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_CSMKEY0": {
							"description": "Zone 1 CSM Key 0",
							"addressOffset": "0x20",
							"fields": {
								"Z1_CSMKEY0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_CSMKEY1": {
							"description": "Zone 1 CSM Key 1",
							"addressOffset": "0x24",
							"fields": {
								"Z1_CSMKEY1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_CSMKEY2": {
							"description": "Zone 1 CSM Key 2",
							"addressOffset": "0x28",
							"fields": {
								"Z1_CSMKEY2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_CSMKEY3": {
							"description": "Zone 1 CSM Key 3",
							"addressOffset": "0x2c",
							"fields": {
								"Z1_CSMKEY3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_CR": {
							"description": "Zone 1 CSM Control Register",
							"addressOffset": "0x30",
							"fields": {
								"ALLZERO": {
									"description": "CSMPSWD All Zeros",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALLONE": {
									"description": "CSMPSWD All Ones",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNSECURE": {
									"description": "CSMPSWD Match CSMKEY",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ARMED": {
									"description": "CSM Passwords Read Status",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FORCESEC": {
									"description": "Force Secure",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_Z1_GRABSECTR": {
							"description": "Zone 1 Grab Flash BANK0 Sectors Register",
							"addressOffset": "0x34",
							"fields": {
								"GRAB_SECT0": {
									"description": "Grab Flash Sector 0 in BANK0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT1": {
									"description": "Grab Flash Sector 1 in BANK0",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT2": {
									"description": "Grab Flash Sector 2 in BANK0",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT3": {
									"description": "Grab Flash Sector 3 in BANK0",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT4": {
									"description": "Grab Flash Sector 4 in BANK0",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT5": {
									"description": "Grab Flash Sector 5 in BANK0",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT6": {
									"description": "Grab Flash Sector 6 in BANK0",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT7": {
									"description": "Grab Flash Sector 7 in BANK0",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT8": {
									"description": "Grab Flash Sector 8 in BANK0",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT9": {
									"description": "Grab Flash Sector 9 in BANK0",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT10": {
									"description": "Grab Flash Sector 10 in BANK0",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT11": {
									"description": "Grab Flash Sector 11 in BANK0",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT12": {
									"description": "Grab Flash Sector 12 in BANK0",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT13": {
									"description": "Grab Flash Sector 13 in BANK0",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT14": {
									"description": "Grab Flash Sector 14 in BANK0",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT15": {
									"description": "Grab Flash Sector 15 in BANK0",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_GRABRAMR": {
							"description": "Zone 1 Grab RAM Blocks Register",
							"addressOffset": "0x38",
							"fields": {
								"GRAB_RAM4": {
									"description": "Grab RAM LS4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_RAM5": {
									"description": "Grab RAM LS5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_RAM6": {
									"description": "Grab RAM LS6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_RAM7": {
									"description": "Grab RAM LS7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_Z1_EXEONLYSECTR": {
							"description": "Zone 1 Flash BANK0 Execute_Only Sector Register",
							"addressOffset": "0x3c",
							"fields": {
								"EXEONLY_SECT0": {
									"description": "Execute-Only Flash Sector 0 in Flash BANK0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT1": {
									"description": "Execute-Only Flash Sector 1 in Flash BANK0",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT2": {
									"description": "Execute-Only Flash Sector 2 in Flash BANK0",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT3": {
									"description": "Execute-Only Flash Sector 3 in Flash BANK0",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT4": {
									"description": "Execute-Only Flash Sector 4 in Flash BANK0",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT5": {
									"description": "Execute-Only Flash Sector 5 in Flash BANK0",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT6": {
									"description": "Execute-Only Flash Sector 6 in Flash BANK0",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT7": {
									"description": "Execute-Only Flash Sector 7 in Flash BANK0",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT8": {
									"description": "Execute-Only Flash Sector 8 in Flash BANK0",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT9": {
									"description": "Execute-Only Flash Sector 9 in Flash BANK0",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT10": {
									"description": "Execute-Only Flash Sector 10 in Flash BANK0",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT11": {
									"description": "Execute-Only Flash Sector 11 in Flash BANK0",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT12": {
									"description": "Execute-Only Flash Sector 12 in Flash BANK0",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT13": {
									"description": "Execute-Only Flash Sector 13 in Flash BANK0",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT14": {
									"description": "Execute-Only Flash Sector 14 in Flash BANK0",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT15": {
									"description": "Execute-Only Flash Sector 15 in Flash BANK0",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z1_EXEONLYRAMR": {
							"description": "Zone 1 RAM Execute_Only Block Register",
							"addressOffset": "0x40",
							"fields": {
								"EXEONLY_RAM4": {
									"description": "Execute-Only RAM LS4",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_RAM5": {
									"description": "Execute-Only RAM LS5",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_RAM6": {
									"description": "Execute-Only RAM LS6",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_RAM7": {
									"description": "Execute-Only RAM LS7",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DCSMBANK0Z2": {
					"description": " ",
					"baseAddress": "0x39450",
					"size": "0x48",
					"resetMask": "none",
					"groupName": "DCSM_BANK0_Z2",
					"registers": {
						"B0_Z2_LINKPOINTER": {
							"description": "Zone 2 Link Pointer for flash BANK0",
							"addressOffset": "0x0",
							"fields": {
								"LINKPOINTER": {
									"description": "Zone2 LINK Pointer in Flash BANK0",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_OTPSECLOCK": {
							"description": "Zone 2 OTP Secure lock",
							"addressOffset": "0x4",
							"fields": {
								"PSWDLOCK": {
									"description": "Zone2 Password Lock.",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRCLOCK": {
									"description": "Zone2 CRC Lock.",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_BOOTDEF_HIGH": {
							"description": "Boot definition (high 32bit)",
							"addressOffset": "0x8",
							"fields": {
								"Z2_BOOTDEF_HIGH": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_Z2_LINKPOINTERERR": {
							"description": "Link Pointer Error for flash BANK0",
							"addressOffset": "0xc",
							"fields": {
								"Z2_LINKPOINTERERR": {
									"description": "Error to Resolve Z2 Link pointer from OTP loaded values",
									"bitOffset": "0",
									"bitWidth": "29",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_BOOTPIN_CONFIG": {
							"description": "Boot Pin Configuration",
							"addressOffset": "0x10",
							"fields": {
								"Z2_BOOTPIN_CONFIG": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_GPREG2": {
							"description": "Zone2 General Purpose Register-2",
							"addressOffset": "0x14",
							"fields": {
								"Z2_GPREG2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_BOOTDEF_LOW": {
							"description": "Boot definition (low 32bit)",
							"addressOffset": "0x18",
							"fields": {
								"Z2_BOOTDEF_LOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_CSMKEY0": {
							"description": "Zone 2 CSM Key 0",
							"addressOffset": "0x20",
							"fields": {
								"Z2_CSMKEY0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_CSMKEY1": {
							"description": "Zone 2 CSM Key 1",
							"addressOffset": "0x24",
							"fields": {
								"Z2_CSMKEY1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_CSMKEY2": {
							"description": "Zone 2 CSM Key 2",
							"addressOffset": "0x28",
							"fields": {
								"Z2_CSMKEY2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_CSMKEY3": {
							"description": "Zone 2 CSM Key 3",
							"addressOffset": "0x2c",
							"fields": {
								"Z2_CSMKEY3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_CR": {
							"description": "Zone 2 CSM Control Register",
							"addressOffset": "0x30",
							"fields": {
								"ALLZERO": {
									"description": "CSMPSWD All Zeros",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALLONE": {
									"description": "CSMPSWD All Ones",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNSECURE": {
									"description": "CSMPSWD Match CSMKEY",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ARMED": {
									"description": "CSM Passwords Read Status",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FORCESEC": {
									"description": "Force Secure",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_Z2_GRABSECTR": {
							"description": "Zone 2 Grab Flash BANK0 Sectors Register",
							"addressOffset": "0x34",
							"fields": {
								"GRAB_SECT0": {
									"description": "Grab Flash Sector 0 in Flash BANK0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT1": {
									"description": "Grab Flash Sector 1 in Flash BANK0",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT2": {
									"description": "Grab Flash Sector 2 in Flash BANK0",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT3": {
									"description": "Grab Flash Sector 3 in Flash BANK0",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT4": {
									"description": "Grab Flash Sector 4 in Flash BANK0",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT5": {
									"description": "Grab Flash Sector 5 in Flash BANK0",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT6": {
									"description": "Grab Flash Sector 6 in Flash BANK0",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT7": {
									"description": "Grab Flash Sector 7 in Flash BANK0",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT8": {
									"description": "Grab Flash Sector 8 in Flash BANK0",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT9": {
									"description": "Grab Flash Sector 9 in Flash BANK0",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT10": {
									"description": "Grab Flash Sector 10 in Flash BANK0",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT11": {
									"description": "Grab Flash Sector 11 in Flash BANK0",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT12": {
									"description": "Grab Flash Sector 12 in Flash BANK0",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT13": {
									"description": "Grab Flash Sector 13 in Flash BANK0",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT14": {
									"description": "Grab Flash Sector 14 in Flash BANK0",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_SECT15": {
									"description": "Grab Flash Sector 15 in Flash BANK0",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_GRABRAMR": {
							"description": "Zone 2 Grab RAM Blocks Register",
							"addressOffset": "0x38",
							"fields": {
								"GRAB_RAM4": {
									"description": "Grab RAM LS4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_RAM5": {
									"description": "Grab RAM LS5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_RAM6": {
									"description": "Grab RAM LS6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRAB_RAM7": {
									"description": "Grab RAM LS7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_Z2_EXEONLYSECTR": {
							"description": "Zone 2 Flash BANK0 Execute_Only Sector Register",
							"addressOffset": "0x3c",
							"fields": {
								"EXEONLY_SECT0": {
									"description": "Execute-Only Flash Sector 0 in Flash BANK0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT1": {
									"description": "Execute-Only Flash Sector 1 in Flash BANK0",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT2": {
									"description": "Execute-Only Flash Sector 2 in Flash BANK0",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT3": {
									"description": "Execute-Only Flash Sector 3 in Flash BANK0",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT4": {
									"description": "Execute-Only Flash Sector 4 in Flash BANK0",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT5": {
									"description": "Execute-Only Flash Sector 5 in Flash BANK0",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT6": {
									"description": "Execute-Only Flash Sector 6 in Flash BANK0",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT7": {
									"description": "Execute-Only Flash Sector 7 in Flash BANK0",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT8": {
									"description": "Execute-Only Flash Sector 8 in Flash BANK0",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT9": {
									"description": "Execute-Only Flash Sector 9 in Flash BANK0",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT10": {
									"description": "Execute-Only Flash Sector 10 in Flash BANK0",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT11": {
									"description": "Execute-Only Flash Sector 11 in Flash BANK0",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT12": {
									"description": "Execute-Only Flash Sector 12 in Flash BANK0",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT13": {
									"description": "Execute-Only Flash Sector 13 in Flash BANK0",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT14": {
									"description": "Execute-Only Flash Sector 14 in Flash BANK0",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_SECT15": {
									"description": "Execute-Only Flash Sector 15 in Flash BANK0",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"Z2_EXEONLYRAMR": {
							"description": "Zone 2 RAM Execute_Only Block Register",
							"addressOffset": "0x40",
							"fields": {
								"EXEONLY_RAM4": {
									"description": "Execute-Only RAM LS4",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_RAM5": {
									"description": "Execute-Only RAM LS5",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_RAM6": {
									"description": "Execute-Only RAM LS6",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXEONLY_RAM7": {
									"description": "Execute-Only RAM LS7",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DCSMCOMMON": {
					"description": " ",
					"baseAddress": "0x394A0",
					"size": "0x20",
					"resetMask": "none",
					"groupName": "DCSM_COMMON",
					"registers": {
						"FLSEM": {
							"description": "Flash Wrapper Semaphore Register",
							"addressOffset": "0x0",
							"fields": {
								"SEM": {
									"description": "Flash Semaphore Bit",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Semaphore Key",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"B0_SECTSTAT": {
							"description": "Flash BANK0 Sectors Status Register",
							"addressOffset": "0x4",
							"fields": {
								"STATUS_SECT0": {
									"description": "Zone Status Flash BANK0 Sector 0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT1": {
									"description": "Zone Status Flash BANK0 sector 1",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT2": {
									"description": "Zone Status Flash BANK0 Sector 2",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT3": {
									"description": "Zone Status Flash BANK0 Sector 3",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT4": {
									"description": "Zone Status Flash BANK0 Sector 4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT5": {
									"description": "Zone Status Flash BANK0 Sector 5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT6": {
									"description": "Zone Status Flash BANK0 Sector 6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT7": {
									"description": "Zone Status Flash BANK0 Sector 7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT8": {
									"description": "Zone Status Flash BANK0 sector 8",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT9": {
									"description": "Zone Status Flash BANK0 Sector 9",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT10": {
									"description": "Zone Status Flash BANK0 Sector 10",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT11": {
									"description": "Zone Status Flash BANK0 Sector 11",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT12": {
									"description": "Zone Status Flash BANK0 Sector 12",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT13": {
									"description": "Zone Status Flash BANK0 Sector 13",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT14": {
									"description": "Zone Status Flash BANK0 Sector 14",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_SECT15": {
									"description": "Zone Status Flash BANK0 Sector 15",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RAMSTAT": {
							"description": "RAM Status Register",
							"addressOffset": "0x8",
							"fields": {
								"STATUS_RAM4": {
									"description": "Zone Status RAM LS4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_RAM5": {
									"description": "Zone Status RAM LS5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_RAM6": {
									"description": "Zone Status RAM LS6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS_RAM7": {
									"description": "Zone Status RAM LS7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SECERRSTAT": {
							"description": "Security Error Status Register",
							"addressOffset": "0x14",
							"fields": {
								"ERR": {
									"description": "Security Configuration load Error Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SECERRCLR": {
							"description": "Security Error Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"ERR": {
									"description": "Clear Security Configuration Load Error Status Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SECERRFRC": {
							"description": "Security Error Force Register",
							"addressOffset": "0x1c",
							"fields": {
								"ERR": {
									"description": "Set Security Configuration Load Error Status Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACH1": {
					"description": " ",
					"baseAddress": "0x3080",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CH",
					"registers": {
						"MODE": {
							"description": "Mode Register",
							"addressOffset": "0x0",
							"fields": {
								"PERINTSEL": {
									"description": "Peripheral Interrupt and Sync Select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRINTE": {
									"description": "Overflow Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTE": {
									"description": "Peripheral Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTMODE": {
									"description": "Channel Interrupt Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ONESHOT": {
									"description": "One Shot Mode Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTINUOUS": {
									"description": "Continuous Mode Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATASIZE": {
									"description": "Data Size Mode Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTE": {
									"description": "Channel Interrupt Enable Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CONTROL": {
							"description": "Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RUN": {
									"description": "Run Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALT": {
									"description": "Halt Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFTRESET": {
									"description": "Soft Reset Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFRC": {
									"description": "Interrupt Force Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTCLR": {
									"description": "Interrupt Clear Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRCLR": {
									"description": "Error Clear Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFLG": {
									"description": "Interrupt Flag Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRANSFERSTS": {
									"description": "Transfer Status Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSTS": {
									"description": "Burst Status Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUNSTS": {
									"description": "Run Status Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRFLG": {
									"description": "Overflow Flag Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_SIZE": {
							"description": "Burst Size Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTSIZE": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_COUNT": {
							"description": "Burst Count Register",
							"addressOffset": "0xc",
							"fields": {
								"BURSTCOUNT": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BURST_STEP": {
							"description": "Source Burst Step Register",
							"addressOffset": "0x10",
							"fields": {
								"SRC_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BURST_STEP": {
							"description": "Destination Burst Step Register",
							"addressOffset": "0x14",
							"fields": {
								"DST_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_SIZE": {
							"description": "Transfer Size Register",
							"addressOffset": "0x18",
							"fields": {
								"TRANSFER_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_COUNT": {
							"description": "Transfer Count Register",
							"addressOffset": "0x1c",
							"fields": {
								"TRANSFER_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_TRANSFER_STEP": {
							"description": "Source Transfer Step Register",
							"addressOffset": "0x20",
							"fields": {
								"SRC_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_TRANSFER_STEP": {
							"description": "Destination Transfer Step Register",
							"addressOffset": "0x24",
							"fields": {
								"DST_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_SIZE": {
							"description": "Source Wrap Size Register",
							"addressOffset": "0x28",
							"fields": {
								"SRC_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_COUNT": {
							"description": "Source Wrap Count Register",
							"addressOffset": "0x2c",
							"fields": {
								"SRC_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_STEP": {
							"description": "Source Wrap Step Register",
							"addressOffset": "0x30",
							"fields": {
								"SRC_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_SIZE": {
							"description": "Destination Wrap Size Register",
							"addressOffset": "0x34",
							"fields": {
								"DST_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_COUNT": {
							"description": "Destination Wrap Count Register",
							"addressOffset": "0x38",
							"fields": {
								"DST_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_STEP": {
							"description": "Destination Wrap Step Register",
							"addressOffset": "0x3c",
							"fields": {
								"DST_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_SHADOW": {
							"description": "Source Begin Address Shadow Register",
							"addressOffset": "0x40",
							"fields": {
								"SRC_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_SHADOW": {
							"description": "Source Address Shadow Register",
							"addressOffset": "0x44",
							"fields": {
								"SRC_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_ACTIVE": {
							"description": "Source Begin Address Active Register",
							"addressOffset": "0x48",
							"fields": {
								"SRC_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_ACTIVE": {
							"description": "Source Address Active Register",
							"addressOffset": "0x4c",
							"fields": {
								"SRC_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_SHADOW": {
							"description": "Destination Begin Address Shadow Register",
							"addressOffset": "0x50",
							"fields": {
								"DST_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_SHADOW": {
							"description": "Destination Address Shadow Register",
							"addressOffset": "0x54",
							"fields": {
								"DST_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_ACTIVE": {
							"description": "Destination Begin Address Active Register",
							"addressOffset": "0x58",
							"fields": {
								"DST_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_ACTIVE": {
							"description": "Destination Address Active Register",
							"addressOffset": "0x5c",
							"fields": {
								"DST_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACH2": {
					"description": " ",
					"baseAddress": "0x3100",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CH",
					"registers": {
						"MODE": {
							"description": "Mode Register",
							"addressOffset": "0x0",
							"fields": {
								"PERINTSEL": {
									"description": "Peripheral Interrupt and Sync Select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRINTE": {
									"description": "Overflow Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTE": {
									"description": "Peripheral Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTMODE": {
									"description": "Channel Interrupt Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ONESHOT": {
									"description": "One Shot Mode Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTINUOUS": {
									"description": "Continuous Mode Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATASIZE": {
									"description": "Data Size Mode Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTE": {
									"description": "Channel Interrupt Enable Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CONTROL": {
							"description": "Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RUN": {
									"description": "Run Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALT": {
									"description": "Halt Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFTRESET": {
									"description": "Soft Reset Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFRC": {
									"description": "Interrupt Force Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTCLR": {
									"description": "Interrupt Clear Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRCLR": {
									"description": "Error Clear Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFLG": {
									"description": "Interrupt Flag Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRANSFERSTS": {
									"description": "Transfer Status Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSTS": {
									"description": "Burst Status Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUNSTS": {
									"description": "Run Status Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRFLG": {
									"description": "Overflow Flag Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_SIZE": {
							"description": "Burst Size Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTSIZE": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_COUNT": {
							"description": "Burst Count Register",
							"addressOffset": "0xc",
							"fields": {
								"BURSTCOUNT": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BURST_STEP": {
							"description": "Source Burst Step Register",
							"addressOffset": "0x10",
							"fields": {
								"SRC_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BURST_STEP": {
							"description": "Destination Burst Step Register",
							"addressOffset": "0x14",
							"fields": {
								"DST_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_SIZE": {
							"description": "Transfer Size Register",
							"addressOffset": "0x18",
							"fields": {
								"TRANSFER_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_COUNT": {
							"description": "Transfer Count Register",
							"addressOffset": "0x1c",
							"fields": {
								"TRANSFER_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_TRANSFER_STEP": {
							"description": "Source Transfer Step Register",
							"addressOffset": "0x20",
							"fields": {
								"SRC_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_TRANSFER_STEP": {
							"description": "Destination Transfer Step Register",
							"addressOffset": "0x24",
							"fields": {
								"DST_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_SIZE": {
							"description": "Source Wrap Size Register",
							"addressOffset": "0x28",
							"fields": {
								"SRC_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_COUNT": {
							"description": "Source Wrap Count Register",
							"addressOffset": "0x2c",
							"fields": {
								"SRC_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_STEP": {
							"description": "Source Wrap Step Register",
							"addressOffset": "0x30",
							"fields": {
								"SRC_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_SIZE": {
							"description": "Destination Wrap Size Register",
							"addressOffset": "0x34",
							"fields": {
								"DST_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_COUNT": {
							"description": "Destination Wrap Count Register",
							"addressOffset": "0x38",
							"fields": {
								"DST_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_STEP": {
							"description": "Destination Wrap Step Register",
							"addressOffset": "0x3c",
							"fields": {
								"DST_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_SHADOW": {
							"description": "Source Begin Address Shadow Register",
							"addressOffset": "0x40",
							"fields": {
								"SRC_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_SHADOW": {
							"description": "Source Address Shadow Register",
							"addressOffset": "0x44",
							"fields": {
								"SRC_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_ACTIVE": {
							"description": "Source Begin Address Active Register",
							"addressOffset": "0x48",
							"fields": {
								"SRC_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_ACTIVE": {
							"description": "Source Address Active Register",
							"addressOffset": "0x4c",
							"fields": {
								"SRC_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_SHADOW": {
							"description": "Destination Begin Address Shadow Register",
							"addressOffset": "0x50",
							"fields": {
								"DST_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_SHADOW": {
							"description": "Destination Address Shadow Register",
							"addressOffset": "0x54",
							"fields": {
								"DST_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_ACTIVE": {
							"description": "Destination Begin Address Active Register",
							"addressOffset": "0x58",
							"fields": {
								"DST_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_ACTIVE": {
							"description": "Destination Address Active Register",
							"addressOffset": "0x5c",
							"fields": {
								"DST_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACH3": {
					"description": " ",
					"baseAddress": "0x3180",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CH",
					"registers": {
						"MODE": {
							"description": "Mode Register",
							"addressOffset": "0x0",
							"fields": {
								"PERINTSEL": {
									"description": "Peripheral Interrupt and Sync Select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRINTE": {
									"description": "Overflow Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTE": {
									"description": "Peripheral Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTMODE": {
									"description": "Channel Interrupt Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ONESHOT": {
									"description": "One Shot Mode Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTINUOUS": {
									"description": "Continuous Mode Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATASIZE": {
									"description": "Data Size Mode Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTE": {
									"description": "Channel Interrupt Enable Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CONTROL": {
							"description": "Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RUN": {
									"description": "Run Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALT": {
									"description": "Halt Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFTRESET": {
									"description": "Soft Reset Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFRC": {
									"description": "Interrupt Force Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTCLR": {
									"description": "Interrupt Clear Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRCLR": {
									"description": "Error Clear Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFLG": {
									"description": "Interrupt Flag Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRANSFERSTS": {
									"description": "Transfer Status Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSTS": {
									"description": "Burst Status Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUNSTS": {
									"description": "Run Status Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRFLG": {
									"description": "Overflow Flag Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_SIZE": {
							"description": "Burst Size Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTSIZE": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_COUNT": {
							"description": "Burst Count Register",
							"addressOffset": "0xc",
							"fields": {
								"BURSTCOUNT": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BURST_STEP": {
							"description": "Source Burst Step Register",
							"addressOffset": "0x10",
							"fields": {
								"SRC_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BURST_STEP": {
							"description": "Destination Burst Step Register",
							"addressOffset": "0x14",
							"fields": {
								"DST_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_SIZE": {
							"description": "Transfer Size Register",
							"addressOffset": "0x18",
							"fields": {
								"TRANSFER_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_COUNT": {
							"description": "Transfer Count Register",
							"addressOffset": "0x1c",
							"fields": {
								"TRANSFER_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_TRANSFER_STEP": {
							"description": "Source Transfer Step Register",
							"addressOffset": "0x20",
							"fields": {
								"SRC_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_TRANSFER_STEP": {
							"description": "Destination Transfer Step Register",
							"addressOffset": "0x24",
							"fields": {
								"DST_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_SIZE": {
							"description": "Source Wrap Size Register",
							"addressOffset": "0x28",
							"fields": {
								"SRC_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_COUNT": {
							"description": "Source Wrap Count Register",
							"addressOffset": "0x2c",
							"fields": {
								"SRC_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_STEP": {
							"description": "Source Wrap Step Register",
							"addressOffset": "0x30",
							"fields": {
								"SRC_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_SIZE": {
							"description": "Destination Wrap Size Register",
							"addressOffset": "0x34",
							"fields": {
								"DST_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_COUNT": {
							"description": "Destination Wrap Count Register",
							"addressOffset": "0x38",
							"fields": {
								"DST_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_STEP": {
							"description": "Destination Wrap Step Register",
							"addressOffset": "0x3c",
							"fields": {
								"DST_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_SHADOW": {
							"description": "Source Begin Address Shadow Register",
							"addressOffset": "0x40",
							"fields": {
								"SRC_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_SHADOW": {
							"description": "Source Address Shadow Register",
							"addressOffset": "0x44",
							"fields": {
								"SRC_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_ACTIVE": {
							"description": "Source Begin Address Active Register",
							"addressOffset": "0x48",
							"fields": {
								"SRC_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_ACTIVE": {
							"description": "Source Address Active Register",
							"addressOffset": "0x4c",
							"fields": {
								"SRC_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_SHADOW": {
							"description": "Destination Begin Address Shadow Register",
							"addressOffset": "0x50",
							"fields": {
								"DST_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_SHADOW": {
							"description": "Destination Address Shadow Register",
							"addressOffset": "0x54",
							"fields": {
								"DST_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_ACTIVE": {
							"description": "Destination Begin Address Active Register",
							"addressOffset": "0x58",
							"fields": {
								"DST_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_ACTIVE": {
							"description": "Destination Address Active Register",
							"addressOffset": "0x5c",
							"fields": {
								"DST_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACH4": {
					"description": " ",
					"baseAddress": "0x3200",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CH",
					"registers": {
						"MODE": {
							"description": "Mode Register",
							"addressOffset": "0x0",
							"fields": {
								"PERINTSEL": {
									"description": "Peripheral Interrupt and Sync Select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRINTE": {
									"description": "Overflow Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTE": {
									"description": "Peripheral Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTMODE": {
									"description": "Channel Interrupt Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ONESHOT": {
									"description": "One Shot Mode Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTINUOUS": {
									"description": "Continuous Mode Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATASIZE": {
									"description": "Data Size Mode Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTE": {
									"description": "Channel Interrupt Enable Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CONTROL": {
							"description": "Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RUN": {
									"description": "Run Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALT": {
									"description": "Halt Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFTRESET": {
									"description": "Soft Reset Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFRC": {
									"description": "Interrupt Force Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTCLR": {
									"description": "Interrupt Clear Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRCLR": {
									"description": "Error Clear Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFLG": {
									"description": "Interrupt Flag Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRANSFERSTS": {
									"description": "Transfer Status Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSTS": {
									"description": "Burst Status Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUNSTS": {
									"description": "Run Status Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRFLG": {
									"description": "Overflow Flag Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_SIZE": {
							"description": "Burst Size Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTSIZE": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_COUNT": {
							"description": "Burst Count Register",
							"addressOffset": "0xc",
							"fields": {
								"BURSTCOUNT": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BURST_STEP": {
							"description": "Source Burst Step Register",
							"addressOffset": "0x10",
							"fields": {
								"SRC_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BURST_STEP": {
							"description": "Destination Burst Step Register",
							"addressOffset": "0x14",
							"fields": {
								"DST_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_SIZE": {
							"description": "Transfer Size Register",
							"addressOffset": "0x18",
							"fields": {
								"TRANSFER_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_COUNT": {
							"description": "Transfer Count Register",
							"addressOffset": "0x1c",
							"fields": {
								"TRANSFER_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_TRANSFER_STEP": {
							"description": "Source Transfer Step Register",
							"addressOffset": "0x20",
							"fields": {
								"SRC_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_TRANSFER_STEP": {
							"description": "Destination Transfer Step Register",
							"addressOffset": "0x24",
							"fields": {
								"DST_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_SIZE": {
							"description": "Source Wrap Size Register",
							"addressOffset": "0x28",
							"fields": {
								"SRC_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_COUNT": {
							"description": "Source Wrap Count Register",
							"addressOffset": "0x2c",
							"fields": {
								"SRC_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_STEP": {
							"description": "Source Wrap Step Register",
							"addressOffset": "0x30",
							"fields": {
								"SRC_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_SIZE": {
							"description": "Destination Wrap Size Register",
							"addressOffset": "0x34",
							"fields": {
								"DST_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_COUNT": {
							"description": "Destination Wrap Count Register",
							"addressOffset": "0x38",
							"fields": {
								"DST_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_STEP": {
							"description": "Destination Wrap Step Register",
							"addressOffset": "0x3c",
							"fields": {
								"DST_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_SHADOW": {
							"description": "Source Begin Address Shadow Register",
							"addressOffset": "0x40",
							"fields": {
								"SRC_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_SHADOW": {
							"description": "Source Address Shadow Register",
							"addressOffset": "0x44",
							"fields": {
								"SRC_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_ACTIVE": {
							"description": "Source Begin Address Active Register",
							"addressOffset": "0x48",
							"fields": {
								"SRC_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_ACTIVE": {
							"description": "Source Address Active Register",
							"addressOffset": "0x4c",
							"fields": {
								"SRC_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_SHADOW": {
							"description": "Destination Begin Address Shadow Register",
							"addressOffset": "0x50",
							"fields": {
								"DST_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_SHADOW": {
							"description": "Destination Address Shadow Register",
							"addressOffset": "0x54",
							"fields": {
								"DST_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_ACTIVE": {
							"description": "Destination Begin Address Active Register",
							"addressOffset": "0x58",
							"fields": {
								"DST_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_ACTIVE": {
							"description": "Destination Address Active Register",
							"addressOffset": "0x5c",
							"fields": {
								"DST_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACH5": {
					"description": " ",
					"baseAddress": "0x3280",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CH",
					"registers": {
						"MODE": {
							"description": "Mode Register",
							"addressOffset": "0x0",
							"fields": {
								"PERINTSEL": {
									"description": "Peripheral Interrupt and Sync Select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRINTE": {
									"description": "Overflow Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTE": {
									"description": "Peripheral Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTMODE": {
									"description": "Channel Interrupt Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ONESHOT": {
									"description": "One Shot Mode Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTINUOUS": {
									"description": "Continuous Mode Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATASIZE": {
									"description": "Data Size Mode Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTE": {
									"description": "Channel Interrupt Enable Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CONTROL": {
							"description": "Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RUN": {
									"description": "Run Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALT": {
									"description": "Halt Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFTRESET": {
									"description": "Soft Reset Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFRC": {
									"description": "Interrupt Force Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTCLR": {
									"description": "Interrupt Clear Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRCLR": {
									"description": "Error Clear Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFLG": {
									"description": "Interrupt Flag Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRANSFERSTS": {
									"description": "Transfer Status Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSTS": {
									"description": "Burst Status Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUNSTS": {
									"description": "Run Status Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRFLG": {
									"description": "Overflow Flag Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_SIZE": {
							"description": "Burst Size Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTSIZE": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_COUNT": {
							"description": "Burst Count Register",
							"addressOffset": "0xc",
							"fields": {
								"BURSTCOUNT": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BURST_STEP": {
							"description": "Source Burst Step Register",
							"addressOffset": "0x10",
							"fields": {
								"SRC_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BURST_STEP": {
							"description": "Destination Burst Step Register",
							"addressOffset": "0x14",
							"fields": {
								"DST_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_SIZE": {
							"description": "Transfer Size Register",
							"addressOffset": "0x18",
							"fields": {
								"TRANSFER_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_COUNT": {
							"description": "Transfer Count Register",
							"addressOffset": "0x1c",
							"fields": {
								"TRANSFER_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_TRANSFER_STEP": {
							"description": "Source Transfer Step Register",
							"addressOffset": "0x20",
							"fields": {
								"SRC_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_TRANSFER_STEP": {
							"description": "Destination Transfer Step Register",
							"addressOffset": "0x24",
							"fields": {
								"DST_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_SIZE": {
							"description": "Source Wrap Size Register",
							"addressOffset": "0x28",
							"fields": {
								"SRC_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_COUNT": {
							"description": "Source Wrap Count Register",
							"addressOffset": "0x2c",
							"fields": {
								"SRC_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_STEP": {
							"description": "Source Wrap Step Register",
							"addressOffset": "0x30",
							"fields": {
								"SRC_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_SIZE": {
							"description": "Destination Wrap Size Register",
							"addressOffset": "0x34",
							"fields": {
								"DST_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_COUNT": {
							"description": "Destination Wrap Count Register",
							"addressOffset": "0x38",
							"fields": {
								"DST_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_STEP": {
							"description": "Destination Wrap Step Register",
							"addressOffset": "0x3c",
							"fields": {
								"DST_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_SHADOW": {
							"description": "Source Begin Address Shadow Register",
							"addressOffset": "0x40",
							"fields": {
								"SRC_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_SHADOW": {
							"description": "Source Address Shadow Register",
							"addressOffset": "0x44",
							"fields": {
								"SRC_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_ACTIVE": {
							"description": "Source Begin Address Active Register",
							"addressOffset": "0x48",
							"fields": {
								"SRC_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_ACTIVE": {
							"description": "Source Address Active Register",
							"addressOffset": "0x4c",
							"fields": {
								"SRC_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_SHADOW": {
							"description": "Destination Begin Address Shadow Register",
							"addressOffset": "0x50",
							"fields": {
								"DST_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_SHADOW": {
							"description": "Destination Address Shadow Register",
							"addressOffset": "0x54",
							"fields": {
								"DST_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_ACTIVE": {
							"description": "Destination Begin Address Active Register",
							"addressOffset": "0x58",
							"fields": {
								"DST_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_ACTIVE": {
							"description": "Destination Address Active Register",
							"addressOffset": "0x5c",
							"fields": {
								"DST_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACH6": {
					"description": " ",
					"baseAddress": "0x3300",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CH",
					"registers": {
						"MODE": {
							"description": "Mode Register",
							"addressOffset": "0x0",
							"fields": {
								"PERINTSEL": {
									"description": "Peripheral Interrupt and Sync Select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRINTE": {
									"description": "Overflow Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTE": {
									"description": "Peripheral Interrupt Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTMODE": {
									"description": "Channel Interrupt Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ONESHOT": {
									"description": "One Shot Mode Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTINUOUS": {
									"description": "Continuous Mode Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATASIZE": {
									"description": "Data Size Mode Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHINTE": {
									"description": "Channel Interrupt Enable Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CONTROL": {
							"description": "Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RUN": {
									"description": "Run Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALT": {
									"description": "Halt Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFTRESET": {
									"description": "Soft Reset Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFRC": {
									"description": "Interrupt Force Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTCLR": {
									"description": "Interrupt Clear Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERRCLR": {
									"description": "Error Clear Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERINTFLG": {
									"description": "Interrupt Flag Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRANSFERSTS": {
									"description": "Transfer Status Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BURSTSTS": {
									"description": "Burst Status Bit",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RUNSTS": {
									"description": "Run Status Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVRFLG": {
									"description": "Overflow Flag Bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_SIZE": {
							"description": "Burst Size Register",
							"addressOffset": "0x8",
							"fields": {
								"BURSTSIZE": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BURST_COUNT": {
							"description": "Burst Count Register",
							"addressOffset": "0xc",
							"fields": {
								"BURSTCOUNT": {
									"description": "Burst Transfer Size",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BURST_STEP": {
							"description": "Source Burst Step Register",
							"addressOffset": "0x10",
							"fields": {
								"SRC_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BURST_STEP": {
							"description": "Destination Burst Step Register",
							"addressOffset": "0x14",
							"fields": {
								"DST_BURST_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_SIZE": {
							"description": "Transfer Size Register",
							"addressOffset": "0x18",
							"fields": {
								"TRANSFER_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRANSFER_COUNT": {
							"description": "Transfer Count Register",
							"addressOffset": "0x1c",
							"fields": {
								"TRANSFER_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_TRANSFER_STEP": {
							"description": "Source Transfer Step Register",
							"addressOffset": "0x20",
							"fields": {
								"SRC_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_TRANSFER_STEP": {
							"description": "Destination Transfer Step Register",
							"addressOffset": "0x24",
							"fields": {
								"DST_TRANSFER_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_SIZE": {
							"description": "Source Wrap Size Register",
							"addressOffset": "0x28",
							"fields": {
								"SRC_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_COUNT": {
							"description": "Source Wrap Count Register",
							"addressOffset": "0x2c",
							"fields": {
								"SRC_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_WRAP_STEP": {
							"description": "Source Wrap Step Register",
							"addressOffset": "0x30",
							"fields": {
								"SRC_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_SIZE": {
							"description": "Destination Wrap Size Register",
							"addressOffset": "0x34",
							"fields": {
								"DST_WRAP_SIZE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_COUNT": {
							"description": "Destination Wrap Count Register",
							"addressOffset": "0x38",
							"fields": {
								"DST_WRAP_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_WRAP_STEP": {
							"description": "Destination Wrap Step Register",
							"addressOffset": "0x3c",
							"fields": {
								"DST_WRAP_STEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_SHADOW": {
							"description": "Source Begin Address Shadow Register",
							"addressOffset": "0x40",
							"fields": {
								"SRC_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_SHADOW": {
							"description": "Source Address Shadow Register",
							"addressOffset": "0x44",
							"fields": {
								"SRC_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_BEG_ADDR_ACTIVE": {
							"description": "Source Begin Address Active Register",
							"addressOffset": "0x48",
							"fields": {
								"SRC_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SRC_ADDR_ACTIVE": {
							"description": "Source Address Active Register",
							"addressOffset": "0x4c",
							"fields": {
								"SRC_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_SHADOW": {
							"description": "Destination Begin Address Shadow Register",
							"addressOffset": "0x50",
							"fields": {
								"DST_BEG_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_SHADOW": {
							"description": "Destination Address Shadow Register",
							"addressOffset": "0x54",
							"fields": {
								"DST_ADDR_SHADOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_BEG_ADDR_ACTIVE": {
							"description": "Destination Begin Address Active Register",
							"addressOffset": "0x58",
							"fields": {
								"DST_BEG_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DST_ADDR_ACTIVE": {
							"description": "Destination Address Active Register",
							"addressOffset": "0x5c",
							"fields": {
								"DST_ADDR_ACTIVE": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMA": {
					"description": " ",
					"baseAddress": "0x3000",
					"size": "0x380",
					"resetMask": "none",
					"groupName": "DMA",
					"registers": {
						"DMACTRL": {
							"description": "DMA Control Register",
							"addressOffset": "0x0",
							"fields": {
								"HARDRESET": {
									"description": "Hard Reset Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRIORITYRESET": {
									"description": "Priority Reset Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DEBUGCTRL": {
							"description": "Debug Control Register",
							"addressOffset": "0x4",
							"fields": {
								"FREE": {
									"description": "Debug Mode Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"REVSION": {
							"description": "Revsion Register",
							"addressOffset": "0x8",
							"fields": {
								"REVSION": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PRIORITYCTRL1": {
							"description": "Priority Control 1 Register",
							"addressOffset": "0xc",
							"fields": {
								"CH1PRIORITY": {
									"description": "Ch1 Priority Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PRIORITYSTAT": {
							"description": "Priority Status Register",
							"addressOffset": "0x10",
							"fields": {
								"ACTIVESTS": {
									"description": "Active Channel Status Bits",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTIVESTS_SHADOW": {
									"description": "Active Channel Status Shadow Bits",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ECAP1": {
					"description": " ",
					"baseAddress": "0xD400",
					"size": "0x40",
					"resetMask": "none",
					"groupName": "ECAP",
					"registers": {
						"TSCTR": {
							"description": "Time-Stamp Counter",
							"addressOffset": "0x0",
							"fields": {
								"TSCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRPHS": {
							"description": "Counter Phase Offset Value Register",
							"addressOffset": "0x4",
							"fields": {
								"CTRPHS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP1": {
							"description": "Capture 1 Register",
							"addressOffset": "0x8",
							"fields": {
								"CAP1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP2": {
							"description": "Capture 2 Register",
							"addressOffset": "0xc",
							"fields": {
								"CAP2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP3": {
							"description": "Capture 3 Register",
							"addressOffset": "0x10",
							"fields": {
								"CAP3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP4": {
							"description": "Capture 4 Register",
							"addressOffset": "0x14",
							"fields": {
								"CAP4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL0": {
							"description": "Capture Control Register 0",
							"addressOffset": "0x20",
							"fields": {
								"INPUTSEL": {
									"description": "INPUT source select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL1": {
							"description": "Capture Control Register 1",
							"addressOffset": "0x24",
							"fields": {
								"CAP1POL": {
									"description": "Capture Event 1 Polarity select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST1": {
									"description": "Counter Reset on Capture Event 1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP2POL": {
									"description": "Capture Event 2 Polarity select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST2": {
									"description": "Counter Reset on Capture Event 2",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP3POL": {
									"description": "Capture Event 3 Polarity select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST3": {
									"description": "Counter Reset on Capture Event 3",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP4POL": {
									"description": "Capture Event 4 Polarity select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST4": {
									"description": "Counter Reset on Capture Event 4",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPLDEN": {
									"description": "Enable Loading CAP1-4 regs on a Cap Event",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRESCALE": {
									"description": "Event Filter prescale select",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation mode",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL2": {
							"description": "Capture Control Register 2",
							"addressOffset": "0x28",
							"fields": {
								"CONT_ONESHT": {
									"description": "Continuous or one-shot",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP_WRAP": {
									"description": "Stop value for one-shot, Wrap for continuous",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REARM": {
									"description": "One-shot re-arm",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TSCTRSTOP": {
									"description": "TSCNT counter stop",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI_EN": {
									"description": "Counter sync-in select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCO_SEL": {
									"description": "Sync-out mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWSYNC": {
									"description": "SW forced counter sync",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP_APWM": {
									"description": "CAP/APWM operating mode select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"APWMPOL": {
									"description": "APWM output polarity select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRFILTRESET": {
									"description": "Reset event filter, modulus counter, and interrupt flags.",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAEVTSEL": {
									"description": "DMA event select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODCNTRSTS": {
									"description": "modulo counter status",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECEINT": {
							"description": "Capture Interrupt Enable Register",
							"addressOffset": "0x2c",
							"fields": {
								"CEVT1": {
									"description": "Capture Event 1 Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_EQ_PRD": {
									"description": "Period Equal Interrupt Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_EQ_CMP": {
									"description": "Compare Equal Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECFLG": {
							"description": "Capture Interrupt Flag Register",
							"addressOffset": "0x30",
							"fields": {
								"INT": {
									"description": "Global Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT1": {
									"description": "Capture Event 1 Interrupt Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Interrupt Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Interrupt Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Interrupt Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Interrupt Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Interrupt Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCLR": {
							"description": "Capture Interrupt Clear Register",
							"addressOffset": "0x34",
							"fields": {
								"INT": {
									"description": "ECAP Global Interrupt Status Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT1": {
									"description": "Capture Event 1 Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Status Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Status Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Status Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Status Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Status Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Status Clear",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECFRC": {
							"description": "Capture Interrupt Force Register",
							"addressOffset": "0x38",
							"fields": {
								"CEVT1": {
									"description": "Capture Event 1 Force Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Force Interrupt",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Force Interrupt",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Force Interrupt",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Force Interrupt",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Force Interrupt",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Force Interrupt",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAPSYNCINSEL": {
							"description": "SYNC source select register",
							"addressOffset": "0x3c",
							"fields": {
								"SEL": {
									"description": "SYNCIN source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ECAP2": {
					"description": " ",
					"baseAddress": "0xD480",
					"size": "0x40",
					"resetMask": "none",
					"groupName": "ECAP",
					"registers": {
						"TSCTR": {
							"description": "Time-Stamp Counter",
							"addressOffset": "0x0",
							"fields": {
								"TSCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRPHS": {
							"description": "Counter Phase Offset Value Register",
							"addressOffset": "0x4",
							"fields": {
								"CTRPHS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP1": {
							"description": "Capture 1 Register",
							"addressOffset": "0x8",
							"fields": {
								"CAP1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP2": {
							"description": "Capture 2 Register",
							"addressOffset": "0xc",
							"fields": {
								"CAP2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP3": {
							"description": "Capture 3 Register",
							"addressOffset": "0x10",
							"fields": {
								"CAP3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP4": {
							"description": "Capture 4 Register",
							"addressOffset": "0x14",
							"fields": {
								"CAP4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL0": {
							"description": "Capture Control Register 0",
							"addressOffset": "0x20",
							"fields": {
								"INPUTSEL": {
									"description": "INPUT source select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL1": {
							"description": "Capture Control Register 1",
							"addressOffset": "0x24",
							"fields": {
								"CAP1POL": {
									"description": "Capture Event 1 Polarity select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST1": {
									"description": "Counter Reset on Capture Event 1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP2POL": {
									"description": "Capture Event 2 Polarity select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST2": {
									"description": "Counter Reset on Capture Event 2",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP3POL": {
									"description": "Capture Event 3 Polarity select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST3": {
									"description": "Counter Reset on Capture Event 3",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP4POL": {
									"description": "Capture Event 4 Polarity select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST4": {
									"description": "Counter Reset on Capture Event 4",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPLDEN": {
									"description": "Enable Loading CAP1-4 regs on a Cap Event",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRESCALE": {
									"description": "Event Filter prescale select",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation mode",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL2": {
							"description": "Capture Control Register 2",
							"addressOffset": "0x28",
							"fields": {
								"CONT_ONESHT": {
									"description": "Continuous or one-shot",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP_WRAP": {
									"description": "Stop value for one-shot, Wrap for continuous",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REARM": {
									"description": "One-shot re-arm",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TSCTRSTOP": {
									"description": "TSCNT counter stop",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI_EN": {
									"description": "Counter sync-in select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCO_SEL": {
									"description": "Sync-out mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWSYNC": {
									"description": "SW forced counter sync",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP_APWM": {
									"description": "CAP/APWM operating mode select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"APWMPOL": {
									"description": "APWM output polarity select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRFILTRESET": {
									"description": "Reset event filter, modulus counter, and interrupt flags.",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAEVTSEL": {
									"description": "DMA event select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODCNTRSTS": {
									"description": "modulo counter status",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECEINT": {
							"description": "Capture Interrupt Enable Register",
							"addressOffset": "0x2c",
							"fields": {
								"CEVT1": {
									"description": "Capture Event 1 Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_EQ_PRD": {
									"description": "Period Equal Interrupt Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_EQ_CMP": {
									"description": "Compare Equal Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECFLG": {
							"description": "Capture Interrupt Flag Register",
							"addressOffset": "0x30",
							"fields": {
								"INT": {
									"description": "Global Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT1": {
									"description": "Capture Event 1 Interrupt Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Interrupt Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Interrupt Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Interrupt Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Interrupt Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Interrupt Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCLR": {
							"description": "Capture Interrupt Clear Register",
							"addressOffset": "0x34",
							"fields": {
								"INT": {
									"description": "ECAP Global Interrupt Status Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT1": {
									"description": "Capture Event 1 Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Status Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Status Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Status Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Status Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Status Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Status Clear",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECFRC": {
							"description": "Capture Interrupt Force Register",
							"addressOffset": "0x38",
							"fields": {
								"CEVT1": {
									"description": "Capture Event 1 Force Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Force Interrupt",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Force Interrupt",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Force Interrupt",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Force Interrupt",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Force Interrupt",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Force Interrupt",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAPSYNCINSEL": {
							"description": "SYNC source select register",
							"addressOffset": "0x3c",
							"fields": {
								"SEL": {
									"description": "SYNCIN source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ECAP3": {
					"description": " ",
					"baseAddress": "0xD500",
					"size": "0x40",
					"resetMask": "none",
					"groupName": "ECAP",
					"registers": {
						"TSCTR": {
							"description": "Time-Stamp Counter",
							"addressOffset": "0x0",
							"fields": {
								"TSCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTRPHS": {
							"description": "Counter Phase Offset Value Register",
							"addressOffset": "0x4",
							"fields": {
								"CTRPHS": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP1": {
							"description": "Capture 1 Register",
							"addressOffset": "0x8",
							"fields": {
								"CAP1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP2": {
							"description": "Capture 2 Register",
							"addressOffset": "0xc",
							"fields": {
								"CAP2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP3": {
							"description": "Capture 3 Register",
							"addressOffset": "0x10",
							"fields": {
								"CAP3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CAP4": {
							"description": "Capture 4 Register",
							"addressOffset": "0x14",
							"fields": {
								"CAP4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL0": {
							"description": "Capture Control Register 0",
							"addressOffset": "0x20",
							"fields": {
								"INPUTSEL": {
									"description": "INPUT source select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL1": {
							"description": "Capture Control Register 1",
							"addressOffset": "0x24",
							"fields": {
								"CAP1POL": {
									"description": "Capture Event 1 Polarity select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST1": {
									"description": "Counter Reset on Capture Event 1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP2POL": {
									"description": "Capture Event 2 Polarity select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST2": {
									"description": "Counter Reset on Capture Event 2",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP3POL": {
									"description": "Capture Event 3 Polarity select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST3": {
									"description": "Counter Reset on Capture Event 3",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP4POL": {
									"description": "Capture Event 4 Polarity select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRRST4": {
									"description": "Counter Reset on Capture Event 4",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPLDEN": {
									"description": "Enable Loading CAP1-4 regs on a Cap Event",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRESCALE": {
									"description": "Event Filter prescale select",
									"bitOffset": "9",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation mode",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCTL2": {
							"description": "Capture Control Register 2",
							"addressOffset": "0x28",
							"fields": {
								"CONT_ONESHT": {
									"description": "Continuous or one-shot",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP_WRAP": {
									"description": "Stop value for one-shot, Wrap for continuous",
									"bitOffset": "1",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REARM": {
									"description": "One-shot re-arm",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TSCTRSTOP": {
									"description": "TSCNT counter stop",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI_EN": {
									"description": "Counter sync-in select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCO_SEL": {
									"description": "Sync-out mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWSYNC": {
									"description": "SW forced counter sync",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAP_APWM": {
									"description": "CAP/APWM operating mode select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"APWMPOL": {
									"description": "APWM output polarity select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRFILTRESET": {
									"description": "Reset event filter, modulus counter, and interrupt flags.",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAEVTSEL": {
									"description": "DMA event select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODCNTRSTS": {
									"description": "modulo counter status",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECEINT": {
							"description": "Capture Interrupt Enable Register",
							"addressOffset": "0x2c",
							"fields": {
								"CEVT1": {
									"description": "Capture Event 1 Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_EQ_PRD": {
									"description": "Period Equal Interrupt Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_EQ_CMP": {
									"description": "Compare Equal Interrupt Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECFLG": {
							"description": "Capture Interrupt Flag Register",
							"addressOffset": "0x30",
							"fields": {
								"INT": {
									"description": "Global Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT1": {
									"description": "Capture Event 1 Interrupt Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Interrupt Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Interrupt Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Interrupt Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Interrupt Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Interrupt Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECCLR": {
							"description": "Capture Interrupt Clear Register",
							"addressOffset": "0x34",
							"fields": {
								"INT": {
									"description": "ECAP Global Interrupt Status Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT1": {
									"description": "Capture Event 1 Status Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Status Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Status Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Status Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Status Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Status Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Status Clear",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECFRC": {
							"description": "Capture Interrupt Force Register",
							"addressOffset": "0x38",
							"fields": {
								"CEVT1": {
									"description": "Capture Event 1 Force Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT2": {
									"description": "Capture Event 2 Force Interrupt",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT3": {
									"description": "Capture Event 3 Force Interrupt",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEVT4": {
									"description": "Capture Event 4 Force Interrupt",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTROVF": {
									"description": "Counter Overflow Force Interrupt",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_PRD": {
									"description": "Period Equal Force Interrupt",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTR_CMP": {
									"description": "Compare Equal Force Interrupt",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAPSYNCINSEL": {
							"description": "SYNC source select register",
							"addressOffset": "0x3c",
							"fields": {
								"SEL": {
									"description": "SYNCIN source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"HRCAP3": {
					"description": " ",
					"baseAddress": "0xD780",
					"size": "0x6C",
					"resetMask": "none",
					"groupName": "HRCAP",
					"registers": {
						"HCCTL": {
							"description": "none",
							"addressOffset": "0x0",
							"fields": {
								"SOFTRESET": {
									"description": "Writing 1 to this bit will clear HCCOUNTER",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RISEINTE": {
									"description": "High Resolution Clock Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FALLINTE": {
									"description": "Calibration Period Match",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVFINTE": {
									"description": "Calibration start",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HCCAPCLKSEL": {
									"description": "Calibration status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCIFR": {
							"description": "none",
							"addressOffset": "0x4",
							"fields": {
								"INT": {
									"description": "Global interrupt flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RISE": {
									"description": "Rising edge capture interrupt flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FALL": {
									"description": "Falling edge capture interrupt flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNTEROVF": {
									"description": "Counter overflow interrupt flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RISEOVF": {
									"description": "Rising edge interrupt overflow event flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCICLR": {
							"description": "none",
							"addressOffset": "0x8",
							"fields": {
								"INT": {
									"description": "Global clear flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RISE": {
									"description": "Rising edge capture clear flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FALL": {
									"description": "Falling edge capture clear flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNTEROVF": {
									"description": "Counter overflow interrupt clear bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RISEOVF": {
									"description": "Rising edge interrupt overflow clear bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCIFRC": {
							"description": "none",
							"addressOffset": "0xc",
							"fields": {
								"RISE": {
									"description": "Rising edge interrupt forcing bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FALL": {
									"description": "Falling edge interrupt forcing bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COUNTEROVF": {
									"description": "Counter overflow interrupt forcing bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCOUNTER": {
							"description": "none",
							"addressOffset": "0x10",
							"fields": {
								"CALIBINT": {
									"description": "Clear Global calibration Interrupt Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CALIBDONE": {
									"description": "Clear Calibration Done Interrupt Flag Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CALPRDCHKSTS": {
									"description": "Clear Calibration period check status Flag Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCAL": {
							"description": "none",
							"addressOffset": "0x14",
							"fields": {
								"DLL_START_POINTS": {
									"description": "Dll initial value",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHASE_DETECT_SEL": {
									"description": "And DLL START Point is used together to calculate",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRCAPMODE": {
									"description": "When HRPWMSEL is equal to 1, HRCAP belongs to",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRPWMSEL": {
									"description": "Reserved",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCALMEP": {
							"description": "none",
							"addressOffset": "0x18",
							"fields": {
								"HCCALMEP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCMEPSTATUS": {
							"description": "none",
							"addressOffset": "0x1c",
							"fields": {
								"LOCK": {
									"description": "Lock status bit",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MEP_SCALE_FACTOR": {
									"description": "MEP Scale Factor bit",
									"bitOffset": "2",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCAPCNTRISE0": {
							"description": "none",
							"addressOffset": "0x40",
							"fields": {
								"HCCAPCNTRISE0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCAPCNTFALL0": {
							"description": "none",
							"addressOffset": "0x48",
							"fields": {
								"HCCAPCNTFALL0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCAPCNTRISE1": {
							"description": "none",
							"addressOffset": "0x60",
							"fields": {
								"HCCAPCNTRISE1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HCCAPCNTFALL1": {
							"description": "none",
							"addressOffset": "0x68",
							"fields": {
								"HCCAPCNTFALL1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM1": {
					"description": " ",
					"baseAddress": "0xA000",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM2": {
					"description": " ",
					"baseAddress": "0xA400",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM3": {
					"description": " ",
					"baseAddress": "0xA800",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM4": {
					"description": " ",
					"baseAddress": "0xAC00",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM5": {
					"description": " ",
					"baseAddress": "0xB000",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM6": {
					"description": " ",
					"baseAddress": "0xB400",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM7": {
					"description": " ",
					"baseAddress": "0xB800",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWM8": {
					"description": " ",
					"baseAddress": "0xBC00",
					"size": "0x3FC",
					"resetMask": "none",
					"groupName": "EPWM",
					"registers": {
						"TBCTL": {
							"description": "Time Base Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CTRMODE": {
									"description": "Counter Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSEN": {
									"description": "Phase Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLD": {
									"description": "Active Period Load",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWFSYNC": {
									"description": "Software Force Sync Pulse",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HSPCLKDIV": {
									"description": "High Speed TBCLK Pre-scaler",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "Time Base Clock Pre-scaler",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHSDIR": {
									"description": "Phase Direction Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation Mode Bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL2": {
							"description": "Time Base Control Register 2",
							"addressOffset": "0x4",
							"fields": {
								"OSHTSYNCMODE": {
									"description": "One shot sync mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTSYNC": {
									"description": "One shot sync",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRDLDSYNC": {
									"description": "PRD Shadow to Active Load on SYNC Event",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCINSEL": {
							"description": "EPWMxSYNCIN Source Select Register",
							"addressOffset": "0xC",
							"fields": {
								"SEL": {
									"description": "EPWMxSYNCI source select",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTR": {
							"description": "Time Base Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"TBCTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBSTS": {
							"description": "Time Base Status Register",
							"addressOffset": "0x14",
							"fields": {
								"CTRDIR": {
									"description": "Counter Direction Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYNCI": {
									"description": "External Input Sync Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTRMAX": {
									"description": "Counter Max Latched Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMSYNCOUTEN": {
							"description": "EPWMxSYNCOUT Source Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"SWEN": {
									"description": "EPWMxSYNCO Software Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ZEROEN": {
									"description": "EPWMxSYNCO Zero Count Event Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBEN": {
									"description": "EPWMxSYNCO Compare B Event Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCEN": {
									"description": "EPWMxSYNCO Compare C Event Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDEN": {
									"description": "EPWMxSYNCO Compare D Event Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare A Event 1 Sync Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1EN": {
									"description": "EPWMxSYNCO Digital Compare B Event 1 Sync Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBCTL3": {
							"description": "Time Base Control Register 3",
							"addressOffset": "0x1C",
							"fields": {
								"OSSFRCEN": {
									"description": "One Shot Sync Force Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL": {
							"description": "Counter Compare Control Register",
							"addressOffset": "0x20",
							"fields": {
								"LOADAMODE": {
									"description": "Active Compare A Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBMODE": {
									"description": "Active Compare B Load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAMODE": {
									"description": "Compare A Register Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBMODE": {
									"description": "Compare B Register Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAFULL": {
									"description": "Compare A Shadow Register Full Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWBFULL": {
									"description": "Compare B Shadow Register Full Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADASYNC": {
									"description": "Active Compare A Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADBSYNC": {
									"description": "Active Compare B Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPCTL2": {
							"description": "Counter Compare Control Register 2",
							"addressOffset": "0x24",
							"fields": {
								"LOADCMODE": {
									"description": "Active Compare C Load",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDMODE": {
									"description": "Active Compare D load",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWCMODE": {
									"description": "Compare C Block Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDMODE": {
									"description": "Compare D Block Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADCSYNC": {
									"description": "Active Compare C Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADDSYNC": {
									"description": "Active Compare D Load on SYNC",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL": {
							"description": "Dead-Band Generator Control Register",
							"addressOffset": "0x30",
							"fields": {
								"OUT_MODE": {
									"description": "Dead Band Output Mode Control",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLSEL": {
									"description": "Polarity Select Control",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IN_MODE": {
									"description": "Dead Band Input Select Mode Control",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADREDMODE": {
									"description": "Active DBRED Load Mode",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOADFEDMODE": {
									"description": "Active DBFED Load Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBREDMODE": {
									"description": "DBRED Block Operating Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBFEDMODE": {
									"description": "DBFED Block Operating Mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTSWAP": {
									"description": "Dead Band Output Swap Control",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DEDB_MODE": {
									"description": "Dead Band Dual-Edge B Mode Control",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HALFCYCLE": {
									"description": "Half Cycle Clocking Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBCTL2": {
							"description": "Dead-Band Generator Control Register 2",
							"addressOffset": "0x34",
							"fields": {
								"LOADDBCTLMODE": {
									"description": "DBCTL Load from Shadow Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWDBCTLMODE": {
									"description": "DBCTL Load mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTL": {
							"description": "Action Qualifier Control Register",
							"addressOffset": "0x40",
							"fields": {
								"LDAQAMODE": {
									"description": "Action Qualifier A Load Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBMODE": {
									"description": "Action Qualifier B Load Select",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQAMODE": {
									"description": "Action Qualifer A Operating Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWAQBMODE": {
									"description": "Action Qualifier B Operating Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQASYNC": {
									"description": "AQCTLA Register Load on SYNC",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LDAQBSYNC": {
									"description": "AQCTLB Register Load on SYNC",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQTSRCSEL": {
							"description": "Action Qualifier Trigger Event Source Select Register",
							"addressOffset": "0x44",
							"fields": {
								"T1SEL": {
									"description": "T1 Event Source Select Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2SEL": {
									"description": "T2 Event Source Select Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCCTL": {
							"description": "PWM Chopper Control Register",
							"addressOffset": "0x50",
							"fields": {
								"CHPEN": {
									"description": "PWM chopping enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTWTH": {
									"description": "One-shot pulse width",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPFREQ": {
									"description": "Chopping clock frequency",
									"bitOffset": "5",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CHPDUTY": {
									"description": "Chopping clock Duty cycle",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCAPCTL": {
							"description": "Valley Capture Control Register",
							"addressOffset": "0x60",
							"fields": {
								"VCAPE": {
									"description": "Valley Capture mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCAPSTART": {
									"description": "Valley Capture Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIGSEL": {
									"description": "Capture Trigger Select",
									"bitOffset": "2",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VDELAYDIV": {
									"description": "Valley Delay Mode Divide Enable",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTDLYSEL": {
									"description": "Valley Switching Mode Delay Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTCFG": {
							"description": "Valley Counter Config Register",
							"addressOffset": "0x64",
							"fields": {
								"STARTEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STARTEDGESTS": {
									"description": "Start Edge Status Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGE": {
									"description": "Counter Start Edge Selection",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEDGESTS": {
									"description": "Stop Edge Status Bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG": {
							"description": "HRPWM Configuration Register",
							"addressOffset": "0x80",
							"fields": {
								"EDGMODE": {
									"description": "ePWMxA Edge Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODE": {
									"description": "ePWMxA Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOAD": {
									"description": "ePWMxA Shadow Mode Select Bits",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SELOUTB": {
									"description": "EPWMB Output Selection Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AUTOCONV": {
									"description": "Autoconversion Bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAPAB": {
									"description": "Swap EPWMA and EPWMB Outputs Bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGMODEB": {
									"description": "ePWMxB Edge Mode Select Bits",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEB": {
									"description": "ePWMxB Control Mode Select Bits",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRLOADB": {
									"description": "ePWMxB Shadow Mode Select Bits",
									"bitOffset": "11",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWR": {
							"description": "HRPWM Power Register",
							"addressOffset": "0x84",
							"fields": {
								"CALPWRON": {
									"description": "Calibration Power On",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRMSTEP": {
							"description": "HRPWM MEP Step Register",
							"addressOffset": "0x98",
							"fields": {
								"HRMSTEP": {
									"description": "High Resolution Micro Step Value",
									"bitOffset": "0",
									"bitWidth": "9",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCNFG2": {
							"description": "HRPWM Configuration 2 Register",
							"addressOffset": "0x9C",
							"fields": {
								"EDGMODEDB": {
									"description": "Dead-Band Edge-Mode Select Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBRED": {
									"description": "DBRED Control Mode Select Bits",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTLMODEDBFED": {
									"description": "DBFED Control Mode Select Bits",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPCTL": {
							"description": "High Resolution Period Control Register",
							"addressOffset": "0xB4",
							"fields": {
								"HRPE": {
									"description": "High Resolution Period Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSEL": {
									"description": "EPWMSYNCPER Source Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHSHRLOADE": {
									"description": "TBPHSHR Load Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWMSYNCSELX": {
									"description": "EPWMSYNCPER Extended Source Select Bit:",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRREM": {
							"description": "HRPWM High Resolution Remainder Register",
							"addressOffset": "0xB8",
							"fields": {
								"TRREM": {
									"description": "HRPWM Remainder Bits",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL": {
							"description": "Global PWM Load Control Register",
							"addressOffset": "0xD0",
							"fields": {
								"GLD": {
									"description": "Global Shadow to Active load event control",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDMODE": {
									"description": "Shadow to Active Global Load Pulse Selection",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHTMODE": {
									"description": "One Shot Load mode control bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDPRD": {
									"description": "Global Load Strobe Period Select Register",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCNT": {
									"description": "Global Load Strobe Counter Register",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCFG": {
							"description": "Global PWM Load Config Register",
							"addressOffset": "0xD4",
							"fields": {
								"TBPRD_TBPRDHR": {
									"description": "Global load event configuration for TBPRD:TBPRDHR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA_CMPAHR": {
									"description": "Global load event configuration for CMPA:CMPAHR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB_CMPBHR": {
									"description": "Global load event configuration for CMPB:CMPBHR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPC": {
									"description": "Global load event configuration for CMPC",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPD": {
									"description": "Global load event configuration for CMPD",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBRED_DBREDHR": {
									"description": "Global load event configuration for DBRED:DBREDHR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBFED_DBFEDHR": {
									"description": "Global load event configuration for DBFED:DBFEDHR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DBCTL": {
									"description": "Global load event configuration for DBCTL",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLA_AQCTLA2": {
									"description": "Global load event configuration for AQCTLA/A2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCTLB_AQCTLB2": {
									"description": "Global load event configuration for AQCTLB/B2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AQCSFRC": {
									"description": "Global load event configuration for AQCSFRC",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMXLINK": {
							"description": "EPWMx Link Register",
							"addressOffset": "0xE0",
							"fields": {
								"TBPRDLINK": {
									"description": "TBPRD:TBPRDHR Link",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPALINK": {
									"description": "CMPA:CMPAHR Link",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPBLINK": {
									"description": "CMPB:CMPBHR Link",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPCLINK": {
									"description": "CMPC Link",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPDLINK": {
									"description": "CMPD Link",
									"bitOffset": "16",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLDCTL2LINK": {
									"description": "GLDCTL2 Link",
									"bitOffset": "28",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA": {
							"description": "Action Qualifier Control Register For Output A",
							"addressOffset": "0x100",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLA2": {
							"description": "Additional Action Qualifier Control Register For Output A",
							"addressOffset": "0x104",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB": {
							"description": "Action Qualifier Control Register For Output B",
							"addressOffset": "0x108",
							"fields": {
								"ZRO": {
									"description": "Action Counter = Zero",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRD": {
									"description": "Action Counter = Period",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAU": {
									"description": "Action Counter = Compare A Up",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAD": {
									"description": "Action Counter = Compare A Down",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBU": {
									"description": "Action Counter = Compare B Up",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBD": {
									"description": "Action Counter = Compare B Down",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCTLB2": {
							"description": "Additional Action Qualifier Control Register For Output B",
							"addressOffset": "0x10C",
							"fields": {
								"T1U": {
									"description": "Action when event occurs on T1 in UP-Count",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T1D": {
									"description": "Action when event occurs on T1 in DOWN-Count",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2U": {
									"description": "Action when event occurs on T2 in UP-Count",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"T2D": {
									"description": "Action when event occurs on T2 in DOWN-Count",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQSFRC": {
							"description": "Action Qualifier Software Force Register",
							"addressOffset": "0x11C",
							"fields": {
								"ACTSFA": {
									"description": "Action when One-time SW Force A Invoked",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFA": {
									"description": "One-time SW Force A Output",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACTSFB": {
									"description": "Action when One-time SW Force B Invoked",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OTSFB": {
									"description": "One-time SW Force A Output",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RLDCSF": {
									"description": "Reload from Shadow Options",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"AQCSFRC": {
							"description": "Action Qualifier Continuous S/W Force Register",
							"addressOffset": "0x124",
							"fields": {
								"CSFA": {
									"description": "Continuous Software Force on output A",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CSFB": {
									"description": "Continuous Software Force on output B",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBREDHR": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x140",
							"fields": {
								"DBREDHR": {
									"description": "DBREDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBRED": {
							"description": "Dead-Band Generator Rising Edge Delay High Resolution Mirror Register",
							"addressOffset": "0x144",
							"fields": {
								"DBRED": {
									"description": "Rising edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFEDHR": {
							"description": "Dead-Band Generator Falling Edge Delay High Resolution Register",
							"addressOffset": "0x148",
							"fields": {
								"DBFEDHR": {
									"description": "DBFEDHR High Resolution Bits",
									"bitOffset": "9",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DBFED": {
							"description": "Dead-Band Generator Falling Edge Delay Count Register",
							"addressOffset": "0x14C",
							"fields": {
								"DBFED": {
									"description": "Falling edge delay value",
									"bitOffset": "0",
									"bitWidth": "14",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPHS": {
							"description": "Time Base Phase High",
							"addressOffset": "0x180",
							"fields": {
								"TBPHSHR": {
									"description": "Extension Register for HRPWM Phase (8-bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBPHS": {
									"description": "Phase Offset Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRDHR": {
							"description": "Time Base Period High Resolution Register",
							"addressOffset": "0x188",
							"fields": {
								"TBPRDHR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TBPRD": {
							"description": "Time Base Period Register",
							"addressOffset": "0x18C",
							"fields": {
								"TBPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPA": {
							"description": "Counter Compare A Register",
							"addressOffset": "0x1A8",
							"fields": {
								"CMPAHR": {
									"description": "Compare A HRPWM Extension Register",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPA": {
									"description": "Compare A Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPB": {
							"description": "Compare B Register",
							"addressOffset": "0x1B0",
							"fields": {
								"CMPBHR": {
									"description": "Compare B High Resolution Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPB": {
									"description": "Compare B Register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPC": {
							"description": "Counter Compare C Register",
							"addressOffset": "0x1BC",
							"fields": {
								"CMPC": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPD": {
							"description": "Counter Compare D Register",
							"addressOffset": "0x1C4",
							"fields": {
								"CMPD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLDCTL2": {
							"description": "Global PWM Load Control Register 2",
							"addressOffset": "0x1D0",
							"fields": {
								"OSHTLD": {
									"description": "Enable reload event in one shot mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GFRCLD": {
									"description": "Force reload event in one shot mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SWVDELVAL": {
							"description": "Software Valley Mode Delay Register",
							"addressOffset": "0x1DC",
							"fields": {
								"SWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZSEL": {
							"description": "Trip Zone Select Register",
							"addressOffset": "0x200",
							"fields": {
								"CBC1": {
									"description": "TZ1 CBC select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "TZ2 CBC select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "TZ3 CBC select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "TZ4 CBC select",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "TZ5 CBC select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "TZ6 CBC select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 CBC select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 CBC select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT1": {
									"description": "One-shot TZ1 select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT2": {
									"description": "One-shot TZ2 select",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT3": {
									"description": "One-shot TZ3 select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT4": {
									"description": "One-shot TZ4 select",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT5": {
									"description": "One-shot TZ5 select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSHT6": {
									"description": "One-shot TZ6 select",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "One-shot DCAEVT1 select",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "One-shot DCBEVT1 select",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZDCSEL": {
							"description": "Trip Zone Digital Comparator Select Register",
							"addressOffset": "0x208",
							"fields": {
								"DCAEVT1": {
									"description": "Digital Compare Output A Event 1",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare Output A Event 2",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare Output B Event 1",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare Output B Event 2",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL": {
							"description": "Trip Zone Control Register",
							"addressOffset": "0x210",
							"fields": {
								"TZA": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxA",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZB": {
									"description": "TZ1 to TZ6 Trip Action On EPWMxB",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "EPWMxA action on DCAEVT1",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "EPWMxA action on DCAEVT2",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "EPWMxB action on DCBEVT1",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "EPWMxB action on DCBEVT2",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTL2": {
							"description": "Additional Trip Zone Control Register",
							"addressOffset": "0x214",
							"fields": {
								"TZAU": {
									"description": "Trip Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZAD": {
									"description": "Trip Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBU": {
									"description": "Trip Action On EPWMxB while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZBD": {
									"description": "Trip Action On EPWMxB while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ETZE": {
									"description": "TZCTL2 Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCA": {
							"description": "Trip Zone Control Register Digital Compare A",
							"addressOffset": "0x218",
							"fields": {
								"DCAEVT1U": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1D": {
									"description": "DCAEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2U": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2D": {
									"description": "DCAEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCTLDCB": {
							"description": "Trip Zone Control Register Digital Compare B",
							"addressOffset": "0x21C",
							"fields": {
								"DCBEVT1U": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is UP",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1D": {
									"description": "DCBEVT1 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2U": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is UP",
									"bitOffset": "6",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2D": {
									"description": "DCBEVT2 Action On EPWMxA while Count direction is DOWN",
									"bitOffset": "9",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZEINT": {
							"description": "Trip Zone Enable Interrupt Register",
							"addressOffset": "0x234",
							"fields": {
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Int Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Int Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Int Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Int Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Int Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Int Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFLG": {
							"description": "Trip Zone Flag Register",
							"addressOffset": "0x24C",
							"fields": {
								"INT": {
									"description": "Global Int Status Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Trip Zones Cycle By Cycle Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Trip Zones One Shot Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Digital Compare A Event 1 Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Digital Compare A Event 2 Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Digital Compare B Event 1 Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Digital Compare B Event 2 Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCFLG": {
							"description": "Trip Zone CBC Flag Register",
							"addressOffset": "0x250",
							"fields": {
								"CBC1": {
									"description": "Latched Status Flag for CBC1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Latched Status Flag for CBC2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Latched Status Flag for CBC3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Latched Status Flag for CBC4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Latched Status Flag for CBC5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Latched Status Flag for CBC6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Latched Status Flag for Digital Compare Output A Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Latched Status Flag for Digital Compare Output B Event 2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTFLG": {
							"description": "Trip Zone OST Flag Register",
							"addressOffset": "0x254",
							"fields": {
								"OST1": {
									"description": "Latched Status Flag for OST1 Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Latched Status Flag for OST2 Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Latched Status Flag for OST3 Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Latched Status Flag for OST4 Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Latched Status Flag for OST5 Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Latched Status Flag for OST6 Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Latched Status Flag for Digital Compare Output A Event 1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Latched Status Flag for Digital Compare Output B Event 1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCLR": {
							"description": "Trip Zone Clear Register",
							"addressOffset": "0x25C",
							"fields": {
								"INT": {
									"description": "Global Interrupt Clear Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC": {
									"description": "Cycle-By-Cycle Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "One-Shot Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "DCAVET1 Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "DCAEVT2 Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "DCBEVT1 Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "DCBEVT2 Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBCPULSE": {
									"description": "Clear Pulse for CBC Trip Latch",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZCBCCLR": {
							"description": "Trip Zone CBC Clear Register",
							"addressOffset": "0x260",
							"fields": {
								"CBC1": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC2": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC3": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC4": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC5": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CBC6": {
									"description": "Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Clear Flag forDCAEVT2 selected for CBC",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Clear Flag for DCBEVT2 selected for CBC",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZOSTCLR": {
							"description": "Trip Zone OST Clear Register",
							"addressOffset": "0x264",
							"fields": {
								"OST1": {
									"description": "Clear Flag for Oneshot (OST1) Trip Latch",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST2": {
									"description": "Clear Flag for Oneshot (OST2) Trip Latch",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST3": {
									"description": "Clear Flag for Oneshot (OST3) Trip Latch",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST4": {
									"description": "Clear Flag for Oneshot (OST4) Trip Latch",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST5": {
									"description": "Clear Flag for Oneshot (OST5) Trip Latch",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST6": {
									"description": "Clear Flag for Oneshot (OST6) Trip Latch",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Clear Flag for DCAEVT1 selected for OST",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Clear Flag for DCBEVT1 selected for OST",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TZFRC": {
							"description": "Trip Zone Force Register",
							"addressOffset": "0x26C",
							"fields": {
								"CBC": {
									"description": "Force Trip Zones Cycle By Cycle Event",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OST": {
									"description": "Force Trip Zones One Shot Event",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT1": {
									"description": "Force Digital Compare A Event 1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCAEVT2": {
									"description": "Force Digital Compare A Event 2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT1": {
									"description": "Force Digital Compare B Event 1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBEVT2": {
									"description": "Force Digital Compare B Event 2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSEL": {
							"description": "Event Trigger Selection Register",
							"addressOffset": "0x290",
							"fields": {
								"INTSEL": {
									"description": "EPWMxINTn Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTEN": {
									"description": "EPWMxINTn Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASELCMP": {
									"description": "EPWMxSOCA Compare Select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSELCMP": {
									"description": "EPWMxSOCB Compare Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTSELCMP": {
									"description": "EPWMxINT Compare Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCASEL": {
									"description": "Start of Conversion A Select",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAEN": {
									"description": "Start of Conversion A Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBSEL": {
									"description": "Start of Conversion B Select",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBEN": {
									"description": "Start of Conversion B Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETPS": {
							"description": "Event Trigger Pre-Scale Register",
							"addressOffset": "0x298",
							"fields": {
								"INTPRD": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTPSSEL": {
									"description": "EPWMxINTn Pre-Scale Selection Bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCPSSEL": {
									"description": "EPWMxSOC A/B Pre-Scale Selection Bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAPRD": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT": {
									"description": "EPWMxSOCB Counter",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFLG": {
							"description": "Event Trigger Flag Register",
							"addressOffset": "0x2A0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCLR": {
							"description": "Event Trigger Clear Register",
							"addressOffset": "0x2A8",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETFRC": {
							"description": "Event Trigger Force Register",
							"addressOffset": "0x2B0",
							"fields": {
								"INT": {
									"description": "EPWMxINTn Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCA": {
									"description": "EPWMxSOCA Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCB": {
									"description": "EPWMxSOCB Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETINTPS": {
							"description": "Event-Trigger Interrupt Pre-Scale Register",
							"addressOffset": "0x2B8",
							"fields": {
								"INTPRD2": {
									"description": "EPWMxINTn Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTCNT2": {
									"description": "EPWMxINTn Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETSOCPS": {
							"description": "Event-Trigger SOC Pre-Scale Register",
							"addressOffset": "0x2C0",
							"fields": {
								"SOCAPRD2": {
									"description": "EPWMxSOCA Period Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCACNT2": {
									"description": "EPWMxSOCA Counter Register",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBPRD2": {
									"description": "EPWMxSOCB Period Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBCNT2": {
									"description": "EPWMxSOCB Counter Register",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINITCTL": {
							"description": "Event-Trigger Counter Initialization Control Register",
							"addressOffset": "0x2C8",
							"fields": {
								"INTINITFRC": {
									"description": "EPWMxINT Counter Initialization Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITFRC": {
									"description": "EPWMxSOCA Counter Initialization Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITFRC": {
									"description": "EPWMxSOCB Counter Initialization Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTINITEN": {
									"description": "EPWMxINT Counter Initialization Enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINITEN": {
									"description": "EPWMxSOCA Counter Initialization Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINITEN": {
									"description": "EPWMxSOCB Counter Initialization Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ETCNTINIT": {
							"description": "Event-Trigger Counter Initialization Register",
							"addressOffset": "0x2d0",
							"fields": {
								"INTINIT": {
									"description": "EPWMxINT Counter Initialization Bits",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCAINIT": {
									"description": "EPWMxSOCA Counter Initialization Bits",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOCBINIT": {
									"description": "EPWMxSOCB Counter Initialization Bits",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCTRIPSEL": {
							"description": "Digital Compare Trip Select Register",
							"addressOffset": "0x300",
							"fields": {
								"DCAHCOMPSEL": {
									"description": "Digital Compare A High COMP Input Select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCALCOMPSEL": {
									"description": "Digital Compare A Low COMP Input Select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBHCOMPSEL": {
									"description": "Digital Compare B High COMP Input Select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCBLCOMPSEL": {
									"description": "Digital Compare B Low COMP Input Select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCACTL": {
							"description": "Digital Compare A Control Register",
							"addressOffset": "0x30C",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCAEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCAEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCAEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCAEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCAEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCAEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCAEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCAEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCAEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCAEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCAEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCAEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBCTL": {
							"description": "Digital Compare B Control Register",
							"addressOffset": "0x310",
							"fields": {
								"EVT1SRCSEL": {
									"description": "DCBEVT1 Source Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1FRCSYNCSEL": {
									"description": "DCBEVT1 Force Sync Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SOCE": {
									"description": "DCBEVT1 SOC Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1SYNCE": {
									"description": "DCBEVT1 SYNC Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATSEL": {
									"description": "DCBEVT1 Latched signal select",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LATCLRSEL": {
									"description": "DCBEVT1 Latched clear source select",
									"bitOffset": "5",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT1LAT": {
									"description": "Indicates the status of DCBEVT1LAT signal.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2SRCSEL": {
									"description": "DCBEVT2 Source Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2FRCSYNCSEL": {
									"description": "DCBEVT2 Force Sync Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATSEL": {
									"description": "DCBEVT2 Latched signal select",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LATCLRSEL": {
									"description": "DCBEVT2 Latched clear source select",
									"bitOffset": "13",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVT2LAT": {
									"description": "Indicates the status of DCBEVT2LAT signal.",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFCTL": {
							"description": "Digital Compare Filter Control Register",
							"addressOffset": "0x31C",
							"fields": {
								"SRCSEL": {
									"description": "Filter Block Signal Source Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKE": {
									"description": "Blanking Enable/Disable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BLANKINV": {
									"description": "Blanking Window Inversion",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PULSESEL": {
									"description": "Pulse Select for Blanking & Capture Alignment",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEFILTSEL": {
									"description": "Edge Filter Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGEMODE": {
									"description": "Edge Mode",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGECOUNT": {
									"description": "Edge Count",
									"bitOffset": "10",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EDGESTATUS": {
									"description": "Edge Status",
									"bitOffset": "13",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAPCTL": {
							"description": "Digital Compare Capture Control Register",
							"addressOffset": "0x320",
							"fields": {
								"CAPE": {
									"description": "Counter Capture Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SHDWMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPSTS": {
									"description": "Latched Status Flag for Capture Event",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPCLR": {
									"description": "DC Capture Latched Status Clear Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CAPMODE": {
									"description": "Counter Capture Mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSET": {
							"description": "Digital Compare Filter Offset Register",
							"addressOffset": "0x324",
							"fields": {
								"DCFOFFSET": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFOFFSETCNT": {
							"description": "Digital Compare Filter Offset Counter Register",
							"addressOffset": "0x328",
							"fields": {
								"DCFOFFSETCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOW": {
							"description": "Digital Compare Filter Window Register",
							"addressOffset": "0x32C",
							"fields": {
								"DCFWINDOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCFWINDOWCNT": {
							"description": "Digital Compare Filter Window Counter Register",
							"addressOffset": "0x330",
							"fields": {
								"DCFWINDOWCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCCAP": {
							"description": "Digital Compare Counter Capture Register",
							"addressOffset": "0x33C",
							"fields": {
								"DCCAP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCAHTRIPSEL": {
							"description": "Digital Compare AH Trip Select",
							"addressOffset": "0x348",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCALTRIPSEL": {
							"description": "Digital Compare AL Trip Select",
							"addressOffset": "0x34C",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCAL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCAL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCAL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCAL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCAL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCAL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCAL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCAL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCAL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCAL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCAL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCAL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCAL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCAL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBHTRIPSEL": {
							"description": "Digital Compare BH Trip Select",
							"addressOffset": "0x350",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBH Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBH Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBH Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBH Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBH Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBH Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBH Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBH Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBH Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBH Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBH Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBH Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBH Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBH Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCBLTRIPSEL": {
							"description": "Digital Compare BL Trip Select",
							"addressOffset": "0x354",
							"fields": {
								"TRIPINPUT1": {
									"description": "Trip Input 1 Select to DCBL Mux",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT2": {
									"description": "Trip Input 2 Select to DCBL Mux",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT3": {
									"description": "Trip Input 3 Select to DCBL Mux",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT4": {
									"description": "Trip Input 4 Select to DCBL Mux",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT5": {
									"description": "Trip Input 5 Select to DCBL Mux",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT6": {
									"description": "Trip Input 6 Select to DCBL Mux",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT7": {
									"description": "Trip Input 7 Select to DCBL Mux",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT8": {
									"description": "Trip Input 8 Select to DCBL Mux",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT9": {
									"description": "Trip Input 9 Select to DCBL Mux",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT10": {
									"description": "Trip Input 10 Select to DCBL Mux",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT11": {
									"description": "Trip Input 11 Select to DCBL Mux",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT12": {
									"description": "Trip Input 12 Select to DCBL Mux",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT14": {
									"description": "Trip Input 14 Select to DCBL Mux",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIPINPUT15": {
									"description": "Trip Input 15 Select to DCBL Mux",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWMLOCK": {
							"description": "EPWM Lock Register",
							"addressOffset": "0x3E8",
							"fields": {
								"HRLOCK": {
									"description": "HRPWM Register Set Lock",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLLOCK": {
									"description": "Global Load Register Set Lock",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCFGLOCK": {
									"description": "TripZone Register Set Lock",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TZCLRLOCK": {
									"description": "TripZone Clear Register Set Lock",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCLOCK": {
									"description": "Digital Compare Register Set Lock",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key to write to this register",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWVDELVAL": {
							"description": "Hardware Valley Mode Delay Register",
							"addressOffset": "0x3F4",
							"fields": {
								"HWVDELVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"VCNTVAL": {
							"description": "Hardware Valley Counter Register",
							"addressOffset": "0x3F8",
							"fields": {
								"VCNTVAL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EPWMXBAR": {
					"description": " ",
					"baseAddress": "0x31400",
					"size": "0x78",
					"resetMask": "none",
					"groupName": "EPWM_XBAR",
					"registers": {
						"TRIP4MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP4",
							"addressOffset": "0x0",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP4MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP4",
							"addressOffset": "0x4",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP4 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP5MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP5",
							"addressOffset": "0x8",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP5MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP5",
							"addressOffset": "0xc",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP5 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP7MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP7",
							"addressOffset": "0x10",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP7MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP7",
							"addressOffset": "0x14",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP7 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP8MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP8",
							"addressOffset": "0x18",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP8MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP8",
							"addressOffset": "0x1c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP8 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP9MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP9",
							"addressOffset": "0x20",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP9MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP9",
							"addressOffset": "0x24",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP9 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP10MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP10",
							"addressOffset": "0x28",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP10MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP10",
							"addressOffset": "0x2c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP10 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP11MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP11",
							"addressOffset": "0x30",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP11MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP11",
							"addressOffset": "0x34",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP11 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP12MUX0TO15CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP12",
							"addressOffset": "0x38",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP12MUX16TO31CFG": {
							"description": "ePWM XBAR Mux Configuration for TRIP12",
							"addressOffset": "0x3c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for TRIP12 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP4MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP4",
							"addressOffset": "0x40",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP4 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP5MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP5",
							"addressOffset": "0x44",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP5 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP7MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP7",
							"addressOffset": "0x48",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP7 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP8MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP8",
							"addressOffset": "0x4c",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP8 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP9MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP9",
							"addressOffset": "0x50",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP9 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP10MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP10",
							"addressOffset": "0x54",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP10 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP11MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP11",
							"addressOffset": "0x58",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP11 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIP12MUXENABLE": {
							"description": "ePWM XBAR Mux Enable for TRIP12",
							"addressOffset": "0x5c",
							"fields": {
								"MUX0": {
									"description": "mux0 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive TRIP12 of EPWM-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIPOUTINV": {
							"description": "ePWM XBAR Output Inversion Register",
							"addressOffset": "0x70",
							"fields": {
								"TRIP4": {
									"description": "Selects polarity for TRIP4 of EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP5": {
									"description": "Selects polarity for TRIP5 of EPWM-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP7": {
									"description": "Selects polarity for TRIP7 of EPWM-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP8": {
									"description": "Selects polarity for TRIP8 of EPWM-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP9": {
									"description": "Selects polarity for TRIP9 of EPWM-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP10": {
									"description": "Selects polarity for TRIP10 of EPWM-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP11": {
									"description": "Selects polarity for TRIP11 of EPWM-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRIP12": {
									"description": "Selects polarity for TRIP12 of EPWM-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TRIPLOCK": {
							"description": "ePWM XBAR Configuration Lock register",
							"addressOffset": "0x74",
							"fields": {
								"LOCK": {
									"description": "Locks the configuration for EPWM-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write protection KEY",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EQEP1": {
					"description": " ",
					"baseAddress": "0xD000",
					"size": "0x70",
					"resetMask": "none",
					"groupName": "EQEP",
					"registers": {
						"QPOSCNT": {
							"description": "Position Counter",
							"addressOffset": "0x0",
							"fields": {
								"QPOSCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSINIT": {
							"description": "Position Counter Init",
							"addressOffset": "0x4",
							"fields": {
								"QPOSINIT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSMAX": {
							"description": "Maximum Position Count",
							"addressOffset": "0x8",
							"fields": {
								"QPOSMAX": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSCMP": {
							"description": "Position Compare",
							"addressOffset": "0xc",
							"fields": {
								"QPOSCMP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSILAT": {
							"description": "Index Position Latch",
							"addressOffset": "0x10",
							"fields": {
								"QPOSILAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSSLAT": {
							"description": "Strobe Position Latch",
							"addressOffset": "0x14",
							"fields": {
								"QPOSSLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSLAT": {
							"description": "Position Latch",
							"addressOffset": "0x18",
							"fields": {
								"QPOSLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QUTMR": {
							"description": "QEP Unit Timer",
							"addressOffset": "0x1c",
							"fields": {
								"QUTMR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QUPRD": {
							"description": "QEP Unit Period",
							"addressOffset": "0x20",
							"fields": {
								"QUPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QWDTMR": {
							"description": "QEP Watchdog Timer",
							"addressOffset": "0x24",
							"fields": {
								"QWDTMR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QWDPRD": {
							"description": "QEP Watchdog Period",
							"addressOffset": "0x28",
							"fields": {
								"QWDPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QDECCTL": {
							"description": "Quadrature Decoder Control",
							"addressOffset": "0x2C",
							"fields": {
								"QIDIRE": {
									"description": "Qep Index Direction Enhancement enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QSP": {
									"description": "QEPS input polarity",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QIP": {
									"description": "QEPI input polarity",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QBP": {
									"description": "QEPB input polarity",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QAP": {
									"description": "QEPA input polarity",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IGATE": {
									"description": "Index pulse gating option",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAP": {
									"description": "CLK/DIR Signal Source for Position Counter",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XCR": {
									"description": "External Clock Rate",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPSEL": {
									"description": "Sync output pin selection",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOEN": {
									"description": "Sync output-enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QSRC": {
									"description": "Position-counter source selection",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPCTL": {
							"description": "QEP Control",
							"addressOffset": "0x30",
							"fields": {
								"WDE": {
									"description": "QEP watchdog enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTE": {
									"description": "QEP unit timer enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QCLM": {
									"description": "QEP capture latch mode",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QPEN": {
									"description": "Quadrature postotion counter enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Index event latch",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Strobe event latch",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWI": {
									"description": "Software init position counter",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEI": {
									"description": "Index event init of position count",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEI": {
									"description": "Strobe event init",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCRM": {
									"description": "Postion counter reset",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation mode",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCAPCTL": {
							"description": "Qaudrature Capture Control",
							"addressOffset": "0x34",
							"fields": {
								"UPPS": {
									"description": "Unit position event prescaler",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CCPS": {
									"description": "eQEP capture timer clock prescaler",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEN": {
									"description": "Enable eQEP capture",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSCTL": {
							"description": "Position Compare Control",
							"addressOffset": "0x38",
							"fields": {
								"PCSPW": {
									"description": "Position compare sync pulse width",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCE": {
									"description": "Position compare enable/disable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCPOL": {
									"description": "Polarity of sync output",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLOAD": {
									"description": "Position compare of shadow load",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCSHDW": {
									"description": "Position compare of shadow enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEINT": {
							"description": "QEP Interrupt Control",
							"addressOffset": "0x3C",
							"fields": {
								"PCE": {
									"description": "Position counter error interrupt enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QPE": {
									"description": "Quadrature phase error interrupt enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Quadrature direction change interrupt enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Watchdog time out interrupt enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Position counter underflow interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Position counter overflow interrupt enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Position-compare ready interrupt enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "Position-compare match interrupt enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Strobe event latch interrupt enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Index event latch interrupt enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Unit time out interrupt enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "QMA error interrupt enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QFLG": {
							"description": "QEP Interrupt Flag",
							"addressOffset": "0x40",
							"fields": {
								"INT": {
									"description": "Global interrupt status flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCE": {
									"description": "Position counter error interrupt flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHE": {
									"description": "Quadrature phase error interrupt flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Quadrature direction change interrupt flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Watchdog timeout interrupt flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Position counter underflow interrupt flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Position counter overflow interrupt flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Position-compare ready interrupt flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "eQEP compare match event interrupt flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Strobe event latch interrupt flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Index event latch interrupt flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Unit time out interrupt flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "QMA error interrupt flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCLR": {
							"description": "QEP Interrupt Clear",
							"addressOffset": "0x44",
							"fields": {
								"INT": {
									"description": "Global interrupt clear flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCE": {
									"description": "Clear position counter error interrupt flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHE": {
									"description": "Clear quadrature phase error interrupt flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Clear quadrature direction change interrupt flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Clear watchdog timeout interrupt flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Clear position counter underflow interrupt flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Clear position counter overflow interrupt flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Clear position-compare ready interrupt flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "Clear eQEP compare match event interrupt flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Clear strobe event latch interrupt flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Clear index event latch interrupt flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Clear unit time out interrupt flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "Clear QMA error interrupt flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QFRC": {
							"description": "QEP Interrupt Force",
							"addressOffset": "0x48",
							"fields": {
								"PCE": {
									"description": "Force position counter error interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHE": {
									"description": "Force quadrature phase error interrupt",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Force quadrature direction change interrupt",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Force watchdog time out interrupt",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Force position counter underflow interrupt",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Force position counter overflow interrupt",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Force position-compare ready interrupt",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "Force position-compare match interrupt",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Force strobe event latch interrupt",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Force index event latch interrupt",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Force unit time out interrupt",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "Force QMA error interrupt",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPSTS": {
							"description": "QEP Status",
							"addressOffset": "0x4C",
							"fields": {
								"PCEF": {
									"description": "Position counter error flag.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIMF": {
									"description": "First index marker flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CDEF": {
									"description": "Capture direction error flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COEF": {
									"description": "Capture overflow error flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDLF": {
									"description": "eQEP direction latch flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDF": {
									"description": "Quadrature direction flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIDF": {
									"description": "The first index marker",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UPEVNT": {
									"description": "Unit position event flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCTMR": {
							"description": "QEP Capture Timer",
							"addressOffset": "0x50",
							"fields": {
								"QCTMR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCPRD": {
							"description": "QEP Capture Period",
							"addressOffset": "0x54",
							"fields": {
								"QCPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCTMRLAT": {
							"description": "QEP Capture Latch",
							"addressOffset": "0x58",
							"fields": {
								"QCTMRLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCPRDLAT": {
							"description": "QEP Capture Period Latch",
							"addressOffset": "0x5C",
							"fields": {
								"QCPRDLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"REV": {
							"description": "QEP Revision Number",
							"addressOffset": "0x60",
							"fields": {
								"MAJOR": {
									"description": "Major Revision Number",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MINOR": {
									"description": "Minor Revision Number",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPSTROBESEL": {
							"description": "QEP Strobe select register",
							"addressOffset": "0x64",
							"fields": {
								"STROBESEL": {
									"description": "QMA Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QMACTRL": {
							"description": "QMA Control register",
							"addressOffset": "0x68",
							"fields": {
								"MODE": {
									"description": "QMA Mode Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPSRCSEL": {
							"description": "QEP Source Select Register",
							"addressOffset": "0x6c",
							"fields": {
								"QEPASEL": {
									"description": "QEPA Source select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QEPBSEL": {
									"description": "QEPB Source select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QEPISEL": {
									"description": "QEPI Source select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QEPSSEL": {
									"description": "QEPS Source select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"EQEP2": {
					"description": " ",
					"baseAddress": "0xD140",
					"size": "0x70",
					"resetMask": "none",
					"groupName": "EQEP",
					"registers": {
						"QPOSCNT": {
							"description": "Position Counter",
							"addressOffset": "0x0",
							"fields": {
								"QPOSCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSINIT": {
							"description": "Position Counter Init",
							"addressOffset": "0x4",
							"fields": {
								"QPOSINIT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSMAX": {
							"description": "Maximum Position Count",
							"addressOffset": "0x8",
							"fields": {
								"QPOSMAX": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSCMP": {
							"description": "Position Compare",
							"addressOffset": "0xc",
							"fields": {
								"QPOSCMP": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSILAT": {
							"description": "Index Position Latch",
							"addressOffset": "0x10",
							"fields": {
								"QPOSILAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSSLAT": {
							"description": "Strobe Position Latch",
							"addressOffset": "0x14",
							"fields": {
								"QPOSSLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSLAT": {
							"description": "Position Latch",
							"addressOffset": "0x18",
							"fields": {
								"QPOSLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QUTMR": {
							"description": "QEP Unit Timer",
							"addressOffset": "0x1c",
							"fields": {
								"QUTMR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QUPRD": {
							"description": "QEP Unit Period",
							"addressOffset": "0x20",
							"fields": {
								"QUPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QWDTMR": {
							"description": "QEP Watchdog Timer",
							"addressOffset": "0x24",
							"fields": {
								"QWDTMR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QWDPRD": {
							"description": "QEP Watchdog Period",
							"addressOffset": "0x28",
							"fields": {
								"QWDPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QDECCTL": {
							"description": "Quadrature Decoder Control",
							"addressOffset": "0x2C",
							"fields": {
								"QIDIRE": {
									"description": "Qep Index Direction Enhancement enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QSP": {
									"description": "QEPS input polarity",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QIP": {
									"description": "QEPI input polarity",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QBP": {
									"description": "QEPB input polarity",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QAP": {
									"description": "QEPA input polarity",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IGATE": {
									"description": "Index pulse gating option",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWAP": {
									"description": "CLK/DIR Signal Source for Position Counter",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XCR": {
									"description": "External Clock Rate",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPSEL": {
									"description": "Sync output pin selection",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOEN": {
									"description": "Sync output-enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QSRC": {
									"description": "Position-counter source selection",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPCTL": {
							"description": "QEP Control",
							"addressOffset": "0x30",
							"fields": {
								"WDE": {
									"description": "QEP watchdog enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTE": {
									"description": "QEP unit timer enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QCLM": {
									"description": "QEP capture latch mode",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QPEN": {
									"description": "Quadrature postotion counter enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Index event latch",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Strobe event latch",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWI": {
									"description": "Software init position counter",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEI": {
									"description": "Index event init of position count",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEI": {
									"description": "Strobe event init",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCRM": {
									"description": "Postion counter reset",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE_SOFT": {
									"description": "Emulation mode",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCAPCTL": {
							"description": "Qaudrature Capture Control",
							"addressOffset": "0x34",
							"fields": {
								"UPPS": {
									"description": "Unit position event prescaler",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CCPS": {
									"description": "eQEP capture timer clock prescaler",
									"bitOffset": "4",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CEN": {
									"description": "Enable eQEP capture",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QPOSCTL": {
							"description": "Position Compare Control",
							"addressOffset": "0x38",
							"fields": {
								"PCSPW": {
									"description": "Position compare sync pulse width",
									"bitOffset": "0",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCE": {
									"description": "Position compare enable/disable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCPOL": {
									"description": "Polarity of sync output",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLOAD": {
									"description": "Position compare of shadow load",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCSHDW": {
									"description": "Position compare of shadow enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEINT": {
							"description": "QEP Interrupt Control",
							"addressOffset": "0x3C",
							"fields": {
								"PCE": {
									"description": "Position counter error interrupt enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QPE": {
									"description": "Quadrature phase error interrupt enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Quadrature direction change interrupt enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Watchdog time out interrupt enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Position counter underflow interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Position counter overflow interrupt enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Position-compare ready interrupt enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "Position-compare match interrupt enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Strobe event latch interrupt enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Index event latch interrupt enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Unit time out interrupt enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "QMA error interrupt enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QFLG": {
							"description": "QEP Interrupt Flag",
							"addressOffset": "0x40",
							"fields": {
								"INT": {
									"description": "Global interrupt status flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCE": {
									"description": "Position counter error interrupt flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHE": {
									"description": "Quadrature phase error interrupt flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Quadrature direction change interrupt flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Watchdog timeout interrupt flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Position counter underflow interrupt flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Position counter overflow interrupt flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Position-compare ready interrupt flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "eQEP compare match event interrupt flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Strobe event latch interrupt flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Index event latch interrupt flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Unit time out interrupt flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "QMA error interrupt flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCLR": {
							"description": "QEP Interrupt Clear",
							"addressOffset": "0x44",
							"fields": {
								"INT": {
									"description": "Global interrupt clear flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCE": {
									"description": "Clear position counter error interrupt flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHE": {
									"description": "Clear quadrature phase error interrupt flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Clear quadrature direction change interrupt flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Clear watchdog timeout interrupt flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Clear position counter underflow interrupt flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Clear position counter overflow interrupt flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Clear position-compare ready interrupt flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "Clear eQEP compare match event interrupt flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Clear strobe event latch interrupt flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Clear index event latch interrupt flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Clear unit time out interrupt flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "Clear QMA error interrupt flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QFRC": {
							"description": "QEP Interrupt Force",
							"addressOffset": "0x48",
							"fields": {
								"PCE": {
									"description": "Force position counter error interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PHE": {
									"description": "Force quadrature phase error interrupt",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDC": {
									"description": "Force quadrature direction change interrupt",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WTO": {
									"description": "Force watchdog time out interrupt",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCU": {
									"description": "Force position counter underflow interrupt",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCO": {
									"description": "Force position counter overflow interrupt",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCR": {
									"description": "Force position-compare ready interrupt",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCM": {
									"description": "Force position-compare match interrupt",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL": {
									"description": "Force strobe event latch interrupt",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IEL": {
									"description": "Force index event latch interrupt",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UTO": {
									"description": "Force unit time out interrupt",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QMAE": {
									"description": "Force QMA error interrupt",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPSTS": {
							"description": "QEP Status",
							"addressOffset": "0x4C",
							"fields": {
								"PCEF": {
									"description": "Position counter error flag.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIMF": {
									"description": "First index marker flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CDEF": {
									"description": "Capture direction error flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COEF": {
									"description": "Capture overflow error flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDLF": {
									"description": "eQEP direction latch flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QDF": {
									"description": "Quadrature direction flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FIDF": {
									"description": "The first index marker",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UPEVNT": {
									"description": "Unit position event flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCTMR": {
							"description": "QEP Capture Timer",
							"addressOffset": "0x50",
							"fields": {
								"QCTMR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCPRD": {
							"description": "QEP Capture Period",
							"addressOffset": "0x54",
							"fields": {
								"QCPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCTMRLAT": {
							"description": "QEP Capture Latch",
							"addressOffset": "0x58",
							"fields": {
								"QCTMRLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QCPRDLAT": {
							"description": "QEP Capture Period Latch",
							"addressOffset": "0x5C",
							"fields": {
								"QCPRDLAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"REV": {
							"description": "QEP Revision Number",
							"addressOffset": "0x60",
							"fields": {
								"MAJOR": {
									"description": "Major Revision Number",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MINOR": {
									"description": "Minor Revision Number",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPSTROBESEL": {
							"description": "QEP Strobe select register",
							"addressOffset": "0x64",
							"fields": {
								"STROBESEL": {
									"description": "QMA Mode Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QMACTRL": {
							"description": "QMA Control register",
							"addressOffset": "0x68",
							"fields": {
								"MODE": {
									"description": "QMA Mode Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"QEPSRCSEL": {
							"description": "QEP Source Select Register",
							"addressOffset": "0x6c",
							"fields": {
								"QEPASEL": {
									"description": "QEPA Source select",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QEPBSEL": {
									"description": "QEPB Source select",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QEPISEL": {
									"description": "QEPI Source select",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QEPSSEL": {
									"description": "QEPS Source select",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADGLOBAL": {
					"description": " ",
					"baseAddress": "0x32800",
					"size": "0xFC",
					"resetMask": "none",
					"groupName": "ERAD_GLOBAL",
					"registers": {
						"GLBL_EVENT_STAT": {
							"description": "Global Event Status Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) Module Event Status",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM1": {
									"description": "Counter Module Event Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM2": {
									"description": "Counter Module Event Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM3": {
									"description": "Counter Module Event Status",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM4": {
									"description": "Counter Module Event Status",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_HALT_STAT": {
							"description": "Global Halt Status Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) Module Halt Status",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM1": {
									"description": "Counter Module Halt Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM2": {
									"description": "Counter Module Halt Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM3": {
									"description": "Counter Module Halt Status",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM4": {
									"description": "Counter Module Halt Status",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_ENABLE": {
							"description": "Global Enable Register",
							"addressOffset": "0x8",
							"fields": {
								"HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) Module Global Enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM1": {
									"description": "Counter Module Global Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM2": {
									"description": "Counter Module Global Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM3": {
									"description": "Counter Module Global Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM4": {
									"description": "Counter Module Global Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_CTM_RESET": {
							"description": "Global Counter Reset",
							"addressOffset": "0xc",
							"fields": {
								"CTM1": {
									"description": "Global Reset for the counters",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM2": {
									"description": "Global Reset for the counters",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM3": {
									"description": "Global Reset for the counters",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM4": {
									"description": "Global Reset for the counters",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_NMI_CTL": {
							"description": "Global Debug NMI control",
							"addressOffset": "0x10",
							"fields": {
								"HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) non-maskable interrupt enable",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM1": {
									"description": "Counter non-maskable interrupt enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM2": {
									"description": "Counter non-maskable interrupt enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM3": {
									"description": "Counter non-maskable interrupt enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM4": {
									"description": "Counter non-maskable interrupt enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_OWNER": {
							"description": "Global Ownership",
							"addressOffset": "0x14",
							"fields": {
								"OWNER": {
									"description": "Global Ownership Bits",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_EVENT_AND_MASK": {
							"description": "Global Bus Comparator Event AND Mask Register",
							"addressOffset": "0x18",
							"fields": {
								"MASK1_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask2",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask3",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) AND Event Mask4",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_EVENT_OR_MASK": {
							"description": "Global Bus Comparator Event OR Mask Register",
							"addressOffset": "0x1c",
							"fields": {
								"MASK1_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK1_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK2_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask2",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK3_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask3",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP1": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP2": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP3": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP4": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP5": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP6": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP7": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASK4_HWBP8": {
									"description": "Enhanced Bus Comparator (EBC) OR Event Mask4",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_AND_EVENT_INT_MASK": {
							"description": "Global AND Event Interrupt Mask Register",
							"addressOffset": "0x20",
							"fields": {
								"RTOSINT_MASK1": {
									"description": "RTOSINT generation mask for global AND events",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT_MASK2": {
									"description": "RTOSINT generation mask for global AND events",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT_MASK3": {
									"description": "RTOSINT generation mask for global AND events",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT_MASK4": {
									"description": "RTOSINT generation mask for global AND events",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_OR_EVENT_INT_MASK": {
							"description": "Global OR Event Interrupt Mask Register",
							"addressOffset": "0x24",
							"fields": {
								"RTOSINT_MASK1": {
									"description": "RTOSINT generation mask for global OR events",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT_MASK2": {
									"description": "RTOSINT generation mask for global OR events",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT_MASK3": {
									"description": "RTOSINT generation mask for global OR events",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT_MASK4": {
									"description": "RTOSINT generation mask for global OR events",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GLBL_HWBP_CMP_CTRL": {
							"description": "Global OR Event Interrupt Mask Register",
							"addressOffset": "0x28",
							"fields": {
								"MONI_LSU_IFUN_1": {
									"description": "HWBP1 monitors target bit ifu or lsu bus",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_1": {
									"description": "HWBP1 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_2": {
									"description": "HWBP2 monitors target bit ifu or lsu bus",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_2": {
									"description": "HWBP2 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_3": {
									"description": "HWBP3 monitors target bit ifu or lsu bus",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_3": {
									"description": "HWBP3 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_4": {
									"description": "HWBP4 monitors target bit ifu or lsu bus",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_4": {
									"description": "HWBP4 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_5": {
									"description": "HWBP5 monitors target bit ifu or lsu bus",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_5": {
									"description": "HWBP5 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_6": {
									"description": "HWBP6 monitors target bit ifu or lsu bus",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_6": {
									"description": "HWBP6 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_7": {
									"description": "HWBP7 monitors target bit ifu or lsu bus",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_7": {
									"description": "HWBP7 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_LSU_IFUN_8": {
									"description": "HWBP8 monitors target bit ifu or lsu bus",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONI_DATA_HI_LON_8": {
									"description": "HWBP8 represents the upper or lower 32 bits of the monitoring target bus",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP1": {
					"description": " ",
					"baseAddress": "0x328FC",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP2": {
					"description": " ",
					"baseAddress": "0x32910",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP3": {
					"description": " ",
					"baseAddress": "0x32924",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP4": {
					"description": " ",
					"baseAddress": "0x32938",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP5": {
					"description": " ",
					"baseAddress": "0x3294C",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP6": {
					"description": " ",
					"baseAddress": "0x32960",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP7": {
					"description": " ",
					"baseAddress": "0x32974",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADHWBP8": {
					"description": " ",
					"baseAddress": "0x32988",
					"size": "0x14",
					"resetMask": "none",
					"groupName": "ERAD_HWBP",
					"registers": {
						"HWBP_MASK": {
							"description": "HWBP (EBC) Mask Register",
							"addressOffset": "0x0",
							"fields": {
								"HWBP_MASK": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_REF": {
							"description": "HWBP (EBC) Reference Register",
							"addressOffset": "0x4",
							"fields": {
								"HWBP_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CLEAR": {
							"description": "HWBP (EBC) Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"EVENT_CLR": {
									"description": "Event Clear register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_CNTL": {
							"description": "HWBP (EBC) Control Register",
							"addressOffset": "0xc",
							"fields": {
								"BUS_SEL": {
									"description": "Bus select bits",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMP_MODE": {
									"description": "Compare mode",
									"bitOffset": "7",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HWBP_STATUS": {
							"description": "HWBP (EBC) Status Register",
							"addressOffset": "0x10",
							"fields": {
								"EVENT_FIRED": {
									"description": "HWBP (EBC) Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "8",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCOUNTER1": {
					"description": " ",
					"baseAddress": "0x3299C",
					"size": "0x24",
					"resetMask": "none",
					"groupName": "ERAD_COUNTER",
					"registers": {
						"CTM_CNTL": {
							"description": "Counter Control Register",
							"addressOffset": "0x0",
							"fields": {
								"START_STOP_MODE": {
									"description": "Start_stop mode bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT_MODE": {
									"description": "Event mode bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_ON_MATCH": {
									"description": "Reset_on_match bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"START_STOP_CUMULATIVE": {
									"description": "Start stop cumulative bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_EN": {
									"description": "Enable Reset",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNT_INP_SEL_EN": {
									"description": "Counter Input Select Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_STATUS": {
							"description": "Counter Status Register",
							"addressOffset": "0x4",
							"fields": {
								"EVENT_FIRED": {
									"description": "Counter Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW": {
									"description": "Counter Overflowed",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "2",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_REF": {
							"description": "Counter Reference Register",
							"addressOffset": "0x8",
							"fields": {
								"CTM_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_COUNT": {
							"description": "Counter Current Value Register",
							"addressOffset": "0xc",
							"fields": {
								"CTM_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_MAX_COUNT": {
							"description": "Counter Max Count Value Register",
							"addressOffset": "0x10",
							"fields": {
								"CTM_MAX_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL": {
							"description": "Counter Input Select Register",
							"addressOffset": "0x14",
							"fields": {
								"CNT_INP_SEL": {
									"description": "Counter Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SEL": {
									"description": "Counter Sart Input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_CLEAR": {
							"description": "Counter Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"EVENT_CLEAR": {
									"description": "Clear EVENT_FIRED",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW_CLEAR": {
									"description": "Clear OVERFLOW",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL_2": {
							"description": "Counter Input Select Extension Register",
							"addressOffset": "0x1c",
							"fields": {
								"STO_INP_SEL": {
									"description": "Counter Stop Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SEL": {
									"description": "Counter Reset input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_COND": {
							"description": "Counter Input Conditioning Register",
							"addressOffset": "0x20",
							"fields": {
								"CTM_INP_INV": {
									"description": "Counter Input Invert",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM_INP_SYNCH": {
									"description": "Counter input synchronizer enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_INV": {
									"description": "Start input Invert",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SYNCH": {
									"description": "Start input synchronizer enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_INV": {
									"description": "Stop input Invert",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_SYNCH": {
									"description": "Stop input synchronizer enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_INV": {
									"description": "Reset input Invert",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SYNCH": {
									"description": "Reset input synchronizer enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCOUNTER2": {
					"description": " ",
					"baseAddress": "0x329C0",
					"size": "0x24",
					"resetMask": "none",
					"groupName": "ERAD_COUNTER",
					"registers": {
						"CTM_CNTL": {
							"description": "Counter Control Register",
							"addressOffset": "0x0",
							"fields": {
								"START_STOP_MODE": {
									"description": "Start_stop mode bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT_MODE": {
									"description": "Event mode bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_ON_MATCH": {
									"description": "Reset_on_match bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"START_STOP_CUMULATIVE": {
									"description": "Start stop cumulative bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_EN": {
									"description": "Enable Reset",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNT_INP_SEL_EN": {
									"description": "Counter Input Select Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_STATUS": {
							"description": "Counter Status Register",
							"addressOffset": "0x4",
							"fields": {
								"EVENT_FIRED": {
									"description": "Counter Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW": {
									"description": "Counter Overflowed",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "2",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_REF": {
							"description": "Counter Reference Register",
							"addressOffset": "0x8",
							"fields": {
								"CTM_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_COUNT": {
							"description": "Counter Current Value Register",
							"addressOffset": "0xc",
							"fields": {
								"CTM_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_MAX_COUNT": {
							"description": "Counter Max Count Value Register",
							"addressOffset": "0x10",
							"fields": {
								"CTM_MAX_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL": {
							"description": "Counter Input Select Register",
							"addressOffset": "0x14",
							"fields": {
								"CNT_INP_SEL": {
									"description": "Counter Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SEL": {
									"description": "Counter Sart Input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_CLEAR": {
							"description": "Counter Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"EVENT_CLEAR": {
									"description": "Clear EVENT_FIRED",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW_CLEAR": {
									"description": "Clear OVERFLOW",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL_2": {
							"description": "Counter Input Select Extension Register",
							"addressOffset": "0x1c",
							"fields": {
								"STO_INP_SEL": {
									"description": "Counter Stop Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SEL": {
									"description": "Counter Reset input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_COND": {
							"description": "Counter Input Conditioning Register",
							"addressOffset": "0x20",
							"fields": {
								"CTM_INP_INV": {
									"description": "Counter Input Invert",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM_INP_SYNCH": {
									"description": "Counter input synchronizer enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_INV": {
									"description": "Start input Invert",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SYNCH": {
									"description": "Start input synchronizer enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_INV": {
									"description": "Stop input Invert",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_SYNCH": {
									"description": "Stop input synchronizer enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_INV": {
									"description": "Reset input Invert",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SYNCH": {
									"description": "Reset input synchronizer enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCOUNTER3": {
					"description": " ",
					"baseAddress": "0x329E4",
					"size": "0x24",
					"resetMask": "none",
					"groupName": "ERAD_COUNTER",
					"registers": {
						"CTM_CNTL": {
							"description": "Counter Control Register",
							"addressOffset": "0x0",
							"fields": {
								"START_STOP_MODE": {
									"description": "Start_stop mode bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT_MODE": {
									"description": "Event mode bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_ON_MATCH": {
									"description": "Reset_on_match bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"START_STOP_CUMULATIVE": {
									"description": "Start stop cumulative bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_EN": {
									"description": "Enable Reset",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNT_INP_SEL_EN": {
									"description": "Counter Input Select Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_STATUS": {
							"description": "Counter Status Register",
							"addressOffset": "0x4",
							"fields": {
								"EVENT_FIRED": {
									"description": "Counter Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW": {
									"description": "Counter Overflowed",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "2",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_REF": {
							"description": "Counter Reference Register",
							"addressOffset": "0x8",
							"fields": {
								"CTM_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_COUNT": {
							"description": "Counter Current Value Register",
							"addressOffset": "0xc",
							"fields": {
								"CTM_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_MAX_COUNT": {
							"description": "Counter Max Count Value Register",
							"addressOffset": "0x10",
							"fields": {
								"CTM_MAX_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL": {
							"description": "Counter Input Select Register",
							"addressOffset": "0x14",
							"fields": {
								"CNT_INP_SEL": {
									"description": "Counter Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SEL": {
									"description": "Counter Sart Input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_CLEAR": {
							"description": "Counter Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"EVENT_CLEAR": {
									"description": "Clear EVENT_FIRED",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW_CLEAR": {
									"description": "Clear OVERFLOW",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL_2": {
							"description": "Counter Input Select Extension Register",
							"addressOffset": "0x1c",
							"fields": {
								"STO_INP_SEL": {
									"description": "Counter Stop Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SEL": {
									"description": "Counter Reset input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_COND": {
							"description": "Counter Input Conditioning Register",
							"addressOffset": "0x20",
							"fields": {
								"CTM_INP_INV": {
									"description": "Counter Input Invert",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM_INP_SYNCH": {
									"description": "Counter input synchronizer enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_INV": {
									"description": "Start input Invert",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SYNCH": {
									"description": "Start input synchronizer enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_INV": {
									"description": "Stop input Invert",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_SYNCH": {
									"description": "Stop input synchronizer enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_INV": {
									"description": "Reset input Invert",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SYNCH": {
									"description": "Reset input synchronizer enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCOUNTER4": {
					"description": " ",
					"baseAddress": "0x32A08",
					"size": "0x24",
					"resetMask": "none",
					"groupName": "ERAD_COUNTER",
					"registers": {
						"CTM_CNTL": {
							"description": "Counter Control Register",
							"addressOffset": "0x0",
							"fields": {
								"START_STOP_MODE": {
									"description": "Start_stop mode bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVENT_MODE": {
									"description": "Event mode bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_ON_MATCH": {
									"description": "Reset_on_match bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "Stop bit (Halt/No Halt of CPU)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTOSINT": {
									"description": "RTOSINT bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"START_STOP_CUMULATIVE": {
									"description": "Start stop cumulative bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_EN": {
									"description": "Enable Reset",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNT_INP_SEL_EN": {
									"description": "Counter Input Select Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_STATUS": {
							"description": "Counter Status Register",
							"addressOffset": "0x4",
							"fields": {
								"EVENT_FIRED": {
									"description": "Counter Event Fired bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW": {
									"description": "Counter Overflowed",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODULE_ID": {
									"description": "Identification bits",
									"bitOffset": "2",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STATUS": {
									"description": "Status bits",
									"bitOffset": "12",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_REF": {
							"description": "Counter Reference Register",
							"addressOffset": "0x8",
							"fields": {
								"CTM_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_COUNT": {
							"description": "Counter Current Value Register",
							"addressOffset": "0xc",
							"fields": {
								"CTM_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_MAX_COUNT": {
							"description": "Counter Max Count Value Register",
							"addressOffset": "0x10",
							"fields": {
								"CTM_MAX_COUNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL": {
							"description": "Counter Input Select Register",
							"addressOffset": "0x14",
							"fields": {
								"CNT_INP_SEL": {
									"description": "Counter Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SEL": {
									"description": "Counter Sart Input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_CLEAR": {
							"description": "Counter Clear Register",
							"addressOffset": "0x18",
							"fields": {
								"EVENT_CLEAR": {
									"description": "Clear EVENT_FIRED",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERFLOW_CLEAR": {
									"description": "Clear OVERFLOW",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_SEL_2": {
							"description": "Counter Input Select Extension Register",
							"addressOffset": "0x1c",
							"fields": {
								"STO_INP_SEL": {
									"description": "Counter Stop Input Select",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SEL": {
									"description": "Counter Reset input Select",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CTM_INPUT_COND": {
							"description": "Counter Input Conditioning Register",
							"addressOffset": "0x20",
							"fields": {
								"CTM_INP_INV": {
									"description": "Counter Input Invert",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTM_INP_SYNCH": {
									"description": "Counter input synchronizer enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_INV": {
									"description": "Start input Invert",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STA_INP_SYNCH": {
									"description": "Start input synchronizer enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_INV": {
									"description": "Stop input Invert",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STO_INP_SYNCH": {
									"description": "Stop input synchronizer enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_INV": {
									"description": "Reset input Invert",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RST_INP_SYNCH": {
									"description": "Reset input synchronizer enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRCGLOBAL": {
					"description": " ",
					"baseAddress": "0x32A2C",
					"size": "0x4",
					"resetMask": "none",
					"groupName": "ERAD_CRC_GLOBAL",
					"registers": {
						"CRC_GLOBAL_CTRL": {
							"description": "CRC_GLOBAL_CRTL",
							"addressOffset": "0x0",
							"fields": {
								"CRC1_INIT": {
									"description": "Initialize CRC Module 1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC2_INIT": {
									"description": "Initialize CRC Module 2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC3_INIT": {
									"description": "Initialize CRC Module 3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC4_INIT": {
									"description": "Initialize CRC Module 4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC5_INIT": {
									"description": "Initialize CRC Module 5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC6_INIT": {
									"description": "Initialize CRC Module 6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC7_INIT": {
									"description": "Initialize CRC Module 7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC8_INIT": {
									"description": "Initialize CRC Module 8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC1_EN": {
									"description": "Enable CRC Module 1",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC2_EN": {
									"description": "Enable CRC Module 2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC3_EN": {
									"description": "Enable CRC Module 3",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC4_EN": {
									"description": "Enable CRC Module 4",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC5_EN": {
									"description": "Enable CRC Module 5",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC6_EN": {
									"description": "Enable CRC Module 6",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC7_EN": {
									"description": "Enable CRC Module 7",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC8_EN": {
									"description": "Enable CRC Module 8",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC1": {
					"description": " ",
					"baseAddress": "0x32A30",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC2": {
					"description": " ",
					"baseAddress": "0x32A3C",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC3": {
					"description": " ",
					"baseAddress": "0x32A48",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC4": {
					"description": " ",
					"baseAddress": "0x32A54",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC5": {
					"description": " ",
					"baseAddress": "0x32A60",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC6": {
					"description": " ",
					"baseAddress": "0x32A6C",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC7": {
					"description": " ",
					"baseAddress": "0x32A78",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ERADCRC8": {
					"description": " ",
					"baseAddress": "0x32A84",
					"size": "0xC",
					"resetMask": "none",
					"groupName": "ERAD_CRC",
					"registers": {
						"CRC_CURRENT": {
							"description": "CRC_CURRENT",
							"addressOffset": "0x0",
							"fields": {
								"CRC_CURRENT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_SEED": {
							"description": "CRC SEED value",
							"addressOffset": "0x4",
							"fields": {
								"CRC_SEED": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CRC_QUALIFIER": {
							"description": "CRC_QUALIFIER",
							"addressOffset": "0x8",
							"fields": {
								"CRC_QUALIFIER": {
									"description": "CRC Qualifier Register",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"FLASH0CTRL": {
					"description": " ",
					"baseAddress": "0x7AF000",
					"size": "0x200",
					"resetMask": "none",
					"groupName": "FLASH_CTRL",
					"registers": {
						"FLASH_INIT": {
							"description": "flash init Register No configuration required,automatic initialzation after power-on",
							"addressOffset": "0x0",
							"fields": {
								"FLASH_INIT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FRDCNTL": {
							"description": "Flash Read Control Register",
							"addressOffset": "0x4",
							"fields": {
								"RWAIT": {
									"description": "Flash Read Control Word",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FBFALLBACK": {
							"description": "Flash Bank Fallback Power Register",
							"addressOffset": "0x8",
							"fields": {
								"BNKPWR0": {
									"description": "Bank Power Mode of BANK0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FBAC2": {
							"description": "Flash Bank Access Control Register",
							"addressOffset": "0xC",
							"fields": {
								"PAGP": {
									"description": "Control continuous access to flash time",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FMSTAT": {
							"description": "FLASH status register",
							"addressOffset": "0x10",
							"fields": {
								"STATUS": {
									"description": "Status register",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INIT_FINISH": {
									"description": "Power on initialization completion flag signal",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FRD_INTF_CTRL": {
							"description": "Flash Read Interface Control Register",
							"addressOffset": "0x14",
							"fields": {
								"PREFETCH_EN": {
									"description": "Prefetch Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_CACHE_EN": {
									"description": "Data Cache Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT100N": {
							"description": "100ns Control Word",
							"addressOffset": "0x80",
							"fields": {
								"FT100N": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT4U": {
							"description": "4us Control Word",
							"addressOffset": "0x84",
							"fields": {
								"FT4U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT5U": {
							"description": "5us Control Word",
							"addressOffset": "0x88",
							"fields": {
								"FT5U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT9U": {
							"description": "9us Control Word",
							"addressOffset": "0x8C",
							"fields": {
								"FT9U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT20U": {
							"description": "20us Control Word",
							"addressOffset": "0x90",
							"fields": {
								"FT20U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT25U": {
							"description": "25us Control Word",
							"addressOffset": "0x94",
							"fields": {
								"FT25U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT50U": {
							"description": "50us Control Word",
							"addressOffset": "0x98",
							"fields": {
								"FT50U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT900U": {
							"description": "900us Control Word",
							"addressOffset": "0x9C",
							"fields": {
								"FT900U": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT4M": {
							"description": "3600us Control Word",
							"addressOffset": "0xA0",
							"fields": {
								"FT4M": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FT9M": {
							"description": "9ms Control Word",
							"addressOffset": "0xA4",
							"fields": {
								"FT9M": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"FLASH0ECC": {
					"description": " ",
					"baseAddress": "0x7AF200",
					"size": "0x50",
					"resetMask": "none",
					"groupName": "FLASH_ECC",
					"registers": {
						"ECC_ENABLE": {
							"description": "ECC Enable",
							"addressOffset": "0x0",
							"fields": {
								"ENABLE": {
									"description": "Enable ECC",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SINGLE_ERR_ADDR_LOW": {
							"description": "Single Error Address Low",
							"addressOffset": "0x4",
							"fields": {
								"SINGLE_ERR_ADDR_LOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SINGLE_ERR_ADDR_HIGH": {
							"description": "Single Error Address High",
							"addressOffset": "0x8",
							"fields": {
								"SINGLE_ERR_ADDR_HIGH": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UNC_ERR_ADDR_LOW": {
							"description": "Uncorrectable Error Address Low",
							"addressOffset": "0xC",
							"fields": {
								"UNC_ERR_ADDR_LOW": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UNC_ERR_ADDR_HIGH": {
							"description": "Uncorrectable Error Address High",
							"addressOffset": "0x10",
							"fields": {
								"UNC_ERR_ADDR_HIGH": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERR_STATUS": {
							"description": "Error Status",
							"addressOffset": "0x14",
							"fields": {
								"UNC_ERR_L": {
									"description": "Lower 64 bits Uncorrectable error occurred",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNC_ERR_H": {
									"description": "Upper 64 bits Uncorrectable error occurred",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERR_STATUS_CLR": {
							"description": "Error Status Clear",
							"addressOffset": "0x1C",
							"fields": {
								"UNC_ERR_L_CLR": {
									"description": "Lower 64 bits Uncorrectable error occurred Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNC_ERR_H_CLR": {
									"description": "Upper 64 bits Uncorrectable error occurred Clear",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERR_CNT": {
							"description": "Error Control",
							"addressOffset": "0x20",
							"fields": {
								"ERR_CNT": {
									"description": "Error counter",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERR_THRESHOLD": {
							"description": "Error Threshold",
							"addressOffset": "0x24",
							"fields": {
								"ERR_THRESHOLD": {
									"description": "Error Threshold",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERR_INTFLG": {
							"description": "Error Interrupt Flag",
							"addressOffset": "0x28",
							"fields": {
								"SINGLE_ERR_INTFLG": {
									"description": "Single Error Interrupt Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNC_ERR_INTFLG": {
									"description": "Uncorrectable Interrupt Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERR_INTCLR": {
							"description": "Error Interrupt Flag Clear",
							"addressOffset": "0x2c",
							"fields": {
								"SINGLE_ERR_INTCLR": {
									"description": "Single Error Interrupt Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNC_ERR_INTCLR": {
									"description": "Uncorrectable Interrupt Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FDATAH_TEST": {
							"description": "Data High Test",
							"addressOffset": "0x30",
							"fields": {
								"FDATAH_TEST": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FDATAL_TEST": {
							"description": "Data Low Test",
							"addressOffset": "0x34",
							"fields": {
								"FDATAL_TEST": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FADDR_TEST": {
							"description": "ECC Test Address",
							"addressOffset": "0x38",
							"fields": {
								"ADDRL": {
									"description": "ECC Address Low",
									"bitOffset": "3",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADDRH": {
									"description": "ECC Address High",
									"bitOffset": "16",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FECC_TEST": {
							"description": "ECC Test Address",
							"addressOffset": "0x3c",
							"fields": {
								"ECC": {
									"description": "ECC Control Bits",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FECC_CTRL": {
							"description": "ECC Control",
							"addressOffset": "0x40",
							"fields": {
								"ECC_TEST_EN": {
									"description": "Enable ECC Test Logic",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECC_SELECT": {
									"description": "ECC Bit Select",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DO_ECC_CALC": {
									"description": "Enable ECC Calculation",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FOUTH_TEST": {
							"description": "Test Data Out High",
							"addressOffset": "0x44",
							"fields": {
								"FOUTH_TEST": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FOUTL_TEST": {
							"description": "Test Data Out Low",
							"addressOffset": "0x48",
							"fields": {
								"FOUTL_TEST": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FECC_STATUS": {
							"description": "ECC Status",
							"addressOffset": "0x4c",
							"fields": {
								"SINGLE_ERR": {
									"description": "Test Result is Single Bit Error",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNC_ERR": {
									"description": "Test Result is Uncorrectable Error",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"FSITXA": {
					"description": " ",
					"baseAddress": "0xEA00",
					"size": "0x200",
					"resetMask": "none",
					"groupName": "FSI_TX",
					"registers": {
						"TX_MASTER_CTRL": {
							"description": "Transmit main control register",
							"addressOffset": "0x0",
							"fields": {
								"CORE_RST": {
									"description": "Transmitter Main Core Reset",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FLUSH": {
									"description": "Flush Operation Start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Key",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_CLK_CTRL": {
							"description": "Transmit clock control register",
							"addressOffset": "0x4",
							"fields": {
								"CLK_RST": {
									"description": "Soft Reset for the Clock Divider",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_EN": {
									"description": "Clock Divider Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRESCALE_VAL": {
									"description": "Prescale value",
									"bitOffset": "2",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_OPER_CTRL_LO": {
							"description": "Transmit operation control register low",
							"addressOffset": "0x8",
							"fields": {
								"DATA_WIDTH": {
									"description": "Transmit Data width",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_MODE": {
									"description": "SPI Mode Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"START_MODE": {
									"description": "Transmission Start Mode Select",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SW_CRC": {
									"description": "CRC Source Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TO_MODE": {
									"description": "Ping Counter Reset Mode Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SEL_PLLCLK": {
									"description": "Input Clock Select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TDM_ENABLE": {
									"description": "Transmit TDM Mode Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_OPER_CTRL_HI": {
							"description": "Transmit operation control register high",
							"addressOffset": "0xC",
							"fields": {
								"FORCE_ERR": {
									"description": "Error Frame Force",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECC_SEL": {
									"description": "ECC Data Width Select",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXT_TRIG_SEL": {
									"description": "External Trigger Select",
									"bitOffset": "7",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_FRAME_CTRL": {
							"description": "Transmit frame control register",
							"addressOffset": "0x10",
							"fields": {
								"FRAME_TYPE": {
									"description": "Transmit Frame Type",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"N_WORDS": {
									"description": "Number of Words to be Transmitted",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"START": {
									"description": "Start Transmission",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_FRAME_TAG_UDATA": {
							"description": "Transmit frame tag and user data register",
							"addressOffset": "0x14",
							"fields": {
								"FRAME_TAG": {
									"description": "Frame Tag",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"USER_DATA": {
									"description": "User Data",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_BUF_PTR_LOAD": {
							"description": "Transmit buffer pointer control load register",
							"addressOffset": "0x18",
							"fields": {
								"BUF_PTR_LOAD": {
									"description": "Buffer Pointer Force Load",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_BUF_PTR_STS": {
							"description": "Transmit buffer pointer control status register",
							"addressOffset": "0x1C",
							"fields": {
								"CURR_BUF_PTR": {
									"description": "Current Buffer Pointer Index",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CURR_WORD_CNT": {
									"description": "Remaining Words in Buffer",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_PING_CTRL": {
							"description": "Transmit ping control register",
							"addressOffset": "0x20",
							"fields": {
								"CNT_RST": {
									"description": "Ping Counter Reset",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIMER_EN": {
									"description": "Ping Counter Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXT_TRIG_EN": {
									"description": "External Trigger Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXT_TRIG_SEL": {
									"description": "External Trigger Select",
									"bitOffset": "3",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_PING_TAG": {
							"description": "Transmit ping tag register",
							"addressOffset": "0x24",
							"fields": {
								"TAG": {
									"description": "Ping Frame Tag",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_PING_TO_REF": {
							"description": "Transmit ping timeout counter reference",
							"addressOffset": "0x28",
							"fields": {
								"TX_PING_TO_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_PING_TO_CNT": {
							"description": "Transmit ping timeout current count",
							"addressOffset": "0x2C",
							"fields": {
								"TX_PING_TO_CNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_INT_CTRL": {
							"description": "Transmit interrupt event control register",
							"addressOffset": "0x30",
							"fields": {
								"INT1_EN_FRAME_DONE": {
									"description": "Enable Frame Done Interrupt to INT1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_BUF_UNDERRUN": {
									"description": "Enable Buffer Underrun Interrupt to INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_BUF_OVERRUN": {
									"description": "Enable Buffer Overrun Interrupt to INT1",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_PING_TO": {
									"description": "Enable Ping Timer Interrupt to INT1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_FRAME_DONE": {
									"description": "Enable Frame Done Interrupt to INT2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_BUF_UNDERRUN": {
									"description": "Enable Buffer Underrun Interrupt to INT2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_BUF_OVERRUN": {
									"description": "Enable Buffer Overrun Interrupt to INT2",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_PING_TO": {
									"description": "Enable Ping Timer Interrupt to INT2",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_DMA_CTRL": {
							"description": "Transmit DMA event control register",
							"addressOffset": "0x34",
							"fields": {
								"DMA_EVT_EN": {
									"description": "DMA Event Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_LOCK_CTRL": {
							"description": "Transmit lock control register",
							"addressOffset": "0x38",
							"fields": {
								"LOCK": {
									"description": "Control Register Lock Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Key",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_EVT_STS": {
							"description": "Transmit event and error status flag register",
							"addressOffset": "0x3C",
							"fields": {
								"FRAME_DONE": {
									"description": "Frame Done Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_UNDERRUN": {
									"description": "Buffer Underrun Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_OVERRUN": {
									"description": "Buffer Overrun Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TRIGGERED": {
									"description": "Ping Frame Triggered Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_EVT_CLR": {
							"description": "Transmit event and error clear register",
							"addressOffset": "0x40",
							"fields": {
								"FRAME_DONE": {
									"description": "Frame Done Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_UNDERRUN": {
									"description": "Buffer Underrun Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_OVERRUN": {
									"description": "Buffer Overrun Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TRIGGERED": {
									"description": "Ping Frame Triggered Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_EVT_FRC": {
							"description": "Transmit event and error flag force register",
							"addressOffset": "0x44",
							"fields": {
								"FRAME_DONE": {
									"description": "Frame Done Flag Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_UNDERRUN": {
									"description": "Buffer Underrun Flag Force",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_OVERRUN": {
									"description": "Buffer Overrun Flag Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TRIGGERED": {
									"description": "Ping Frame Triggered Flag Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_USER_CRC": {
							"description": "Transmit user-defined CRC register",
							"addressOffset": "0x48",
							"fields": {
								"USER_CRC": {
									"description": "User-defined CRC",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_ECC_DATA": {
							"description": "Transmit ECC data register",
							"addressOffset": "0x4C",
							"fields": {
								"DATA_LOW": {
									"description": "ECC Data Lower 16 Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_HIGH": {
									"description": "ECC Data Upper 16 Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_ECC_VAL": {
							"description": "Transmit ECC value register",
							"addressOffset": "0x50",
							"fields": {
								"ECC_VAL": {
									"description": "Computed ECC Value",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TX_BUF_BASE[16]": {
							"description": "Base address for transmit buffer",
							"addressOffset": "0x54",
							"fields": {
								"TX_BUF_BASE[16]": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"FSIRXA": {
					"description": " ",
					"baseAddress": "0xE800",
					"size": "0x200",
					"resetMask": "none",
					"groupName": "FSI_RX",
					"registers": {
						"RX_MASTER_CTRL": {
							"description": "Receive main control register",
							"addressOffset": "0x0",
							"fields": {
								"CORE_RST": {
									"description": "Receiver Main Core Reset",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT_LOOPBACK": {
									"description": "Internal Loopback Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_PAIRING": {
									"description": "Clock Pairing for SPI-like Behaviour",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT_ISOLATE": {
									"description": "ISOLATE Input signals",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Key",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_OPER_CTRL": {
							"description": "Receive operation control register",
							"addressOffset": "0x4",
							"fields": {
								"DATA_WIDTH": {
									"description": "Receive Data Width Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_MODE": {
									"description": "SPI Mode Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"N_WORDS": {
									"description": "Number of Words to be Received",
									"bitOffset": "3",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECC_SEL": {
									"description": "ECC Data Width Select",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_WD_RST_MODE": {
									"description": "Ping Watchdog Timeout Mode Select",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_FRAME_INFO": {
							"description": "Receive frame control register",
							"addressOffset": "0x8",
							"fields": {
								"FRAME_TYPE": {
									"description": "Received Frame Type",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_FRAME_TAG_UDATA": {
							"description": "Receive frame tag and user data register",
							"addressOffset": "0xC",
							"fields": {
								"FRAME_TAG": {
									"description": "Received Frame Tag",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"USER_DATA": {
									"description": "Received User Data",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_DMA_CTRL": {
							"description": "Receive DMA event control register",
							"addressOffset": "0x10",
							"fields": {
								"DMA_EVT_EN": {
									"description": "DMA Event Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_EVT_STS": {
							"description": "Receive event and error status flag register",
							"addressOffset": "0x14",
							"fields": {
								"PING_WD_TO": {
									"description": "Ping Watchdog Timeout Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_WD_TO": {
									"description": "Frame Watchdog Timeout Flag.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_ERR": {
									"description": "CRC Error Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TYPE_ERR": {
									"description": "Frame Type Error Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EOF_ERR": {
									"description": "End-of-Frame Error Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_OVERRUN": {
									"description": "Receive Buffer Overrun Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_DONE": {
									"description": "Frame Done Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_UNDERRUN": {
									"description": "Receive Buffer Underrun Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERR_FRAME": {
									"description": "Error Frame Received Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_FRAME": {
									"description": "Ping Frame Received Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_OVERRUN": {
									"description": "Frame Overrun Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_FRAME": {
									"description": "Data Frame Received Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TAG_MATCH": {
									"description": "Ping Tag Match Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_TAG_MATCH": {
									"description": "Data Tag Match Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERROR_TAG_MATCH": {
									"description": "Error Tag Match Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_CRC_INFO": {
							"description": "Receive CRC info of received and computed CRC",
							"addressOffset": "0x18",
							"fields": {
								"RX_CRC": {
									"description": "Received CRC Value",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CALC_CRC": {
									"description": "Hardware Calculated CRC",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_EVT_CLR": {
							"description": "Receive event and error clear register",
							"addressOffset": "0x1C",
							"fields": {
								"PING_WD_TO": {
									"description": "Ping Watchdog Timeout Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_WD_TO": {
									"description": "Frame Watchdog Timeout Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_ERR": {
									"description": "CRC Error Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TYPE_ERR": {
									"description": "Frame Type Error Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EOF_ERR": {
									"description": "End-of-Frame Error Flag Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_OVERRUN": {
									"description": "Receive Buffer Overrun Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_DONE": {
									"description": "Frame Done Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_UNDERRUN": {
									"description": "Receive Buffer Underrun Flag Clear",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERR_FRAME": {
									"description": "Error Frame Received Flag Clear",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_FRAME": {
									"description": "PING Frame Received Flag Clear",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_OVERRUN": {
									"description": "Frame Overrun Flag Clear",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_FRAME": {
									"description": "Data Frame Received Flag Clear",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TAG_MATCH": {
									"description": "Ping Tag Match Flag Clear",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_TAG_MATCH": {
									"description": "Data Tag Match Flag Clear",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERROR_TAG_MATCH": {
									"description": "Error Tag Match Flag Clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_EVT_FRC": {
							"description": "Receive event and error flag force register",
							"addressOffset": "0x20",
							"fields": {
								"PING_WD_TO": {
									"description": "Ping Watchdog Timeout Flag Force",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_WD_TO": {
									"description": "Frame Watchdog Timeout Flag Force",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_ERR": {
									"description": "CRC Error Flag Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TYPE_ERR": {
									"description": "Frame Type Error Flag Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EOF_ERR": {
									"description": "End-of-Frame Error Flag Force",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_OVERRUN": {
									"description": "Receive Buffer Overrun Flag Force",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_DONE": {
									"description": "Frame Done Flag Force",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUF_UNDERRUN": {
									"description": "Receive Buffer Underrun Flag Force",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERR_FRAME": {
									"description": "Error Frame Received Flag Force",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_FRAME": {
									"description": "Ping Frame Received Flag Force",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_OVERRUN": {
									"description": "Frame Overrun Flag Force",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_FRAME": {
									"description": "Data Frame Received Flag Force",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_TAG_MATCH": {
									"description": "Ping Tag Match Flag Force",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_TAG_MATCH": {
									"description": "Data Tag Match Flag Force",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERROR_TAG_MATCH": {
									"description": "Error Tag Match Flag Force",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_BUF_PTR_LOAD": {
							"description": "Receive buffer pointer load register",
							"addressOffset": "0x24",
							"fields": {
								"BUF_PTR_LOAD": {
									"description": "Load value for receive buffer pointer",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_BUF_PTR_STS": {
							"description": "Receive buffer pointer status register",
							"addressOffset": "0x28",
							"fields": {
								"CURR_BUF_PTR": {
									"description": "Current Buffer Pointer Index",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CURR_WORD_CNT": {
									"description": "Available Words in Buffer",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_FRAME_WD_CTRL": {
							"description": "Receive frame watchdog control register",
							"addressOffset": "0x2C",
							"fields": {
								"FRAME_WD_CNT_RST": {
									"description": "Frame Watchdog Counter Reset",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRAME_WD_EN": {
									"description": "Frame Watchdog Counter Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_FRAME_WD_REF": {
							"description": "Receive frame watchdog counter reference",
							"addressOffset": "0x30",
							"fields": {
								"RX_FRAME_WD_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_FRAME_WD_CNT": {
							"description": "Receive frame watchdog current count",
							"addressOffset": "0x34",
							"fields": {
								"RX_FRAME_WD_CNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_PING_WD_CTRL": {
							"description": "Receive ping watchdog control register",
							"addressOffset": "0x38",
							"fields": {
								"PING_WD_RST": {
									"description": "Ping Watchdog Counter Reset",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PING_WD_EN": {
									"description": "Ping Watchdog Counter Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_PING_TAG": {
							"description": "Receive ping tag register",
							"addressOffset": "0x3C",
							"fields": {
								"PING_TAG": {
									"description": "Ping Frame Tag",
									"bitOffset": "1",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_PING_WD_REF": {
							"description": "Receive ping watchdog counter reference",
							"addressOffset": "0x40",
							"fields": {
								"RX_PING_WD_REF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_PING_WD_CNT": {
							"description": "Receive pingwatchdog current count",
							"addressOffset": "0x44",
							"fields": {
								"RX_PING_WD_CNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_INT1_CTRL": {
							"description": "Receive interrupt control register for RX_INT1",
							"addressOffset": "0x48",
							"fields": {
								"INT1_EN_PING_WD_TO": {
									"description": "Enable Ping Watchdog Timeout Interrupt to INT1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_FRAME_WD_TO": {
									"description": "Enable Frame Watchdog Timeout Interrupt to INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_CRC_ERR": {
									"description": "Enable CRC Error Interrupt to INT1",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_TYPE_ERR": {
									"description": "Enable Frame Type Error Interrupt to INT1",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_EOF_ERR": {
									"description": "Enable End-of-Frame Error Interrupt to INT1",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_OVERRUN": {
									"description": "Enable Receive Buffer Overrun Interrupt to INT1",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_FRAME_DONE": {
									"description": "Enable Frame Done Interrupt to INT1",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_UNDERRUN": {
									"description": "Enable Buffer Underrun Interrupt to INT1",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_ERR_FRAME": {
									"description": "Enable Error Frame Received Interrupt to INT1",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_PING_FRAME": {
									"description": "Enable Ping Frame Received Interrupt to INT1",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_FRAME_OVERRUN": {
									"description": "Enable Frame Overrun Interrupt to INT1",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_DATA_FRAME": {
									"description": "Enable Data Frame Received Interrupt to INT1",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_PING_TAG_MATCH": {
									"description": "Enable Ping Frame Tag Matched Interrupt to INT1",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_DATA_TAG_MATCH": {
									"description": "Enable Data Frame Tag Matched Interrupt to INT1",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_EN_ERROR_TAG_MATCH": {
									"description": "Enable Error Frame Tag Matched Interrupt to INT1",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_INT2_CTRL": {
							"description": "Receive interrupt control register for RX_INT2",
							"addressOffset": "0x4C",
							"fields": {
								"INT2_EN_PING_WD_TO": {
									"description": "Enable Ping Watchdog Timeout Interrupt to INT2",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_FRAME_WD_TO": {
									"description": "Enable Frame Watchdog Timeout Interrupt to INT2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_CRC_ERR": {
									"description": "Enable CRC Errror Interrupt to INT2",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_TYPE_ERR": {
									"description": "Enable Frame Type Error Interrupt to INT2",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_EOF_ERR": {
									"description": "Enable End-of-Frame Error Interrupt to INT2",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_OVERRUN": {
									"description": "Enable Buffer Overrun Interrupt to INT2",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_FRAME_DONE": {
									"description": "Enable Frame Done Interrupt to INT2",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_UNDERRUN": {
									"description": "Enable Buffer Underrun Interrupt to INT2",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_ERR_FRAME": {
									"description": "Enable Error Frame Received Interrupt to INT2",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_PING_FRAME": {
									"description": "Enable Ping Frame Received Interrupt to INT2",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_FRAME_OVERRUN": {
									"description": "Enable Frame Overrun Interrupt to INT2",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_DATA_FRAME": {
									"description": "Enable Data Frame Received Interrupt to INT2",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_PING_TAG_MATCH": {
									"description": "Enable Ping Frame Tag Matched Interrupt to INT2",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_DATA_TAG_MATCH": {
									"description": "Enable Data Frame Tag Matched Interrupt to INT2",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT2_EN_ERROR_TAG_MATCH": {
									"description": "Enable Error Frame Tag Matched Interrupt to INT2",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_LOCK_CTRL": {
							"description": "Receive lock control register",
							"addressOffset": "0x50",
							"fields": {
								"LOCK": {
									"description": "Control Register Lock Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Key",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_ECC_DATA": {
							"description": "Receive ECC data register",
							"addressOffset": "0x54",
							"fields": {
								"DATA_LOW": {
									"description": "ECC Data Lower 16 Bits",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_HIGH": {
									"description": "ECC Data Upper 16 Bits",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_ECC_VAL": {
							"description": "Receive ECC value register",
							"addressOffset": "0x58",
							"fields": {
								"ECC_VAL": {
									"description": "Computed ECC Value",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_ECC_SEC_DATA": {
							"description": "Receive ECC corrected data register",
							"addressOffset": "0x5C",
							"fields": {
								"RX_ECC_SEC_DATA": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_ECC_LOG": {
							"description": "Receive ECC log and status register",
							"addressOffset": "0x60",
							"fields": {
								"SBE": {
									"description": "Single Bit Error Detected",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MBE": {
									"description": "Multiple Bit Errors Detected",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_FRAME_TAG_CMP": {
							"description": "Receive frame tag compare register",
							"addressOffset": "0x64",
							"fields": {
								"TAG_REF": {
									"description": "Frame Tag Reference",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TAG_MASK": {
									"description": "Frame Tag Mask",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP_EN": {
									"description": "Frame Tag Compare Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BROADCAST_EN": {
									"description": "Broadcast Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_PING_TAG_CMP": {
							"description": "Receive ping tag compare register",
							"addressOffset": "0x68",
							"fields": {
								"TAG_REF": {
									"description": "Ping Tag Reference",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TAG_MASK": {
									"description": "Ping Tag Mask",
									"bitOffset": "4",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMP_EN": {
									"description": "Ping Tag Compare Enable",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BROADCAST_EN": {
									"description": "Broadcast Enable",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_DLYLINE_CTRL": {
							"description": "Receive delay line control register",
							"addressOffset": "0x6C",
							"fields": {
								"RXCLK_DLY": {
									"description": "Delay Line Tap Select for RXCLK",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXD0_DLY": {
									"description": "Delay Line Tap Select for RXD0",
									"bitOffset": "5",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXD1_DLY": {
									"description": "Delay Line Tap Select for RXD1",
									"bitOffset": "10",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_VIS_1": {
							"description": "Receive debug visibility register 1",
							"addressOffset": "0x70",
							"fields": {
								"RX_CORE_STS": {
									"description": "Receiver Core Status",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RX_BUF_BASE[16]": {
							"description": "Base address for receive data buffer",
							"addressOffset": "0x74",
							"fields": {
								"RX_BUF_BASE[16]": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"GPIOCTRL": {
					"description": " ",
					"baseAddress": "0x33800",
					"size": "0x600",
					"resetMask": "none",
					"groupName": "GPIO_CTRL",
					"registers": {
						"GPACTRL": {
							"description": "GPIO A Qualification Sampling Period Control (GPIO0 to 31)",
							"addressOffset": "0x0",
							"fields": {
								"QUALPRD0": {
									"description": "Qualification sampling period for GPIO0 to GPIO7",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD1": {
									"description": "Qualification sampling period for GPIO8 to GPIO15",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD2": {
									"description": "Qualification sampling period for GPIO16 to GPIO23",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD3": {
									"description": "Qualification sampling period for GPIO24 to GPIO31",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAQSEL1": {
							"description": "GPIO A Qualifier Select 1 Register (GPIO0 to 15)",
							"addressOffset": "0x4",
							"fields": {
								"GPIO0": {
									"description": "Select input qualification type for GPIO0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Select input qualification type for GPIO1",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Select input qualification type for GPIO2",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Select input qualification type for GPIO3",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Select input qualification type for GPIO4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Select input qualification type for GPIO5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Select input qualification type for GPIO6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Select input qualification type for GPIO7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Select input qualification type for GPIO8",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Select input qualification type for GPIO9",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Select input qualification type for GPIO10",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Select input qualification type for GPIO11",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Select input qualification type for GPIO12",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Select input qualification type for GPIO13",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Select input qualification type for GPIO14",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Select input qualification type for GPIO15",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAQSEL2": {
							"description": "GPIO A Qualifier Select 2 Register (GPIO16 to 31)",
							"addressOffset": "0x8",
							"fields": {
								"GPIO16": {
									"description": "Select input qualification type for GPIO16",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Select input qualification type for GPIO17",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Select input qualification type for GPIO18",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Select input qualification type for GPIO19",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Select input qualification type for GPIO22",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Select input qualification type for GPIO23",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Select input qualification type for GPIO24",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Select input qualification type for GPIO25",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Select input qualification type for GPIO26",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Select input qualification type for GPIO27",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Select input qualification type for GPIO28",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Select input qualification type for GPIO29",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Select input qualification type for GPIO30",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Select input qualification type for GPIO31",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAMUX1": {
							"description": "GPIO A Mux 1 Register (GPIO0 to 15)",
							"addressOffset": "0xc",
							"fields": {
								"GPIO0": {
									"description": "Defines pin-muxing selection for GPIO0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Defines pin-muxing selection for GPIO1",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Defines pin-muxing selection for GPIO2",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Defines pin-muxing selection for GPIO3",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Defines pin-muxing selection for GPIO4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Defines pin-muxing selection for GPIO5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Defines pin-muxing selection for GPIO6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Defines pin-muxing selection for GPIO7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Defines pin-muxing selection for GPIO8",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Defines pin-muxing selection for GPIO9",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Defines pin-muxing selection for GPIO10",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Defines pin-muxing selection for GPIO11",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Defines pin-muxing selection for GPIO12",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Defines pin-muxing selection for GPIO13",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Defines pin-muxing selection for GPIO14",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Defines pin-muxing selection for GPIO15",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAMUX2": {
							"description": "GPIO A Mux 2 Register (GPIO16 to 31)",
							"addressOffset": "0x10",
							"fields": {
								"GPIO16": {
									"description": "Defines pin-muxing selection for GPIO16",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Defines pin-muxing selection for GPIO17",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Defines pin-muxing selection for GPIO18",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Defines pin-muxing selection for GPIO19",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Defines pin-muxing selection for GPIO22",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Defines pin-muxing selection for GPIO23",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Defines pin-muxing selection for GPIO24",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Defines pin-muxing selection for GPIO25",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Defines pin-muxing selection for GPIO26",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Defines pin-muxing selection for GPIO27",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Defines pin-muxing selection for GPIO28",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Defines pin-muxing selection for GPIO29",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Defines pin-muxing selection for GPIO30",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Defines pin-muxing selection for GPIO31",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPADIR": {
							"description": "GPIO A Direction Register (GPIO0 to 31)",
							"addressOffset": "0x14",
							"fields": {
								"GPIO0": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAPUD": {
							"description": "GPIO A Pull Up Disable Register (GPIO0 to 31)",
							"addressOffset": "0x18",
							"fields": {
								"GPIO0": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAINV": {
							"description": "GPIO A Input Polarity Invert Registers (GPIO0 to 31)",
							"addressOffset": "0x20",
							"fields": {
								"GPIO0": {
									"description": "Input inversion control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Input inversion control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Input inversion control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Input inversion control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Input inversion control for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Input inversion control for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Input inversion control for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Input inversion control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Input inversion control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Input inversion control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Input inversion control for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Input inversion control for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Input inversion control for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Input inversion control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Input inversion control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Input inversion control for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Input inversion control for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Input inversion control for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Input inversion control for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Input inversion control for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Input inversion control for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Input inversion control for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Input inversion control for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Input inversion control for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Input inversion control for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Input inversion control for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Input inversion control for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Input inversion control for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Input inversion control for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Input inversion control for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAODR": {
							"description": "GPIO A Open Drain Output Register (GPIO0 to GPIO31)",
							"addressOffset": "0x24",
							"fields": {
								"GPIO0": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAGMUX1": {
							"description": "GPIO A Peripheral Group Mux (GPIO0 to 15)",
							"addressOffset": "0x40",
							"fields": {
								"GPIO0": {
									"description": "Defines pin-muxing selection for GPIO0",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Defines pin-muxing selection for GPIO1",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Defines pin-muxing selection for GPIO2",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Defines pin-muxing selection for GPIO3",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Defines pin-muxing selection for GPIO4",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Defines pin-muxing selection for GPIO5",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Defines pin-muxing selection for GPIO6",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Defines pin-muxing selection for GPIO7",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Defines pin-muxing selection for GPIO8",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Defines pin-muxing selection for GPIO9",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Defines pin-muxing selection for GPIO10",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Defines pin-muxing selection for GPIO11",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Defines pin-muxing selection for GPIO12",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Defines pin-muxing selection for GPIO13",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Defines pin-muxing selection for GPIO14",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Defines pin-muxing selection for GPIO15",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPAGMUX2": {
							"description": "GPIO A Peripheral Group Mux (GPIO16 to 31)",
							"addressOffset": "0x44",
							"fields": {
								"GPIO16": {
									"description": "Defines pin-muxing selection for GPIO16",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Defines pin-muxing selection for GPIO17",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Defines pin-muxing selection for GPIO18",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Defines pin-muxing selection for GPIO19",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Defines pin-muxing selection for GPIO22",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Defines pin-muxing selection for GPIO23",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Defines pin-muxing selection for GPIO24",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Defines pin-muxing selection for GPIO25",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Defines pin-muxing selection for GPIO26",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Defines pin-muxing selection for GPIO27",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Defines pin-muxing selection for GPIO28",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Defines pin-muxing selection for GPIO29",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Defines pin-muxing selection for GPIO30",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Defines pin-muxing selection for GPIO31",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPALOCK": {
							"description": "GPIO A Lock Configuration Register (GPIO0 to 31)",
							"addressOffset": "0x78",
							"fields": {
								"GPIO0": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPACR": {
							"description": "GPIO A Lock Commit Register (GPIO0 to 31)",
							"addressOffset": "0x7c",
							"fields": {
								"GPIO0": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBCTRL": {
							"description": "GPIO B Qualification Sampling Period Control (GPIO32 to 63)",
							"addressOffset": "0x80",
							"fields": {
								"QUALPRD0": {
									"description": "Qualification sampling period for GPIO32 to GPIO39",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD1": {
									"description": "Qualification sampling period for GPIO40 to GPIO47",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD2": {
									"description": "Qualification sampling period for GPIO48 to GPIO55",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD3": {
									"description": "Qualification sampling period for GPIO56 to GPIO63",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBQSEL1": {
							"description": "GPIO B Qualifier Select 1 Register (GPIO32 to 47)",
							"addressOffset": "0x84",
							"fields": {
								"GPIO32": {
									"description": "Select input qualification type for GPIO32",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Select input qualification type for GPIO33",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Select input qualification type for GPIO34",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Select input qualification type for GPIO35",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Select input qualification type for GPIO37",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Select input qualification type for GPIO39",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Select input qualification type for GPIO40",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Select input qualification type for GPIO41",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Select input qualification type for GPIO42",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Select input qualification type for GPIO43",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Select input qualification type for GPIO44",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Select input qualification type for GPIO45",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Select input qualification type for GPIO46",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBQSEL2": {
							"description": "GPIO B Qualifier Select 2 Register (GPIO48 to 63)",
							"addressOffset": "0x88",
							"fields": {
								"GPIO61": {
									"description": "Select input qualification type for GPIO61",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Select input qualification type for GPIO62",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Select input qualification type for GPIO63",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBMUX1": {
							"description": "GPIO B Mux 1 Register (GPIO32 to 47)",
							"addressOffset": "0x8c",
							"fields": {
								"GPIO32": {
									"description": "Defines pin-muxing selection for GPIO32",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Defines pin-muxing selection for GPIO33",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Defines pin-muxing selection for GPIO34",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Defines pin-muxing selection for GPIO35",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Defines pin-muxing selection for GPIO37",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Defines pin-muxing selection for GPIO39",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Defines pin-muxing selection for GPIO40",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Defines pin-muxing selection for GPIO41",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Defines pin-muxing selection for GPIO42",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Defines pin-muxing selection for GPIO43",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Defines pin-muxing selection for GPIO44",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Defines pin-muxing selection for GPIO45",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Defines pin-muxing selection for GPIO46",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBMUX2": {
							"description": "GPIO B Mux 2 Register (GPIO48 to 63)",
							"addressOffset": "0x90",
							"fields": {
								"GPIO61": {
									"description": "Defines pin-muxing selection for GPIO61",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Defines pin-muxing selection for GPIO62",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Defines pin-muxing selection for GPIO63",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBDIR": {
							"description": "GPIO B Direction Register (GPIO32 to 63)",
							"addressOffset": "0x94",
							"fields": {
								"GPIO32": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Defines direction for this pin in GPIO mode",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBPUD": {
							"description": "GPIO B Pull Up Disable Register (GPIO32 to 63)",
							"addressOffset": "0x98",
							"fields": {
								"GPIO32": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Pull-Up Disable control for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBINV": {
							"description": "GPIO B Input Polarity Invert Registers (GPIO32 to 63)",
							"addressOffset": "0xa0",
							"fields": {
								"GPIO32": {
									"description": "Input inversion control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Input inversion control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Input inversion control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Input inversion control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Input inversion control for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Input inversion control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Input inversion control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Input inversion control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Input inversion control for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Input inversion control for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Input inversion control for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Input inversion control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Input inversion control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Input inversion control for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Input inversion control for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Input inversion control for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBODR": {
							"description": "GPIO B Open Drain Output Register (GPIO32 to GPIO63)",
							"addressOffset": "0xa4",
							"fields": {
								"GPIO32": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Outpout Open-Drain control for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBGMUX1": {
							"description": "GPIO B Peripheral Group Mux (GPIO32 to 47)",
							"addressOffset": "0xc0",
							"fields": {
								"GPIO32": {
									"description": "Defines pin-muxing selection for GPIO32",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Defines pin-muxing selection for GPIO33",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Defines pin-muxing selection for GPIO34",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Defines pin-muxing selection for GPIO35",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Defines pin-muxing selection for GPIO37",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Defines pin-muxing selection for GPIO39",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Defines pin-muxing selection for GPIO40",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Defines pin-muxing selection for GPIO41",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Defines pin-muxing selection for GPIO42",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Defines pin-muxing selection for GPIO43",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Defines pin-muxing selection for GPIO44",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Defines pin-muxing selection for GPIO45",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Defines pin-muxing selection for GPIO46",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBGMUX2": {
							"description": "GPIO B Peripheral Group Mux (GPIO48 to 63)",
							"addressOffset": "0xc4",
							"fields": {
								"GPIO61": {
									"description": "Defines pin-muxing selection for GPIO61",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Defines pin-muxing selection for GPIO62",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Defines pin-muxing selection for GPIO63",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBLOCK": {
							"description": "GPIO B Lock Configuration Register (GPIO32 to 63)",
							"addressOffset": "0xf8",
							"fields": {
								"GPIO32": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBCR": {
							"description": "GPIO B Lock Commit Register (GPIO32 to 63)",
							"addressOffset": "0xfc",
							"fields": {
								"GPIO32": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHCTRL": {
							"description": "GPIO H Qualification Sampling Period Control (GPIO224 to 255)",
							"addressOffset": "0x380",
							"fields": {
								"QUALPRD0": {
									"description": "Qualification sampling period for GPIO224 to GPIO231",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD1": {
									"description": "Qualification sampling period for GPIO232 to GPIO239",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALPRD2": {
									"description": "Qualification sampling period for GPIO240 to GPIO247",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHQSEL1": {
							"description": "GPIO H Qualifier Select 1 Register (GPIO224 to 239)",
							"addressOffset": "0x384",
							"fields": {
								"GPIO224": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHQSEL2": {
							"description": "GPIO H Qualifier Select 2 Register (GPIO240 to 255)",
							"addressOffset": "0x388",
							"fields": {
								"GPIO241": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Select input qualification type for this GPIO Pin",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHMUX1": {
							"description": "GPIO H Mux 1 Register (GPIO224 to 239)",
							"addressOffset": "0x38c",
							"fields": {
								"GPIO224": {
									"description": "Defines pin-muxing selection for GPIO224",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Defines pin-muxing selection for GPIO225",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Defines pin-muxing selection for GPIO226",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Defines pin-muxing selection for GPIO227",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Defines pin-muxing selection for GPIO228",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Defines pin-muxing selection for GPIO230",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Defines pin-muxing selection for GPIO231",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Defines pin-muxing selection for GPIO232",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Defines pin-muxing selection for GPIO233",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Defines pin-muxing selection for GPIO237",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Defines pin-muxing selection for GPIO238",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Defines pin-muxing selection for GPIO239",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHMUX2": {
							"description": "GPIO H Mux 2 Register (GPIO240 to 255)",
							"addressOffset": "0x390",
							"fields": {
								"GPIO241": {
									"description": "Defines pin-muxing selection for GPIO241",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Defines pin-muxing selection for GPIO242",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Defines pin-muxing selection for GPIO244",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Defines pin-muxing selection for GPIO245",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHINV": {
							"description": "GPIO H Input Polarity Invert Registers (GPIO224 to 255)",
							"addressOffset": "0x3a0",
							"fields": {
								"GPIO224": {
									"description": "Input inversion control for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Input inversion control for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Input inversion control for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Input inversion control for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Input inversion control for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Input inversion control for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Input inversion control for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Input inversion control for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Input inversion control for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Input inversion control for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Input inversion control for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Input inversion control for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO241": {
									"description": "Input inversion control for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Input inversion control for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Input inversion control for this pin",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Input inversion control for this pin",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHAMSEL": {
							"description": "GPIO H Analog Mode Select register (GPIO224 to GPIO255)",
							"addressOffset": "0x3a8",
							"fields": {
								"GPIO224": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO241": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Analog Mode select for this pin",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHGMUX1": {
							"description": "GPIO H Peripheral Group Mux (GPIO224 to 239)",
							"addressOffset": "0x3c0",
							"fields": {
								"GPIO224": {
									"description": "Defines pin-muxing selection for GPIO224",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Defines pin-muxing selection for GPIO225",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Defines pin-muxing selection for GPIO226",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Defines pin-muxing selection for GPIO227",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Defines pin-muxing selection for GPIO228",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Defines pin-muxing selection for GPIO230",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Defines pin-muxing selection for GPIO231",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Defines pin-muxing selection for GPIO232",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Defines pin-muxing selection for GPIO233",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Defines pin-muxing selection for GPIO237",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Defines pin-muxing selection for GPIO238",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Defines pin-muxing selection for GPIO239",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHGMUX2": {
							"description": "GPIO H Peripheral Group Mux (GPIO240 to 255)",
							"addressOffset": "0x3c4",
							"fields": {
								"GPIO241": {
									"description": "Defines pin-muxing selection for GPIO241",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Defines pin-muxing selection for GPIO242",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Defines pin-muxing selection for GPIO244",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Defines pin-muxing selection for GPIO245",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHLOCK": {
							"description": "GPIO H Lock Configuration Register (GPIO224 to 255)",
							"addressOffset": "0x3f8",
							"fields": {
								"GPIO224": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO241": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Configuration Lock bit for this pin",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHCR": {
							"description": "GPIO H Lock Commit Register (GPIO224 to 255)",
							"addressOffset": "0x3fc",
							"fields": {
								"GPIO224": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO241": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Configuration lock commit bit for this pin",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"GPIODATA": {
					"description": " ",
					"baseAddress": "0x33E00",
					"size": "0x100",
					"resetMask": "none",
					"groupName": "GPIO_DATA",
					"registers": {
						"GPADAT": {
							"description": "GPIO A Data Register (GPIO0 to 31)",
							"addressOffset": "0x0",
							"fields": {
								"GPIO0": {
									"description": "Data Register for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Data Register for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Data Register for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Data Register for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Data Register for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Data Register for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Data Register for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Data Register for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Data Register for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Data Register for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Data Register for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Data Register for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Data Register for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Data Register for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Data Register for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Data Register for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Data Register for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Data Register for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Data Register for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Data Register for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Data Register for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Data Register for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Data Register for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Data Register for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Data Register for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Data Register for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Data Register for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Data Register for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Data Register for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Data Register for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPASET": {
							"description": "GPIO A Data Set Register (GPIO0 to 31)",
							"addressOffset": "0x4",
							"fields": {
								"GPIO0": {
									"description": "Output Set bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Output Set bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Output Set bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Output Set bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Output Set bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Output Set bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Output Set bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Output Set bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Output Set bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Output Set bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Output Set bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Output Set bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Output Set bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Output Set bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Output Set bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Output Set bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Output Set bit for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Output Set bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Output Set bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Output Set bit for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Output Set bit for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Output Set bit for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Output Set bit for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Output Set bit for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Output Set bit for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Output Set bit for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Output Set bit for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Output Set bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Output Set bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Output Set bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPACLEAR": {
							"description": "GPIO A Data Clear Register (GPIO0 to 31)",
							"addressOffset": "0x8",
							"fields": {
								"GPIO0": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPATOGGLE": {
							"description": "GPIO A Data Toggle Register (GPIO0 to 31)",
							"addressOffset": "0xc",
							"fields": {
								"GPIO0": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBDAT": {
							"description": "GPIO B Data Register (GPIO32 to 63)",
							"addressOffset": "0x10",
							"fields": {
								"GPIO32": {
									"description": "Data Register for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Data Register for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Data Register for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Data Register for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Data Register for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Data Register for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Data Register for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Data Register for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Data Register for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Data Register for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Data Register for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Data Register for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Data Register for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Data Register for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Data Register for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Data Register for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBSET": {
							"description": "GPIO B Data Set Register (GPIO32 to 63)",
							"addressOffset": "0x14",
							"fields": {
								"GPIO32": {
									"description": "Output Set bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Output Set bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Output Set bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Output Set bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Output Set bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Output Set bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Output Set bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Output Set bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Output Set bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Output Set bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Output Set bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Output Set bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Output Set bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Output Set bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Output Set bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Output Set bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBCLEAR": {
							"description": "GPIO B Data Clear Register (GPIO32 to 63)",
							"addressOffset": "0x18",
							"fields": {
								"GPIO32": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Output Clear bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBTOGGLE": {
							"description": "GPIO B Data Toggle Register (GPIO32 to 63)",
							"addressOffset": "0x1c",
							"fields": {
								"GPIO32": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "Output Toggle bit for this pin",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHDAT": {
							"description": "GPIO H Data Register (GPIO224 to 255)",
							"addressOffset": "0x70",
							"fields": {
								"GPIO224": {
									"description": "Data Register for this pin",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO225": {
									"description": "Data Register for this pin",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO226": {
									"description": "Data Register for this pin",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO227": {
									"description": "Data Register for this pin",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO228": {
									"description": "Data Register for this pin",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO230": {
									"description": "Data Register for this pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO231": {
									"description": "Data Register for this pin",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO232": {
									"description": "Data Register for this pin",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO233": {
									"description": "Data Register for this pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO237": {
									"description": "Data Register for this pin",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO238": {
									"description": "Data Register for this pin",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO239": {
									"description": "Data Register for this pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO241": {
									"description": "Data Register for this pin",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO242": {
									"description": "Data Register for this pin",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO244": {
									"description": "Data Register for this pin",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO245": {
									"description": "Data Register for this pin",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"GPIODATAREAD": {
					"description": " ",
					"baseAddress": "0x33F00",
					"size": "0x74",
					"resetMask": "none",
					"groupName": "GPIO_DATA_READ",
					"registers": {
						"GPADAT_R": {
							"description": "GPIO A Data Read Register",
							"addressOffset": "0x0",
							"fields": {
								"GPADAT_R": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPBDAT_R": {
							"description": "GPIO B Data Read Register",
							"addressOffset": "0x4",
							"fields": {
								"GPBDAT_R": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPHDAT_R": {
							"description": "GPIO H Data Read Register",
							"addressOffset": "0x1c",
							"fields": {
								"GPHDAT_R": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"HIC": {
					"description": " ",
					"baseAddress": "0x2800",
					"size": "0x100",
					"resetMask": "none",
					"groupName": "HIC_CFG",
					"registers": {
						"HICREV": {
							"description": "Module Revision Register",
							"addressOffset": "0x0",
							"fields": {
								"MINOR": {
									"description": "Minor Revision Number",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CUSTOM": {
									"description": "Custom Module Number",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MAJOR": {
									"description": "Major Revision Number",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RTL": {
									"description": "Design Release Number",
									"bitOffset": "11",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FUNC": {
									"description": "Functional Release Number",
									"bitOffset": "16",
									"bitWidth": "12",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCHEME": {
									"description": "Defines Scheme for Module",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICGCR": {
							"description": "Global Control Register",
							"addressOffset": "0x4",
							"fields": {
								"HICEN": {
									"description": "Host Interface Enable",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICLOCK": {
							"description": "Lock Register",
							"addressOffset": "0x8",
							"fields": {
								"LOCK": {
									"description": "LOCK enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WRITE_ENABLE_KEY": {
									"description": "Key for enabling write",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICMODECR": {
							"description": "Mode Control Register",
							"addressOffset": "0xc",
							"fields": {
								"DW_MODE": {
									"description": "Data Width Mode",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RW_MODE": {
									"description": "Read-Write Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BEN_PRESENT": {
									"description": "Byte Enable Pins are present",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RDY_PRESENT": {
									"description": "Ready pin present",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"H2DBUF_DEVWREN": {
									"description": "Write Enable for Device to H2D Buffer",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"D2HBUF_HOSTWREN": {
									"description": "Write Enable for Host to D2H Buffer",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EN_DEVACC": {
									"description": "Enable Host access to Device region",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EN_HOSTWREALLOW": {
									"description": "Enable Host Write to EALLOWCTL register",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICPINPOLCR": {
							"description": "Pin Polarity Control Register",
							"addressOffset": "0x10",
							"fields": {
								"CS_POL": {
									"description": "Chip Select Polarity",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BEN_POL": {
									"description": "Byte Enable Polarity",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OE_POL": {
									"description": "Output Enable Polarity",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WE_POL": {
									"description": "Write Enable Polarity",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RDY_POL": {
									"description": "Ready Polarity",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICBASESEL": {
							"description": "Base Select Register",
							"addressOffset": "0x14",
							"fields": {
								"BASE_SELECT": {
									"description": "Base Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICHOSTCR": {
							"description": "Host Control Register",
							"addressOffset": "0x18",
							"fields": {
								"EALLOW_EN": {
									"description": "EALLOW Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACCSIZE": {
									"description": "Access Size",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PAGESEL": {
									"description": "Page Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HKEY": {
									"description": "Host Key",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICERRADDR": {
							"description": "Host Error Address register",
							"addressOffset": "0x1c",
							"fields": {
								"H2D_ERR_ADDR": {
									"description": "Address of the Host bus captured upon an error for Device",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"H2D_BASE_SEL": {
									"description": "Base Select corresponding to H2D error event",
									"bitOffset": "12",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"D2H_ERR_ADDR": {
									"description": "Address of the Host bus captured upon an error for Host",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"D2H_BASE_SEL": {
									"description": "Base Select corresponding to D2H error event",
									"bitOffset": "28",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICH2DTOKEN": {
							"description": "Host to Device Token Register",
							"addressOffset": "0x20",
							"fields": {
								"HICH2DTOKEN": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICD2HTOKEN": {
							"description": "Devie to Host Token Register",
							"addressOffset": "0x24",
							"fields": {
								"HICD2HTOKEN": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR0": {
							"description": "Device Base Address Register 0",
							"addressOffset": "0x28",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR1": {
							"description": "Device Base Address Register 1",
							"addressOffset": "0x2c",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR2": {
							"description": "Device Base Address Register 2",
							"addressOffset": "0x30",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR3": {
							"description": "Device Base Address Register 3",
							"addressOffset": "0x34",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR4": {
							"description": "Device Base Address Register 4",
							"addressOffset": "0x38",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR5": {
							"description": "Device Base Address Register 5",
							"addressOffset": "0x3c",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR6": {
							"description": "Device Base Address Register 6",
							"addressOffset": "0x40",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICDBADDR7": {
							"description": "Device Base Address Register 7",
							"addressOffset": "0x44",
							"fields": {
								"BASE_ADDR": {
									"description": "Base address of device region",
									"bitOffset": "7",
									"bitWidth": "25",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICH2DINTEN": {
							"description": "H2D Interrupt Enable",
							"addressOffset": "0x50",
							"fields": {
								"H2D_INTEN": {
									"description": "Host To Device Interrupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_INTEN": {
									"description": "BusError Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_INTEN": {
									"description": "Illegal Write event interrupt enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_INTEN": {
									"description": "Illegal Read event interrupt enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICH2DINTFLG": {
							"description": "H2D Interrupt status Flag",
							"addressOffset": "0x54",
							"fields": {
								"H2D_FLG": {
									"description": "Host To Device Interrupt Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_FLG": {
									"description": "BusError Interrupt Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_FLG": {
									"description": "Illegal write event interrupt flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_FLG": {
									"description": "Illegal read event interrupt flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICH2DINTCLR": {
							"description": "H2D Interrupt status Clear",
							"addressOffset": "0x58",
							"fields": {
								"H2D_CLR": {
									"description": "Host To Device Interrupt Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_CLR": {
									"description": "BusError Interrupt Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_CLR": {
									"description": "Illegal Write Interrupt Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_CLR": {
									"description": "Illegal Read Interrupt Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICH2DINTFRC": {
							"description": "H2D Interrupt Set Force",
							"addressOffset": "0x5c",
							"fields": {
								"H2D_INTFRC": {
									"description": "Host To Device Force Set",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_INTFRC": {
									"description": "BusError Interrupt Force Set",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_INTFRC": {
									"description": "Illegal Write Interrupt Force Set",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_INTFRC": {
									"description": "Illegal Read Interrupt Force Set",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICD2HINTEN": {
							"description": "D2H Interrupt Enable",
							"addressOffset": "0x60",
							"fields": {
								"D2H_INTEN": {
									"description": "Device to Host Data Ready Interrupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_INTEN": {
									"description": "BusError Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_INTEN": {
									"description": "Illegal Write event Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_INTEN": {
									"description": "Illegal Read event Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACCVIO_INTEN": {
									"description": "Access Violation Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVTRIG_INTEN": {
									"description": "Event Trigger Interrupt Enable",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICD2HINTFLG": {
							"description": "D2H Interrupt status Flag",
							"addressOffset": "0x64",
							"fields": {
								"D2H_FLG": {
									"description": "Device to Host Data Ready Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_FLG": {
									"description": "BusError Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_FLG": {
									"description": "Illegal Write event Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_FLG": {
									"description": "Illegal Read event Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACCVIO_FLG": {
									"description": "Access Violation Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVTRIG_FLG": {
									"description": "Event Trigger Flag",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICD2HINTCLR": {
							"description": "D2H Interrupt status Clear",
							"addressOffset": "0x68",
							"fields": {
								"D2H_CLR": {
									"description": "Device to Host Interrupt Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_CLR": {
									"description": "BusError Interrupt Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_CLR": {
									"description": "Illegal Write Interrupt Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_CLR": {
									"description": "Illegal Read Interrupt Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACCVIO_CLR": {
									"description": "Access Violation Interrupt Clear",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVTRIG_CLR": {
									"description": "Event Trigger Interrupt Clear",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICD2HINTFRC": {
							"description": "D2H Interrupt Set Force",
							"addressOffset": "0x6c",
							"fields": {
								"D2H_INTFRC": {
									"description": "Device to Host Force Set",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSERR_INTFRC": {
									"description": "BusError Interrupt Force Set",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLWR_INTFRC": {
									"description": "Illegal Write Interrupt Force Set",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ILLRD_INTFRC": {
									"description": "Illegal Read Interrupt Force Set",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACCVIO_INTFRC": {
									"description": "Access Violation Interrupt Force Set",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EVTRIG_INTFRC": {
									"description": "Event Trigger Interrupt Force Set",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HICACCVIOADDR": {
							"description": "Access Violation Address",
							"addressOffset": "0x70",
							"fields": {
								"HICACCVIOADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF0": {
							"description": "Host to Device Buffer 0",
							"addressOffset": "0x80",
							"fields": {
								"H2D_BUF0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF1": {
							"description": "Host to Device Buffer 1",
							"addressOffset": "0x84",
							"fields": {
								"H2D_BUF1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF2": {
							"description": "Host to Device Buffer 2",
							"addressOffset": "0x88",
							"fields": {
								"H2D_BUF2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF3": {
							"description": "Host to Device Buffer 3",
							"addressOffset": "0x8c",
							"fields": {
								"H2D_BUF3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF4": {
							"description": "Host to Device Buffer 4",
							"addressOffset": "0x90",
							"fields": {
								"H2D_BUF4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF5": {
							"description": "Host to Device Buffer 5",
							"addressOffset": "0x94",
							"fields": {
								"H2D_BUF5": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF6": {
							"description": "Host to Device Buffer 6",
							"addressOffset": "0x98",
							"fields": {
								"H2D_BUF6": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF7": {
							"description": "Host to Device Buffer 7",
							"addressOffset": "0x9c",
							"fields": {
								"H2D_BUF7": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF8": {
							"description": "Host to Device Buffer 8",
							"addressOffset": "0xa0",
							"fields": {
								"H2D_BUF8": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF9": {
							"description": "Host to Device Buffer 9",
							"addressOffset": "0xa4",
							"fields": {
								"H2D_BUF9": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF10": {
							"description": "Host to Device Buffer 10",
							"addressOffset": "0xa8",
							"fields": {
								"H2D_BUF10": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF11": {
							"description": "Host to Device Buffer 11",
							"addressOffset": "0xac",
							"fields": {
								"H2D_BUF11": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF12": {
							"description": "Host to Device Buffer 12",
							"addressOffset": "0xb0",
							"fields": {
								"H2D_BUF12": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF13": {
							"description": "Host to Device Buffer 13",
							"addressOffset": "0xb4",
							"fields": {
								"H2D_BUF13": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF14": {
							"description": "Host to Device Buffer 14",
							"addressOffset": "0xb8",
							"fields": {
								"H2D_BUF14": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"H2D_BUF15": {
							"description": "Host to Device Buffer 15",
							"addressOffset": "0xbc",
							"fields": {
								"H2D_BUF15": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF0": {
							"description": "Device to Host Buffer 0",
							"addressOffset": "0xc0",
							"fields": {
								"D2H_BUF0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF1": {
							"description": "Device to Host Buffer 1",
							"addressOffset": "0xc4",
							"fields": {
								"D2H_BUF1": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF2": {
							"description": "Device to Host Buffer 2",
							"addressOffset": "0xc8",
							"fields": {
								"D2H_BUF2": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF3": {
							"description": "Device to Host Buffer 3",
							"addressOffset": "0xcc",
							"fields": {
								"D2H_BUF3": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF4": {
							"description": "Device to Host Buffer 4",
							"addressOffset": "0xd0",
							"fields": {
								"D2H_BUF4": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF5": {
							"description": "Device to Host Buffer 5",
							"addressOffset": "0xd4",
							"fields": {
								"D2H_BUF5": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF6": {
							"description": "Device to Host Buffer 6",
							"addressOffset": "0xd8",
							"fields": {
								"D2H_BUF6": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF7": {
							"description": "Device to Host Buffer 7",
							"addressOffset": "0xdc",
							"fields": {
								"D2H_BUF7": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF8": {
							"description": "Device to Host Buffer 8",
							"addressOffset": "0xe0",
							"fields": {
								"D2H_BUF8": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF9": {
							"description": "Device to Host Buffer 9",
							"addressOffset": "0xe4",
							"fields": {
								"D2H_BUF9": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF10": {
							"description": "Device to Host Buffer 10",
							"addressOffset": "0xe8",
							"fields": {
								"D2H_BUF10": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF11": {
							"description": "Device to Host Buffer 11",
							"addressOffset": "0xec",
							"fields": {
								"D2H_BUF11": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF12": {
							"description": "Device to Host Buffer 12",
							"addressOffset": "0xf0",
							"fields": {
								"D2H_BUF12": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF13": {
							"description": "Device to Host Buffer 13",
							"addressOffset": "0xf4",
							"fields": {
								"D2H_BUF13": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF14": {
							"description": "Device to Host Buffer 14",
							"addressOffset": "0xf8",
							"fields": {
								"D2H_BUF14": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"D2H_BUF15": {
							"description": "Device to Host Buffer 15",
							"addressOffset": "0xfc",
							"fields": {
								"D2H_BUF15": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"I2CA": {
					"description": " ",
					"baseAddress": "0x34800",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "I2C",
					"registers": {
						"I2COAR": {
							"description": "I2C Own address",
							"addressOffset": "0x0",
							"fields": {
								"OAR": {
									"description": "I2C Own address",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CIER": {
							"description": "I2C Interrupt Enable",
							"addressOffset": "0x4",
							"fields": {
								"ARBL": {
									"description": "Arbitration-lost interrupt enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACK": {
									"description": "No-acknowledgment interrupt enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ARDY": {
									"description": "Register-access-ready interrupt enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RRDY": {
									"description": "Receive-data-ready interrupt enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRDY": {
									"description": "Transmit-data-ready interrupt enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCD": {
									"description": "Stop condition detected interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AAS": {
									"description": "Addressed as slave interrupt enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CSTR": {
							"description": "I2C Status",
							"addressOffset": "0x8",
							"fields": {
								"ARBL": {
									"description": "Arbitration-lost interrupt flag bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACK": {
									"description": "No-acknowledgment interrupt flag bit.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ARDY": {
									"description": "Register-access-ready interrupt flag bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RRDY": {
									"description": "Receive-data-ready interrupt flag bit.",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRDY": {
									"description": "Transmit-data-ready interrupt flag bit.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCD": {
									"description": "Stop condition detected bit.",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BYTESENT": {
									"description": "Byte transmit over indication",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AD0": {
									"description": "Address 0 bits",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AAS": {
									"description": "Addressed-as-slave bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XSMT": {
									"description": "Transmit shift register empty bit.",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RSFULL": {
									"description": "Receive shift register full bit.",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BB": {
									"description": "Bus busy bit.",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACKSNT": {
									"description": "NACK sent bit.",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDIR": {
									"description": "Slave direction bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CCLKL": {
							"description": "I2C Clock low-time divider",
							"addressOffset": "0xc",
							"fields": {
								"I2CCLKL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CCLKH": {
							"description": "I2C Clock high-time divider",
							"addressOffset": "0x10",
							"fields": {
								"I2CCLKH": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CCNT": {
							"description": "I2C Data count",
							"addressOffset": "0x14",
							"fields": {
								"I2CCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CDRR": {
							"description": "I2C Data receive",
							"addressOffset": "0x18",
							"fields": {
								"DATA": {
									"description": "Receive data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CSAR": {
							"description": "I2C Slave address",
							"addressOffset": "0x1c",
							"fields": {
								"SAR": {
									"description": "Slave Address",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CDXR": {
							"description": "I2C Data Transmit",
							"addressOffset": "0x20",
							"fields": {
								"DATA": {
									"description": "Transmit data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CMDR": {
							"description": "I2C Mode",
							"addressOffset": "0x24",
							"fields": {
								"BC": {
									"description": "Bit count bits.",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FDF": {
									"description": "Free Data Format",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STB": {
									"description": "START Byte Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IRS": {
									"description": "I2C Module Reset",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DLB": {
									"description": "Digital Loopback Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RM": {
									"description": "Repeat Mode",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XA": {
									"description": "Expanded Address Mode",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRX": {
									"description": "Transmitter Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MST": {
									"description": "Master Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STP": {
									"description": "STOP Condition",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STT": {
									"description": "START condition bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Debug Action",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACKMOD": {
									"description": "NACK mode bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CISRC": {
							"description": "I2C Interrupt Source",
							"addressOffset": "0x28",
							"fields": {
								"INTCODE": {
									"description": "Interrupt code bits.",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WRITE_ZEROS": {
									"description": "Always write all 0s to this field",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CEMDR": {
							"description": "I2C Extended Mode",
							"addressOffset": "0x2c",
							"fields": {
								"BC": {
									"description": "Backwards compatibility mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FCM": {
									"description": "Forward Compatibility for Tx behav in Type1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CPSC": {
							"description": "I2C Prescaler",
							"addressOffset": "0x30",
							"fields": {
								"IPSC": {
									"description": "I2C Prescaler Divide Down",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CFFTX": {
							"description": "I2C FIFO Transmit",
							"addressOffset": "0x34",
							"fields": {
								"TXFFIL": {
									"description": "Transmit FIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFIENA": {
									"description": "Transmit FIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINTCLR": {
									"description": "Transmit FIFO Interrupt Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINT": {
									"description": "Transmit FIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFST": {
									"description": "Transmit FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFRST": {
									"description": "Transmit FIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"I2CFFEN": {
									"description": "Transmit FIFO Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CFFRX": {
							"description": "I2C FIFO Receive",
							"addressOffset": "0x38",
							"fields": {
								"RXFFIL": {
									"description": "Receive FIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFIENA": {
									"description": "Receive FIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINTCLR": {
									"description": "Receive FIFO Interrupt Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINT": {
									"description": "Receive FIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFST": {
									"description": "Receive FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFRST": {
									"description": "Receive FIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"I2CB": {
					"description": " ",
					"baseAddress": "0x34880",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "I2C",
					"registers": {
						"I2COAR": {
							"description": "I2C Own address",
							"addressOffset": "0x0",
							"fields": {
								"OAR": {
									"description": "I2C Own address",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CIER": {
							"description": "I2C Interrupt Enable",
							"addressOffset": "0x4",
							"fields": {
								"ARBL": {
									"description": "Arbitration-lost interrupt enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACK": {
									"description": "No-acknowledgment interrupt enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ARDY": {
									"description": "Register-access-ready interrupt enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RRDY": {
									"description": "Receive-data-ready interrupt enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRDY": {
									"description": "Transmit-data-ready interrupt enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCD": {
									"description": "Stop condition detected interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AAS": {
									"description": "Addressed as slave interrupt enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CSTR": {
							"description": "I2C Status",
							"addressOffset": "0x8",
							"fields": {
								"ARBL": {
									"description": "Arbitration-lost interrupt flag bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACK": {
									"description": "No-acknowledgment interrupt flag bit.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ARDY": {
									"description": "Register-access-ready interrupt flag bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RRDY": {
									"description": "Receive-data-ready interrupt flag bit.",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRDY": {
									"description": "Transmit-data-ready interrupt flag bit.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCD": {
									"description": "Stop condition detected bit.",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BYTESENT": {
									"description": "Byte transmit over indication",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AD0": {
									"description": "Address 0 bits",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"AAS": {
									"description": "Addressed-as-slave bit",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XSMT": {
									"description": "Transmit shift register empty bit.",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RSFULL": {
									"description": "Receive shift register full bit.",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BB": {
									"description": "Bus busy bit.",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACKSNT": {
									"description": "NACK sent bit.",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDIR": {
									"description": "Slave direction bit",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CCLKL": {
							"description": "I2C Clock low-time divider",
							"addressOffset": "0xc",
							"fields": {
								"I2CCLKL": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CCLKH": {
							"description": "I2C Clock high-time divider",
							"addressOffset": "0x10",
							"fields": {
								"I2CCLKH": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CCNT": {
							"description": "I2C Data count",
							"addressOffset": "0x14",
							"fields": {
								"I2CCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CDRR": {
							"description": "I2C Data receive",
							"addressOffset": "0x18",
							"fields": {
								"DATA": {
									"description": "Receive data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CSAR": {
							"description": "I2C Slave address",
							"addressOffset": "0x1c",
							"fields": {
								"SAR": {
									"description": "Slave Address",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CDXR": {
							"description": "I2C Data Transmit",
							"addressOffset": "0x20",
							"fields": {
								"DATA": {
									"description": "Transmit data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CMDR": {
							"description": "I2C Mode",
							"addressOffset": "0x24",
							"fields": {
								"BC": {
									"description": "Bit count bits.",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FDF": {
									"description": "Free Data Format",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STB": {
									"description": "START Byte Mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IRS": {
									"description": "I2C Module Reset",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DLB": {
									"description": "Digital Loopback Mode",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RM": {
									"description": "Repeat Mode",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XA": {
									"description": "Expanded Address Mode",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TRX": {
									"description": "Transmitter Mode",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MST": {
									"description": "Master Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STP": {
									"description": "STOP Condition",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STT": {
									"description": "START condition bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Debug Action",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACKMOD": {
									"description": "NACK mode bit",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CISRC": {
							"description": "I2C Interrupt Source",
							"addressOffset": "0x28",
							"fields": {
								"INTCODE": {
									"description": "Interrupt code bits.",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WRITE_ZEROS": {
									"description": "Always write all 0s to this field",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CEMDR": {
							"description": "I2C Extended Mode",
							"addressOffset": "0x2c",
							"fields": {
								"BC": {
									"description": "Backwards compatibility mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FCM": {
									"description": "Forward Compatibility for Tx behav in Type1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CPSC": {
							"description": "I2C Prescaler",
							"addressOffset": "0x30",
							"fields": {
								"IPSC": {
									"description": "I2C Prescaler Divide Down",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CFFTX": {
							"description": "I2C FIFO Transmit",
							"addressOffset": "0x34",
							"fields": {
								"TXFFIL": {
									"description": "Transmit FIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFIENA": {
									"description": "Transmit FIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINTCLR": {
									"description": "Transmit FIFO Interrupt Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINT": {
									"description": "Transmit FIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFST": {
									"description": "Transmit FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFRST": {
									"description": "Transmit FIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"I2CFFEN": {
									"description": "Transmit FIFO Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CFFRX": {
							"description": "I2C FIFO Receive",
							"addressOffset": "0x38",
							"fields": {
								"RXFFIL": {
									"description": "Receive FIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFIENA": {
									"description": "Receive FIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINTCLR": {
									"description": "Receive FIFO Interrupt Flag Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINT": {
									"description": "Receive FIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFST": {
									"description": "Receive FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFRST": {
									"description": "Receive FIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"I2SA": {
					"description": " ",
					"baseAddress": "0xEC00",
					"size": "0x38",
					"resetMask": "none",
					"groupName": "I2S",
					"registers": {
						"I2SSCTRL": {
							"description": "I2S Serializer Control Register",
							"addressOffset": "0x0",
							"fields": {
								"FRMT": {
									"description": "Set The Serializer Data Format",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODE": {
									"description": "Set The Serializer In Master Or Slave Mode",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDLEN": {
									"description": "Choose Serializer Word Length",
									"bitOffset": "3",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PACK": {
									"description": "Enable Data Packing",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATDLY": {
									"description": "Set The I2S Receive and Transmit Date Delay",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKPOL": {
									"description": "Controls I2S Clock Polarity",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSPOL": {
									"description": "Inverts I2S Frame-Synchronization Polarity",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOOPBACK": {
									"description": "Routes Data From Transmit Shift Register Back To Receive Shift Register",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MONO": {
									"description": "Set I2S Into Mono Or Stereo Mode",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ENABLE": {
									"description": "Resets Or Enables The Serializer transmission Or Reception",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLTLEN": {
									"description": "Choose Serializer Slot Length",
									"bitOffset": "17",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FRLEN": {
									"description": "Frame Length 1",
									"bitOffset": "21",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RESERVEBITOUT": {
									"description": "Reserve Bit Output Control",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RSVPADEN": {
									"description": "I2S_DX PAD Output Enable Control For Reserve Bit",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SSRATE": {
							"description": "I2S Sample Rate Generator Register",
							"addressOffset": "0x4",
							"fields": {
								"CLKDIV": {
									"description": "Divider To Generate I2Sn_CLK",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSDIV": {
									"description": "Divider To Generate I2Sn_FS",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FWID": {
									"description": "Frame-Synchronization Pulse Width Bits For I2Sn_FS",
									"bitOffset": "12",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2STXLT0": {
							"description": "I2S Transmit Left Data 0 Register",
							"addressOffset": "0x8",
							"fields": {
								"I2STXLT0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2STXRT0": {
							"description": "I2S Transmit Right Data 0 Register",
							"addressOffset": "0xc",
							"fields": {
								"I2STXRT0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SINTFL": {
							"description": "I2S Interrupt Flag Register",
							"addressOffset": "0x10",
							"fields": {
								"RCVOUERRFL": {
									"description": "Receive Overrun Or Underrun Condition",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XMITOUERRFL": {
									"description": "Transmit Overrun Or Underrun Condition",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FERRFL": {
									"description": "Frame-Synchornization Error Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RCVMONFL": {
									"description": "Mono Data Receive Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RCVSTFL": {
									"description": "Stereo Data Receive Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XMITMONFL": {
									"description": "Mono Data Transmit Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XMITSTFL": {
									"description": "Stereo Data Transmit Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SINTMASK": {
							"description": "I2S Interrupt Mask Register",
							"addressOffset": "0x14",
							"fields": {
								"RCVOUERR": {
									"description": "Enable Receive Overrun Or Underrun Condition",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XMITOUERR": {
									"description": "Enable Transmit Overrun Or Underrun Condition",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FERR": {
									"description": "Enable Frame Sync Error",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RCVMON": {
									"description": "Enable Mono Left Receive Data Interrupt",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RCVST": {
									"description": "Enable Stereo Left Right Receive Data Interrupt",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XMITMON": {
									"description": "Enable Mono Left Transmit Data Interrupt",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XMITST": {
									"description": "Enable Stereo Left Right Transmit Data Interrupt",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SRXLT0": {
							"description": "I2S Receive Left Data 0 Register",
							"addressOffset": "0x18",
							"fields": {
								"I2SRXLT0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SRXRT0": {
							"description": "I2S Receive Right Data 0 Register",
							"addressOffset": "0x1c",
							"fields": {
								"I2SRXRT0": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SMCR1": {
							"description": "I2S Multichannel Control 1 Register",
							"addressOffset": "0x20",
							"fields": {
								"RMCM": {
									"description": "Receive Multichannel Selection Mode Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SMCR2": {
							"description": "I2S Multichannel Control 2 Register",
							"addressOffset": "0x24",
							"fields": {
								"XMCM": {
									"description": "Transmit Multichannel Selection Mode Bit",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SRCERA": {
							"description": "I2S Receive Channel Enable Register",
							"addressOffset": "0x28",
							"fields": {
								"RCE": {
									"description": "Receive Channel Enable Bit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SXCERA": {
							"description": "I2S Transmi Channel Enable Register",
							"addressOffset": "0x2c",
							"fields": {
								"XCE": {
									"description": "Transmit Channel Enable Bit",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2SRXDRP": {
							"description": "I2S RX Drop Data Function Control Register",
							"addressOffset": "0x30",
							"fields": {
								"DROPNUM": {
									"description": "Drop Data Number",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DROPEN": {
									"description": "Receive Drop Data Function Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DROPVALID": {
									"description": " ",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2STXTDMDRP": {
							"description": "I2S Tx TDM Mode Drop Data Function Control Register",
							"addressOffset": "0x34",
							"fields": {
								"TXTDMDROPEN": {
									"description": "Transmit Drop Data Function Enable In TDM Mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXTDMDROPVALID": {
									"description": " ",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"INPUTXBAR": {
					"description": " ",
					"baseAddress": "0x31000",
					"size": "0x7C",
					"resetMask": "none",
					"groupName": "INPUT_XBAR",
					"registers": {
						"INPUT1SELECT": {
							"description": "INPUT1 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x0",
							"fields": {
								"INPUT1SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT2SELECT": {
							"description": "INPUT2 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x4",
							"fields": {
								"INPUT2SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT3SELECT": {
							"description": "INPUT3 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x8",
							"fields": {
								"INPUT3SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT4SELECT": {
							"description": "INPUT4 Input Select Register (GPIO0 to x)",
							"addressOffset": "0xc",
							"fields": {
								"INPUT4SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT5SELECT": {
							"description": "INPUT5 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x10",
							"fields": {
								"INPUT5SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT6SELECT": {
							"description": "INPUT6 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x14",
							"fields": {
								"INPUT6SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT7SELECT": {
							"description": "INPUT7 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x18",
							"fields": {
								"INPUT7SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT8SELECT": {
							"description": "INPUT8 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x1c",
							"fields": {
								"INPUT8SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT9SELECT": {
							"description": "INPUT9 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x20",
							"fields": {
								"INPUT9SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT10SELECT": {
							"description": "INPUT10 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x24",
							"fields": {
								"INPUT10SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT11SELECT": {
							"description": "INPUT11 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x28",
							"fields": {
								"INPUT11SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT12SELECT": {
							"description": "INPUT12 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x2c",
							"fields": {
								"INPUT12SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT13SELECT": {
							"description": "INPUT13 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x30",
							"fields": {
								"INPUT13SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT14SELECT": {
							"description": "INPUT14 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x34",
							"fields": {
								"INPUT14SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT15SELECT": {
							"description": "INPUT15 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x38",
							"fields": {
								"INPUT15SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT16SELECT": {
							"description": "INPUT16 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x3c",
							"fields": {
								"INPUT16SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUTSELECTLOCK": {
							"description": "Input Select Lock Register",
							"addressOffset": "0x78",
							"fields": {
								"INPUT1SELECT": {
									"description": "Lock bit for INPUT1SELECT Register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT2SELECT": {
									"description": "Lock bit for INPUT2SELECT Register",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT3SELECT": {
									"description": "Lock bit for INPUT3SELECT Register",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT4SELECT": {
									"description": "Lock bit for INPUT4SELECT Register",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT5SELECT": {
									"description": "Lock bit for INPUT5SELECT Register",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT6SELECT": {
									"description": "Lock bit for INPUT6SELECT Register",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT7SELECT": {
									"description": "Lock bit for INPUT7SELECT Register",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT8SELECT": {
									"description": "Lock bit for INPUT8SELECT Register",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT9SELECT": {
									"description": "Lock bit for INPUT9SELECT Register",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT10SELECT": {
									"description": "Lock bit for INPUT10SELECT Register",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT11SELECT": {
									"description": "Lock bit for INPUT11SELECT Register",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT12SELECT": {
									"description": "Lock bit for INPUT12SELECT Register",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT13SELECT": {
									"description": "Lock bit for INPUT13SELECT Register",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT14SELECT": {
									"description": "Lock bit for INPUT14SELECT Register",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT15SELECT": {
									"description": "Lock bit for INPUT15SELECT Register",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT16SELECT": {
									"description": "Lock bit for INPUT16SELECT Register",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLBINPUTXBAR": {
					"description": " ",
					"baseAddress": "0x31180",
					"size": "0x7C",
					"resetMask": "none",
					"groupName": "INPUT_XBAR",
					"registers": {
						"INPUT1SELECT": {
							"description": "INPUT1 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x0",
							"fields": {
								"INPUT1SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT2SELECT": {
							"description": "INPUT2 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x4",
							"fields": {
								"INPUT2SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT3SELECT": {
							"description": "INPUT3 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x8",
							"fields": {
								"INPUT3SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT4SELECT": {
							"description": "INPUT4 Input Select Register (GPIO0 to x)",
							"addressOffset": "0xc",
							"fields": {
								"INPUT4SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT5SELECT": {
							"description": "INPUT5 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x10",
							"fields": {
								"INPUT5SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT6SELECT": {
							"description": "INPUT6 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x14",
							"fields": {
								"INPUT6SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT7SELECT": {
							"description": "INPUT7 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x18",
							"fields": {
								"INPUT7SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT8SELECT": {
							"description": "INPUT8 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x1c",
							"fields": {
								"INPUT8SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT9SELECT": {
							"description": "INPUT9 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x20",
							"fields": {
								"INPUT9SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT10SELECT": {
							"description": "INPUT10 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x24",
							"fields": {
								"INPUT10SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT11SELECT": {
							"description": "INPUT11 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x28",
							"fields": {
								"INPUT11SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT12SELECT": {
							"description": "INPUT12 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x2c",
							"fields": {
								"INPUT12SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT13SELECT": {
							"description": "INPUT13 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x30",
							"fields": {
								"INPUT13SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT14SELECT": {
							"description": "INPUT14 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x34",
							"fields": {
								"INPUT14SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT15SELECT": {
							"description": "INPUT15 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x38",
							"fields": {
								"INPUT15SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUT16SELECT": {
							"description": "INPUT16 Input Select Register (GPIO0 to x)",
							"addressOffset": "0x3c",
							"fields": {
								"INPUT16SELECT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"INPUTSELECTLOCK": {
							"description": "Input Select Lock Register",
							"addressOffset": "0x78",
							"fields": {
								"INPUT1SELECT": {
									"description": "Lock bit for INPUT1SELECT Register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT2SELECT": {
									"description": "Lock bit for INPUT2SELECT Register",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT3SELECT": {
									"description": "Lock bit for INPUT3SELECT Register",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT4SELECT": {
									"description": "Lock bit for INPUT4SELECT Register",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT5SELECT": {
									"description": "Lock bit for INPUT5SELECT Register",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT6SELECT": {
									"description": "Lock bit for INPUT6SELECT Register",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT7SELECT": {
									"description": "Lock bit for INPUT7SELECT Register",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT8SELECT": {
									"description": "Lock bit for INPUT8SELECT Register",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT9SELECT": {
									"description": "Lock bit for INPUT9SELECT Register",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT10SELECT": {
									"description": "Lock bit for INPUT10SELECT Register",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT11SELECT": {
									"description": "Lock bit for INPUT11SELECT Register",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT12SELECT": {
									"description": "Lock bit for INPUT12SELECT Register",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT13SELECT": {
									"description": "Lock bit for INPUT13SELECT Register",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT14SELECT": {
									"description": "Lock bit for INPUT14SELECT Register",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT15SELECT": {
									"description": "Lock bit for INPUT15SELECT Register",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT16SELECT": {
									"description": "Lock bit for INPUT16SELECT Register",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"LINA": {
					"description": " ",
					"baseAddress": "0x34000",
					"size": "0x74",
					"resetMask": "none",
					"groupName": "LIN",
					"registers": {
						"SCIGCR0": {
							"description": "Global Control Register 0",
							"addressOffset": "0x0",
							"fields": {
								"RESET": {
									"description": "LIN Module reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIGCR1": {
							"description": "Global Control Register 1",
							"addressOffset": "0x4",
							"fields": {
								"COMMMODE": {
									"description": "SCI/LIN communications mode bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIMINGMODE": {
									"description": "SCI timing mode bit. Should be set to 1 for SCI mode.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PARITYENA": {
									"description": "Parity enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PARITY": {
									"description": "SCI parity odd/even selection",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "SCI number of stop bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_MASTER": {
									"description": "LIN Master/Slave selection and SCI clock enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LINMODE": {
									"description": "LIN Mode enable/disable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWnRST": {
									"description": "Software reset",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLEEP": {
									"description": "SCI sleep (SCI compatibility mode)",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADAPT": {
									"description": "Automatic baudrate adjustment control(LIN mode)",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MBUFMODE": {
									"description": "Multi-buffer mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTYPE": {
									"description": "Checksum type (LIN mode)",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HGENCTRL": {
									"description": "Mask filtering comparison control (LIN mode)",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEXTFRAME": {
									"description": "Stop extended frame communication (LIN mode)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOOPBACK": {
									"description": "Digital loopback mode",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONT": {
									"description": "Continue on suspend",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXENA": {
									"description": "Receive enable",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXENA": {
									"description": "Transmit enable",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIGCR2": {
							"description": "Global Control Register 2",
							"addressOffset": "0x8",
							"fields": {
								"POWERDOWN": {
									"description": "Low-power mode PowerDown bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GENWU": {
									"description": "Generate Wakeup",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SC": {
									"description": "Send Checksum (LIN mode)",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CC": {
									"description": "Compare Checksum (LIN mode)",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCISETINT": {
							"description": "Interrupt Enable Register",
							"addressOffset": "0xc",
							"fields": {
								"SETBRKDTINT": {
									"description": "Set Break-detect Interrupt (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETWAKEUPINT": {
									"description": "Set Wake-up Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTIMEOUTINT": {
									"description": "Set Timeout Interrupt (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOAWUSINT": {
									"description": "Set Timeout After Wakeup Signal Interrupt (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOA3WUSINT": {
									"description": "Set Timeout After 3 Wakeup Signals Interrupt (LIN only)",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTXINT": {
									"description": "Set Transmitter Interrupt",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETRXINT": {
									"description": "Se Receiver Interrupt",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETIDINT": {
									"description": "Set Identifier Interrupt (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SET_TX_DMA": {
									"description": "Set transmit DMA",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SET_RX_DMA": {
									"description": "Set receiver DMA",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SET_RX_DMA_ALL": {
									"description": "Set receiver DMA for Address & Data frames",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPEINT": {
									"description": "Set Parity Interrupt",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETOEINT": {
									"description": "Set Overrun-Error Interrupt",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETFEINT": {
									"description": "Set Framing-Error Interrupt",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETNREINT": {
									"description": "Set No-Response-Error Interrupt (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETISFEINT": {
									"description": "Set Inconsistent-Sync-Field-Error Interrupt (LIN only)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETCEINT": {
									"description": "Set Checksum-error Interrupt (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPBEINT": {
									"description": "Set Physical Bus Error Interrupt (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETBEINT": {
									"description": "Set Bit Error Interrupt (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCICLEARINT": {
							"description": "Interrupt Disable Register",
							"addressOffset": "0x10",
							"fields": {
								"CLRBRKDTINT": {
									"description": "Clear Break-detect Interrupt (SCI compatible mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRWAKEUPINT": {
									"description": "Clear Wake-up Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTIMEOUTINT": {
									"description": "Clear Timeout Interrupt (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOAWUSINT": {
									"description": "Clear Timeout After Wakeup Signal Interrupt (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOA3WUSINT": {
									"description": "Clear Timeout After 3 Wakeup Signals Interrupt (LIN only)",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTXINT": {
									"description": "Clear Transmitter Interrupt",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRRXINT": {
									"description": "Clear Receiver Interrupt",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRIDINT": {
									"description": "Clear Identifier Interrupt (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTXDMA": {
									"description": "Clear transmit DMA",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETRXDMA": {
									"description": "Clear receiver DMA",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPEINT": {
									"description": "Clear Parity Interrupt",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLROEINT": {
									"description": "Clear Overrun-Error Interrupt",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRFEINT": {
									"description": "Clear Framing-Error Interrupt",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRNREINT": {
									"description": "Clear No-Response-Error Interrupt (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRISFEINT": {
									"description": "Clear Inconsistent-Sync-Field-Error Interrupt (LIN only)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRCEINT": {
									"description": "Clear Checksum-error Interrupt (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPBEINT": {
									"description": "Clear Physical Bus Error Interrupt (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRBEINT": {
									"description": "Clear Bit Error Interrupt (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCISETINTLVL": {
							"description": "Set Interrupt Level Register",
							"addressOffset": "0x14",
							"fields": {
								"SETBRKDTINTLVL": {
									"description": "Set Break-detect Interrupt Level (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETWAKEUPINTLVL": {
									"description": "Set Wake-up Interrupt Level",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTIMEOUTINTLVL": {
									"description": "Set Timeout Interrupt Level (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOAWUSINTLVL": {
									"description": "Set Timeout After Wakeup Signal Interrupt Level (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOA3WUSINTLVL": {
									"description": "Set Timeout After 3 Wakeup Signals Interrupt Level",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTXINTLVL": {
									"description": "Set Transmitter Interrupt Level",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETRXINTOVO": {
									"description": "Receiver Interrupt Enable Level",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETIDINTLVL": {
									"description": "Set Identifier Interrupt Level (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPEINTLVL": {
									"description": "Set Parity Interrupt Level",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETOEINTLVL": {
									"description": "Set Overrun-Error Interrupt Level",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETFEINTLVL": {
									"description": "Set Framing-Error Interrupt Level",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETNREINTLVL": {
									"description": "Set No-Response-Error Interrupt Level (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETISFEINTLVL": {
									"description": "Set Inconsistent-Sync-Field-Error Interrupt Level",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETCEINTLVL": {
									"description": "Set Checksum-error Interrupt Level (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPBEINTLVL": {
									"description": "Set Physical Bus Error Interrupt Level (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETBEINTLVL": {
									"description": "Set Bit Error Interrupt Level (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCICLEARINTLVL": {
							"description": "Clear Interrupt Level Register",
							"addressOffset": "0x18",
							"fields": {
								"CLRBRKDTINTLVL": {
									"description": "Clear Break-detect Interrupt Level (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRWAKEUPINTLVL": {
									"description": "Clear Wake-up Interrupt Level",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTIMEOUTINTLVL": {
									"description": "Clear Timeout Interrupt Level (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOAWUSINTLVL": {
									"description": "Clear Timeout After Wakeup Signal Interrupt Level (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOA3WUSINTLVL": {
									"description": "Clear Timeout After 3 Wakeup Signals",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTXINTLVL": {
									"description": "Clear Transmitter Interrupt Level",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRRXINTLVL": {
									"description": "Clear Receiver interrupt Level.",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRIDINTLVL": {
									"description": "Clear Identifier Interrupt Level (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPEINTLVL": {
									"description": "Clear Parity Interrupt Level",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLROEINTLVL": {
									"description": "Clear Overrun-Error Interrupt Level",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRFEINTLVL": {
									"description": "Clear Framing-Error Interrupt Level",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRNREINTLVL": {
									"description": "Clear No-Response-Error Interrupt Level (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRISFEINTLVL": {
									"description": "Clear Inconsistent-Sync-Field-Error",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRCEINTLVL": {
									"description": "Clear Checksum-error Interrupt Level (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPBEINTLVL": {
									"description": "Clear Physical Bus Error Interrupt Level (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRBEINTLVL": {
									"description": "Clear Bit Error Interrupt Level (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFLR": {
							"description": "Flag Register",
							"addressOffset": "0x1c",
							"fields": {
								"BRKDT": {
									"description": "Break-detect Flag (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WAKEUP": {
									"description": "Wake-up Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDLE": {
									"description": "SCI receiver in idle state (SCI compatible mode)",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSY": {
									"description": "Busy Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIMEOUT": {
									"description": "LIN Bus IDLE timeout Flag (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TOAWUS": {
									"description": "Timeout After Wakeup Signal Flag (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TOA3WUS": {
									"description": "Timeout After 3 Wakeup Signals Flag (LIN only)",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXRDY": {
									"description": "Transmitter Buffer Ready Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXRDY": {
									"description": "Receiver Buffer Ready Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXWAKE": {
									"description": "SCI Transmitter Wakeup Method Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXEMPTY": {
									"description": "Transmitter Empty Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXWAKE": {
									"description": "Receiver Wakeup Detect Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDTXFLAG": {
									"description": "Identifier On Transmit Flag (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDRXFLAG": {
									"description": "Identifier on Receive Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PE": {
									"description": "Parity Error Flag",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OE": {
									"description": "Overrun Error Flag",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FE": {
									"description": "Framing Error Flag",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NRE": {
									"description": "No-Response Error Flag (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ISFE": {
									"description": "Inconsistent Sync Field Error Flag (LIN only)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CE": {
									"description": "Checksum Error Flag (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PBE": {
									"description": "Physical Bus Error Flag (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BE": {
									"description": "Bit Error Flag (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIINTVECT0": {
							"description": "Interrupt Vector Offset Register 0",
							"addressOffset": "0x20",
							"fields": {
								"INTVECT0": {
									"description": "LIN Module reset bit",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIINTVECT1": {
							"description": "Interrupt Vector Offset Register 1",
							"addressOffset": "0x24",
							"fields": {
								"INTVECT1": {
									"description": "LIN Module reset bit",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFORMAT": {
							"description": "Length Control Register",
							"addressOffset": "0x28",
							"fields": {
								"CHAR": {
									"description": "Character Length Control Bits",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LENGTH": {
									"description": "Frame Length Control Bits",
									"bitOffset": "16",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BRSR": {
							"description": "Baud Rate Selection Register",
							"addressOffset": "0x2c",
							"fields": {
								"SCI_LIN_PSL": {
									"description": "24-Bit Integer Prescaler Select (Low Bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCI_LIN_PSH": {
									"description": "24-Bit Integer Prescaler Select (High Bits)",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"M": {
									"description": "M 4-bit Fractional Divider selection",
									"bitOffset": "24",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"U": {
									"description": "U Superfractional divider Selection",
									"bitOffset": "28",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIED": {
							"description": "Emulation buffer Register",
							"addressOffset": "0x30",
							"fields": {
								"ED": {
									"description": "Receiver Emulation Data.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIRD": {
							"description": "Receiver data buffer Register",
							"addressOffset": "0x34",
							"fields": {
								"RD": {
									"description": "Received Data.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCITD": {
							"description": "Transmit data buffer Register",
							"addressOffset": "0x38",
							"fields": {
								"TD": {
									"description": "Transmit data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIPIO2": {
							"description": "Pin control Register 2",
							"addressOffset": "0x3c",
							"fields": {
								"RXIN": {
									"description": "SCIRX pin value",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXIN": {
									"description": "SCITX pin value",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINCOMP": {
							"description": "Compare register",
							"addressOffset": "0x40",
							"fields": {
								"SBREAK": {
									"description": "Sync Break Extend",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDEL": {
									"description": "Sync Delimiter Compare",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINRD0": {
							"description": "Receive data register 0",
							"addressOffset": "0x44",
							"fields": {
								"RD3": {
									"description": "Receive Buffer 3",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD2": {
									"description": "Receive Buffer 2",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD1": {
									"description": "Receive Buffer 1",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD0": {
									"description": "Receive Buffer 0",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINRD1": {
							"description": "Receive data register 1",
							"addressOffset": "0x48",
							"fields": {
								"RD7": {
									"description": "Receive Buffer 3",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD6": {
									"description": "Receive Buffer 2",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD5": {
									"description": "Receive Buffer 1",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD4": {
									"description": "Receive Buffer 0",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINMASK": {
							"description": "Acceptance mask register",
							"addressOffset": "0x4c",
							"fields": {
								"TXIDMASK": {
									"description": "TX ID Mask bits (LIN only)",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXIDMASK": {
									"description": "RX ID Mask bits (LIN only)",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINID": {
							"description": "LIN ID Register",
							"addressOffset": "0x50",
							"fields": {
								"IDBYTE": {
									"description": "LIN message ID (LIN only)",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDSLAVETASKBYTE": {
									"description": "ID Slave Task byte (LIN only)",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RECEIVEDID": {
									"description": "Current Message ID (LIN only)",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINTD0": {
							"description": "Transmit Data Register 0",
							"addressOffset": "0x54",
							"fields": {
								"TD3": {
									"description": "TRANSMIT Buffer 3",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD2": {
									"description": "TRANSMIT Buffer 2",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD1": {
									"description": "TRANSMIT Buffer 1",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD0": {
									"description": "TRANSMIT Buffer 0",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINTD1": {
							"description": "Transmit Data Register 1",
							"addressOffset": "0x58",
							"fields": {
								"TD7": {
									"description": "TRANSMIT Buffer 7",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD6": {
									"description": "TRANSMIT Buffer 6",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD5": {
									"description": "TRANSMIT Buffer 5",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD4": {
									"description": "TRANSMIT Buffer 4",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MBRSR": {
							"description": "Maximum Baud Rate Selection Register",
							"addressOffset": "0x5c",
							"fields": {
								"MBR": {
									"description": "Received Data.",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"IODFTCTRL": {
							"description": "IODFT for LIN",
							"addressOffset": "0x60",
							"fields": {
								"RXPENA": {
									"description": "Analog Loopback Via Receive Pin Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LPBENA": {
									"description": "Module Loopback Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IODFTENA": {
									"description": "IO DFT Enable Key",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXSHIFT": {
									"description": "Transmit Delay Shift",
									"bitOffset": "16",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PINSAMPLEMASK": {
									"description": "TX Pin Sample Mask",
									"bitOffset": "19",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BRKDTERRENA": {
									"description": "Break Detect Error Enable (SCI compatibility mode)",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERRENA": {
									"description": "Parity Error Enable (SCI compatibility mode)",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FERRENA": {
									"description": "Frame Error Enable (SCI compatibility mode)",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ISFERRENA": {
									"description": "Inconsistent Sync Field Error Enable (LIN mode)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CERRENA": {
									"description": "Checksum Error Enable(LIN mode)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PBERRENA": {
									"description": "Physical Bus Error Enable (LIN mode)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BERRENA": {
									"description": "Bit Error Enable (LIN mode)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIPIO0": {
							"description": "Pin control Register 0",
							"addressOffset": "0x64",
							"fields": {
								"RXFUNC": {
									"description": "LINRX pin function",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFUNC": {
									"description": "LINTX pin function",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_GLB_INT_EN": {
							"description": "LIN Global Interrupt Enable Register",
							"addressOffset": "0x68",
							"fields": {
								"GLBINT0_EN": {
									"description": "Global Interrupt Enable for LIN INT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBINT1_EN": {
									"description": "Global Interrupt Enable for LIN INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_GLB_INT_FLG": {
							"description": "LIN Global Interrupt Flag Register",
							"addressOffset": "0x6c",
							"fields": {
								"INT0_FLG": {
									"description": "Global Interrupt Flag for LIN INT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_FLG": {
									"description": "Global Interrupt Flag for LIN INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_GLB_INT_CLR": {
							"description": "LIN Global Interrupt Clear Register",
							"addressOffset": "0x70",
							"fields": {
								"INT0_FLG_CLR": {
									"description": "Global Interrupt flag clear for LIN INT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_FLG_CLR": {
									"description": "Global Interrupt flag clear for LIN INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"LINB": {
					"description": " ",
					"baseAddress": "0x34080",
					"size": "0x74",
					"resetMask": "none",
					"groupName": "LIN",
					"registers": {
						"SCIGCR0": {
							"description": "Global Control Register 0",
							"addressOffset": "0x0",
							"fields": {
								"RESET": {
									"description": "LIN Module reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIGCR1": {
							"description": "Global Control Register 1",
							"addressOffset": "0x4",
							"fields": {
								"COMMMODE": {
									"description": "SCI/LIN communications mode bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIMINGMODE": {
									"description": "SCI timing mode bit. Should be set to 1 for SCI mode.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PARITYENA": {
									"description": "Parity enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PARITY": {
									"description": "SCI parity odd/even selection",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOP": {
									"description": "SCI number of stop bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_MASTER": {
									"description": "LIN Master/Slave selection and SCI clock enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LINMODE": {
									"description": "LIN Mode enable/disable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWnRST": {
									"description": "Software reset",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLEEP": {
									"description": "SCI sleep (SCI compatibility mode)",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADAPT": {
									"description": "Automatic baudrate adjustment control(LIN mode)",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MBUFMODE": {
									"description": "Multi-buffer mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CTYPE": {
									"description": "Checksum type (LIN mode)",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HGENCTRL": {
									"description": "Mask filtering comparison control (LIN mode)",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPEXTFRAME": {
									"description": "Stop extended frame communication (LIN mode)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOOPBACK": {
									"description": "Digital loopback mode",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONT": {
									"description": "Continue on suspend",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXENA": {
									"description": "Receive enable",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXENA": {
									"description": "Transmit enable",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIGCR2": {
							"description": "Global Control Register 2",
							"addressOffset": "0x8",
							"fields": {
								"POWERDOWN": {
									"description": "Low-power mode PowerDown bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GENWU": {
									"description": "Generate Wakeup",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SC": {
									"description": "Send Checksum (LIN mode)",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CC": {
									"description": "Compare Checksum (LIN mode)",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCISETINT": {
							"description": "Interrupt Enable Register",
							"addressOffset": "0xc",
							"fields": {
								"SETBRKDTINT": {
									"description": "Set Break-detect Interrupt (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETWAKEUPINT": {
									"description": "Set Wake-up Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTIMEOUTINT": {
									"description": "Set Timeout Interrupt (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOAWUSINT": {
									"description": "Set Timeout After Wakeup Signal Interrupt (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOA3WUSINT": {
									"description": "Set Timeout After 3 Wakeup Signals Interrupt (LIN only)",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTXINT": {
									"description": "Set Transmitter Interrupt",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETRXINT": {
									"description": "Se Receiver Interrupt",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETIDINT": {
									"description": "Set Identifier Interrupt (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SET_TX_DMA": {
									"description": "Set transmit DMA",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SET_RX_DMA": {
									"description": "Set receiver DMA",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SET_RX_DMA_ALL": {
									"description": "Set receiver DMA for Address & Data frames",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPEINT": {
									"description": "Set Parity Interrupt",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETOEINT": {
									"description": "Set Overrun-Error Interrupt",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETFEINT": {
									"description": "Set Framing-Error Interrupt",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETNREINT": {
									"description": "Set No-Response-Error Interrupt (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETISFEINT": {
									"description": "Set Inconsistent-Sync-Field-Error Interrupt (LIN only)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETCEINT": {
									"description": "Set Checksum-error Interrupt (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPBEINT": {
									"description": "Set Physical Bus Error Interrupt (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETBEINT": {
									"description": "Set Bit Error Interrupt (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCICLEARINT": {
							"description": "Interrupt Disable Register",
							"addressOffset": "0x10",
							"fields": {
								"CLRBRKDTINT": {
									"description": "Clear Break-detect Interrupt (SCI compatible mode",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRWAKEUPINT": {
									"description": "Clear Wake-up Interrupt",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTIMEOUTINT": {
									"description": "Clear Timeout Interrupt (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOAWUSINT": {
									"description": "Clear Timeout After Wakeup Signal Interrupt (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOA3WUSINT": {
									"description": "Clear Timeout After 3 Wakeup Signals Interrupt (LIN only)",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTXINT": {
									"description": "Clear Transmitter Interrupt",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRRXINT": {
									"description": "Clear Receiver Interrupt",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRIDINT": {
									"description": "Clear Identifier Interrupt (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTXDMA": {
									"description": "Clear transmit DMA",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETRXDMA": {
									"description": "Clear receiver DMA",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPEINT": {
									"description": "Clear Parity Interrupt",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLROEINT": {
									"description": "Clear Overrun-Error Interrupt",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRFEINT": {
									"description": "Clear Framing-Error Interrupt",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRNREINT": {
									"description": "Clear No-Response-Error Interrupt (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRISFEINT": {
									"description": "Clear Inconsistent-Sync-Field-Error Interrupt (LIN only)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRCEINT": {
									"description": "Clear Checksum-error Interrupt (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPBEINT": {
									"description": "Clear Physical Bus Error Interrupt (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRBEINT": {
									"description": "Clear Bit Error Interrupt (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCISETINTLVL": {
							"description": "Set Interrupt Level Register",
							"addressOffset": "0x14",
							"fields": {
								"SETBRKDTINTLVL": {
									"description": "Set Break-detect Interrupt Level (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETWAKEUPINTLVL": {
									"description": "Set Wake-up Interrupt Level",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTIMEOUTINTLVL": {
									"description": "Set Timeout Interrupt Level (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOAWUSINTLVL": {
									"description": "Set Timeout After Wakeup Signal Interrupt Level (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTOA3WUSINTLVL": {
									"description": "Set Timeout After 3 Wakeup Signals Interrupt Level",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETTXINTLVL": {
									"description": "Set Transmitter Interrupt Level",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETRXINTOVO": {
									"description": "Receiver Interrupt Enable Level",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETIDINTLVL": {
									"description": "Set Identifier Interrupt Level (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPEINTLVL": {
									"description": "Set Parity Interrupt Level",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETOEINTLVL": {
									"description": "Set Overrun-Error Interrupt Level",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETFEINTLVL": {
									"description": "Set Framing-Error Interrupt Level",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETNREINTLVL": {
									"description": "Set No-Response-Error Interrupt Level (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETISFEINTLVL": {
									"description": "Set Inconsistent-Sync-Field-Error Interrupt Level",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETCEINTLVL": {
									"description": "Set Checksum-error Interrupt Level (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETPBEINTLVL": {
									"description": "Set Physical Bus Error Interrupt Level (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SETBEINTLVL": {
									"description": "Set Bit Error Interrupt Level (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCICLEARINTLVL": {
							"description": "Clear Interrupt Level Register",
							"addressOffset": "0x18",
							"fields": {
								"CLRBRKDTINTLVL": {
									"description": "Clear Break-detect Interrupt Level (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRWAKEUPINTLVL": {
									"description": "Clear Wake-up Interrupt Level",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTIMEOUTINTLVL": {
									"description": "Clear Timeout Interrupt Level (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOAWUSINTLVL": {
									"description": "Clear Timeout After Wakeup Signal Interrupt Level (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTOA3WUSINTLVL": {
									"description": "Clear Timeout After 3 Wakeup Signals",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRTXINTLVL": {
									"description": "Clear Transmitter Interrupt Level",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRRXINTLVL": {
									"description": "Clear Receiver interrupt Level.",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRIDINTLVL": {
									"description": "Clear Identifier Interrupt Level (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPEINTLVL": {
									"description": "Clear Parity Interrupt Level",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLROEINTLVL": {
									"description": "Clear Overrun-Error Interrupt Level",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRFEINTLVL": {
									"description": "Clear Framing-Error Interrupt Level",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRNREINTLVL": {
									"description": "Clear No-Response-Error Interrupt Level (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRISFEINTLVL": {
									"description": "Clear Inconsistent-Sync-Field-Error",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRCEINTLVL": {
									"description": "Clear Checksum-error Interrupt Level (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRPBEINTLVL": {
									"description": "Clear Physical Bus Error Interrupt Level (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLRBEINTLVL": {
									"description": "Clear Bit Error Interrupt Level (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFLR": {
							"description": "Flag Register",
							"addressOffset": "0x1c",
							"fields": {
								"BRKDT": {
									"description": "Break-detect Flag (SCI compatible mode)",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WAKEUP": {
									"description": "Wake-up Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDLE": {
									"description": "SCI receiver in idle state (SCI compatible mode)",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUSY": {
									"description": "Busy Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TIMEOUT": {
									"description": "LIN Bus IDLE timeout Flag (LIN only)",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TOAWUS": {
									"description": "Timeout After Wakeup Signal Flag (LIN only)",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TOA3WUS": {
									"description": "Timeout After 3 Wakeup Signals Flag (LIN only)",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXRDY": {
									"description": "Transmitter Buffer Ready Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXRDY": {
									"description": "Receiver Buffer Ready Flag",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXWAKE": {
									"description": "SCI Transmitter Wakeup Method Select",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXEMPTY": {
									"description": "Transmitter Empty Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXWAKE": {
									"description": "Receiver Wakeup Detect Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDTXFLAG": {
									"description": "Identifier On Transmit Flag (LIN only)",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDRXFLAG": {
									"description": "Identifier on Receive Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PE": {
									"description": "Parity Error Flag",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OE": {
									"description": "Overrun Error Flag",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FE": {
									"description": "Framing Error Flag",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NRE": {
									"description": "No-Response Error Flag (LIN only)",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ISFE": {
									"description": "Inconsistent Sync Field Error Flag (LIN only)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CE": {
									"description": "Checksum Error Flag (LIN only)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PBE": {
									"description": "Physical Bus Error Flag (LIN only)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BE": {
									"description": "Bit Error Flag (LIN only)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIINTVECT0": {
							"description": "Interrupt Vector Offset Register 0",
							"addressOffset": "0x20",
							"fields": {
								"INTVECT0": {
									"description": "LIN Module reset bit",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIINTVECT1": {
							"description": "Interrupt Vector Offset Register 1",
							"addressOffset": "0x24",
							"fields": {
								"INTVECT1": {
									"description": "LIN Module reset bit",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFORMAT": {
							"description": "Length Control Register",
							"addressOffset": "0x28",
							"fields": {
								"CHAR": {
									"description": "Character Length Control Bits",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LENGTH": {
									"description": "Frame Length Control Bits",
									"bitOffset": "16",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"BRSR": {
							"description": "Baud Rate Selection Register",
							"addressOffset": "0x2c",
							"fields": {
								"SCI_LIN_PSL": {
									"description": "24-Bit Integer Prescaler Select (Low Bits)",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCI_LIN_PSH": {
									"description": "24-Bit Integer Prescaler Select (High Bits)",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"M": {
									"description": "M 4-bit Fractional Divider selection",
									"bitOffset": "24",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"U": {
									"description": "U Superfractional divider Selection",
									"bitOffset": "28",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIED": {
							"description": "Emulation buffer Register",
							"addressOffset": "0x30",
							"fields": {
								"ED": {
									"description": "Receiver Emulation Data.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIRD": {
							"description": "Receiver data buffer Register",
							"addressOffset": "0x34",
							"fields": {
								"RD": {
									"description": "Received Data.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCITD": {
							"description": "Transmit data buffer Register",
							"addressOffset": "0x38",
							"fields": {
								"TD": {
									"description": "Transmit data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIPIO2": {
							"description": "Pin control Register 2",
							"addressOffset": "0x3c",
							"fields": {
								"RXIN": {
									"description": "SCIRX pin value",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXIN": {
									"description": "SCITX pin value",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINCOMP": {
							"description": "Compare register",
							"addressOffset": "0x40",
							"fields": {
								"SBREAK": {
									"description": "Sync Break Extend",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDEL": {
									"description": "Sync Delimiter Compare",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINRD0": {
							"description": "Receive data register 0",
							"addressOffset": "0x44",
							"fields": {
								"RD3": {
									"description": "Receive Buffer 3",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD2": {
									"description": "Receive Buffer 2",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD1": {
									"description": "Receive Buffer 1",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD0": {
									"description": "Receive Buffer 0",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINRD1": {
							"description": "Receive data register 1",
							"addressOffset": "0x48",
							"fields": {
								"RD7": {
									"description": "Receive Buffer 3",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD6": {
									"description": "Receive Buffer 2",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD5": {
									"description": "Receive Buffer 1",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RD4": {
									"description": "Receive Buffer 0",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINMASK": {
							"description": "Acceptance mask register",
							"addressOffset": "0x4c",
							"fields": {
								"TXIDMASK": {
									"description": "TX ID Mask bits (LIN only)",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXIDMASK": {
									"description": "RX ID Mask bits (LIN only)",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINID": {
							"description": "LIN ID Register",
							"addressOffset": "0x50",
							"fields": {
								"IDBYTE": {
									"description": "LIN message ID (LIN only)",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IDSLAVETASKBYTE": {
									"description": "ID Slave Task byte (LIN only)",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RECEIVEDID": {
									"description": "Current Message ID (LIN only)",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINTD0": {
							"description": "Transmit Data Register 0",
							"addressOffset": "0x54",
							"fields": {
								"TD3": {
									"description": "TRANSMIT Buffer 3",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD2": {
									"description": "TRANSMIT Buffer 2",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD1": {
									"description": "TRANSMIT Buffer 1",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD0": {
									"description": "TRANSMIT Buffer 0",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LINTD1": {
							"description": "Transmit Data Register 1",
							"addressOffset": "0x58",
							"fields": {
								"TD7": {
									"description": "TRANSMIT Buffer 7",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD6": {
									"description": "TRANSMIT Buffer 6",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD5": {
									"description": "TRANSMIT Buffer 5",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TD4": {
									"description": "TRANSMIT Buffer 4",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MBRSR": {
							"description": "Maximum Baud Rate Selection Register",
							"addressOffset": "0x5c",
							"fields": {
								"MBR": {
									"description": "Received Data.",
									"bitOffset": "0",
									"bitWidth": "13",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"IODFTCTRL": {
							"description": "IODFT for LIN",
							"addressOffset": "0x60",
							"fields": {
								"RXPENA": {
									"description": "Analog Loopback Via Receive Pin Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LPBENA": {
									"description": "Module Loopback Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IODFTENA": {
									"description": "IO DFT Enable Key",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXSHIFT": {
									"description": "Transmit Delay Shift",
									"bitOffset": "16",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PINSAMPLEMASK": {
									"description": "TX Pin Sample Mask",
									"bitOffset": "19",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BRKDTERRENA": {
									"description": "Break Detect Error Enable (SCI compatibility mode)",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERRENA": {
									"description": "Parity Error Enable (SCI compatibility mode)",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FERRENA": {
									"description": "Frame Error Enable (SCI compatibility mode)",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ISFERRENA": {
									"description": "Inconsistent Sync Field Error Enable (LIN mode)",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CERRENA": {
									"description": "Checksum Error Enable(LIN mode)",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PBERRENA": {
									"description": "Physical Bus Error Enable (LIN mode)",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BERRENA": {
									"description": "Bit Error Enable (LIN mode)",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIPIO0": {
							"description": "Pin control Register 0",
							"addressOffset": "0x64",
							"fields": {
								"RXFUNC": {
									"description": "LINRX pin function",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFUNC": {
									"description": "LINTX pin function",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_GLB_INT_EN": {
							"description": "LIN Global Interrupt Enable Register",
							"addressOffset": "0x68",
							"fields": {
								"GLBINT0_EN": {
									"description": "Global Interrupt Enable for LIN INT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GLBINT1_EN": {
									"description": "Global Interrupt Enable for LIN INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_GLB_INT_FLG": {
							"description": "LIN Global Interrupt Flag Register",
							"addressOffset": "0x6c",
							"fields": {
								"INT0_FLG": {
									"description": "Global Interrupt Flag for LIN INT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_FLG": {
									"description": "Global Interrupt Flag for LIN INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_GLB_INT_CLR": {
							"description": "LIN Global Interrupt Clear Register",
							"addressOffset": "0x70",
							"fields": {
								"INT0_FLG_CLR": {
									"description": "Global Interrupt flag clear for LIN INT0",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT1_FLG_CLR": {
									"description": "Global Interrupt flag clear for LIN INT1",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"MEMCFG": {
					"description": " ",
					"baseAddress": "0x3800",
					"size": "0x5C",
					"resetMask": "none",
					"groupName": "MEM_CFG",
					"registers": {
						"DxLOCK": {
							"description": "Dedicated RAM Config Lock Register",
							"addressOffset": "0x0",
							"fields": {
								"LOCK_M0": {
									"description": "M0 RAM Lock bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOCK_M1": {
									"description": "M1 RAM Lock bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DxCOMMIT": {
							"description": "Dedicated RAM Config Lock Commit Register",
							"addressOffset": "0x4",
							"fields": {
								"COMMIT_M0": {
									"description": "M0 RAM Permanent Lock bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMMIT_M1": {
									"description": "M1 RAM Permanent Lock bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DxTEST": {
							"description": "Dedicated RAM TEST Register",
							"addressOffset": "0x8",
							"fields": {
								"TEST_M0": {
									"description": "Selects the different modes for M0 RAM",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_M1": {
									"description": "Selects the different modes for M1 RAM",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DxINIT": {
							"description": "Dedicated RAM Init Register",
							"addressOffset": "0xC",
							"fields": {
								"INIT_M0": {
									"description": "RAM Initialization control for M0 RAM.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INIT_M1": {
									"description": "RAM Initialization control for M1 RAM.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DxINITDONE": {
							"description": "Dedicated RAM InitDone Status Register",
							"addressOffset": "0x10",
							"fields": {
								"INITDONE_M0": {
									"description": "RAM Initialization status for M0 RAM.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INITDONE_M1": {
									"description": "RAM Initialization status for M1 RAM.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DxRAMTEST_LOCK": {
							"description": "Lock register to Dx RAM TEST registers",
							"addressOffset": "0x14",
							"fields": {
								"M0": {
									"description": "DxTEST.TEST_M0 LOCK",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"M1": {
									"description": "DxTEST.TEST_M1 LOCK",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key for writing DxRAMTEST_LOCK",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxLOCK": {
							"description": "Local Shared RAM Config Lock Register",
							"addressOffset": "0x18",
							"fields": {
								"LOCK_LS4": {
									"description": "LS4 RAM Lock bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOCK_LS5": {
									"description": "LS5 RAM Lock bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOCK_LS6": {
									"description": "LS6 RAM Lock bits",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOCK_LS7": {
									"description": "LS7 RAM Lock bits",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxCOMMIT": {
							"description": "Local Shared RAM Config Lock Commit Register",
							"addressOffset": "0x1C",
							"fields": {
								"COMMIT_LS4": {
									"description": "LS4 RAM Permanent Lock bits",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMMIT_LS5": {
									"description": "LS5 RAM Permanent Lock bits",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMMIT_LS6": {
									"description": "LS6 RAM Permanent Lock bits",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"COMMIT_LS7": {
									"description": "LS7 RAM Permanent Lock bits",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxACCPROT1": {
							"description": "Local Shared RAM Config Register 1",
							"addressOffset": "0x20",
							"fields": {
								"FETCHPROT_LS4": {
									"description": "Fetch Protection For LS4 RAM",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRPROT_LS4": {
									"description": "CPU WR Protection For LS4 RAM",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FETCHPROT_LS5": {
									"description": "Fetch Protection For LS5 RAM",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRPROT_LS5": {
									"description": "CPU WR Protection For LS5 RAM",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FETCHPROT_LS6": {
									"description": "Fetch Protection For LS6 RAM",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRPROT_LS6": {
									"description": "CPU WR Protection For LS6 RAM",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FETCHPROT_LS7": {
									"description": "Fetch Protection For LS7 RAM",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRPROT_LS7": {
									"description": "CPU WR Protection For LS7 RAM",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxTEST": {
							"description": "Local Shared RAM TEST Register",
							"addressOffset": "0x24",
							"fields": {
								"TEST_LS4": {
									"description": "Selects the different modes for LS4 RAM",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_LS5": {
									"description": "Selects the different modes for LS5 RAM",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_LS6": {
									"description": "Selects the different modes for LS6 RAM",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_LS7": {
									"description": "Selects the different modes for LS7 RAM",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxINIT": {
							"description": "Local Shared RAM Init Register",
							"addressOffset": "0x28",
							"fields": {
								"INIT_LS4": {
									"description": "RAM Initialization control for LS4 RAM.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INIT_LS5": {
									"description": "RAM Initialization control for LS5 RAM.",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INIT_LS6": {
									"description": "RAM Initialization control for LS6 RAM.",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INIT_LS7": {
									"description": "RAM Initialization control for LS7 RAM.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxINITDONE": {
							"description": "Local Shared RAM InitDone Status Register",
							"addressOffset": "0x2C",
							"fields": {
								"INITDONE_LS4": {
									"description": "RAM Initialization status for LS4 RAM.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INITDONE_LS5": {
									"description": "RAM Initialization status for LS5 RAM.",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INITDONE_LS6": {
									"description": "RAM Initialization status for LS6 RAM.",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INITDONE_LS7": {
									"description": "RAM Initialization status for LS7 RAM.",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LSxRAMTEST_LOCK": {
							"description": "Lock register to LSx RAM TEST registers",
							"addressOffset": "0x30",
							"fields": {
								"LS4": {
									"description": "LSxTEST.TEST_LS4 LOCK",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LS5": {
									"description": "LSxTEST.TEST_LS5 LOCK",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LS6": {
									"description": "LSxTEST.TEST_LS6 LOCK",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LS7": {
									"description": "LSxTEST.TEST_LS7 LOCK",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "KEY to enable write to lock",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxLOCK": {
							"description": "Global Shared RAM Config Lock Register",
							"addressOffset": "0x34",
							"fields": {
								"LOCK_GS0": {
									"description": "GS0 RAM Lock bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxCOMMIT": {
							"description": "Global Shared RAM Config Lock Commit Register",
							"addressOffset": "0x38",
							"fields": {
								"COMMIT_GS0": {
									"description": "GS0 RAM Permanent Lock bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxACCPROT0": {
							"description": "Global Shared RAM Config Register 0",
							"addressOffset": "0x3C",
							"fields": {
								"FETCHPROT_GS0": {
									"description": "Fetch Protection For GS0 RAM",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRPROT_GS0": {
									"description": "CPU WR Protection For GS0 RAM",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRPROT_GS0": {
									"description": "DMA WR Protection For GS0 RAM",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICWRPROT_GS0": {
									"description": "HIC WR Protection For GS0 RAM",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxTEST": {
							"description": "Global Shared RAM TEST Register",
							"addressOffset": "0x40",
							"fields": {
								"TEST_GS0": {
									"description": "Selects the different modes for GS0 RAM",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxINIT": {
							"description": "Global Shared RAM Init Register",
							"addressOffset": "0x44",
							"fields": {
								"INIT_GS0": {
									"description": "RAM Initialization control for GS0 RAM.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxINITDONE": {
							"description": "Global Shared RAM InitDone Status Register",
							"addressOffset": "0x48",
							"fields": {
								"INITDONE_GS0": {
									"description": "RAM Initialization status for GS0 RAM.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GSxRAMTEST_LOCK": {
							"description": "Lock register to GSx RAM TEST registers",
							"addressOffset": "0x4C",
							"fields": {
								"GS0": {
									"description": "GSxTEST.TEST_GS0 LOCK",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "KEY to enable write to lock",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ROM_LOCK": {
							"description": "ROM Config Lock Register",
							"addressOffset": "0x50",
							"fields": {
								"LOCK_BOOTROM": {
									"description": "BOOTROM Lock bits",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOCK_SECUREROM": {
									"description": "SECUREROM Lock bits",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key for writing ROM LOCK",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ROM_TEST": {
							"description": "ROM TEST Register",
							"addressOffset": "0x54",
							"fields": {
								"TEST_BOOTROM": {
									"description": "Selects the different modes for BOOTROM",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TEST_SECUREROM": {
									"description": "Selects the different modes for SECUREROM",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ROM_FORCE_ERROR": {
							"description": "ROM Force Error register",
							"addressOffset": "0x58",
							"fields": {
								"FORCE_BOOTROM_ERROR": {
									"description": "Force Bootrom Parity Error",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FORCE_SECUREROM_ERROR": {
									"description": "Force SECUREROM Parity Error",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"ACCESSPROTECTION": {
					"description": " ",
					"baseAddress": "0x389C",
					"size": "0x50",
					"resetMask": "none",
					"groupName": "ACCESS_PROTECTION",
					"registers": {
						"MAVFLG": {
							"description": "Master Access Violation Flag Register",
							"addressOffset": "0x0",
							"fields": {
								"CPUFETCH": {
									"description": "Master CPU Fetch Access Violation Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Master CPU Write Access Violation Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Master DMA Write Access Violation Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICAWRITE": {
									"description": "Master HICA Write Access Violation Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MAVSET": {
							"description": "Master Access Violation Flag Set Register",
							"addressOffset": "0x4",
							"fields": {
								"CPUFETCH": {
									"description": "Master CPU Fetch Access Violation Flag Set",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Master CPU Write Access Violation Flag Set",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Master DMA Write Access Violation Flag Set",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICAWRITE": {
									"description": "Master HICA Write Access Violation Flag Set",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MAVCLR": {
							"description": "Master Access Violation Flag Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"CPUFETCH": {
									"description": "Master CPU Fetch Access Violation Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Master CPU Write Access Violation Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Master DMA Write Access Violation Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICAWRITE": {
									"description": "Master HICA Write Access Violation Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MAVINTEN": {
							"description": "Master Access Violation Interrupt Enable Register",
							"addressOffset": "0xC",
							"fields": {
								"CPUFETCH": {
									"description": "Master CPU Fetch Access Violation Interrupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Master CPU Write Access Violation Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Master DMA Write Access Violation Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICAWRITE": {
									"description": "Master HICA Write Access Violation Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MCPUFAVADDR": {
							"description": "Master CPU Fetch Access Violation Address",
							"addressOffset": "0x10",
							"fields": {
								"MCPUFAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MCPUWRAVADDR": {
							"description": "Master CPU Write Access Violation Address",
							"addressOffset": "0x14",
							"fields": {
								"MCPUWRAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MDMAWRAVADDR": {
							"description": "Master DMA Write Access Violation Address",
							"addressOffset": "0x18",
							"fields": {
								"MDMAWRAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MHICWRAVADDR": {
							"description": "Master HIC Write Access Violation Address",
							"addressOffset": "0x1C",
							"fields": {
								"MHICWRAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMHICRDAVADDR": {
							"description": "Non-Master HIC Read Access Violation Address",
							"addressOffset": "0x20",
							"fields": {
								"NMHICRDAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMHICWRAVADDR": {
							"description": "Non-Master HIC Write Access Violation Address",
							"addressOffset": "0x24",
							"fields": {
								"NMHICWRAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMAVFLG": {
							"description": "Non-Master Access Violation Flag Register",
							"addressOffset": "0x30",
							"fields": {
								"CPUREAD": {
									"description": "Non Master CPU Read Access Violation Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Non Master CPU Write Access Violation Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUFETCH": {
									"description": "Non Master CPU Fetch Access Violation Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Non Master DMA Write Access Violation Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAREAD": {
									"description": "Non Master DMA Read Access Violation Flag",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICREAD": {
									"description": "Non Master HIC Read Access Violation Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICWRITE": {
									"description": "Non Master HIC Write Access Violation Flag",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMAVSET": {
							"description": "Non-Master Access Violation Flag Set Register",
							"addressOffset": "0x34",
							"fields": {
								"CPUREAD": {
									"description": "Non Master CPU Read Access Violation Flag Set",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Non Master CPU Write Access Violation Flag Set",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUFETCH": {
									"description": "Non Master CPU Fetch Access Violation Flag Set",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Non Master DMA Write Access Violation Flag Set",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAREAD": {
									"description": "Non Master DMA Read Access Violation Flag Set",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICREAD": {
									"description": "Non Master HIC Read Access Violation Flag Set",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICWRITE": {
									"description": "Non Master HIC Write Access Violation Flag Set",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMAVCLR": {
							"description": "Non-Master Access Violation Flag Clear Register",
							"addressOffset": "0x38",
							"fields": {
								"CPUREAD": {
									"description": "Non Master CPU Read Access Violation Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Non Master CPU Write Access Violation Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUFETCH": {
									"description": "Non Master CPU Fetch Access Violation Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Non Master DMA Write Access Violation Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAREAD": {
									"description": "Non Master DMA Read Access Violation Flag Clear",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICREAD": {
									"description": "Non Master HIC Read Access Violation Flag Clear",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICWRITE": {
									"description": "Non Master HIC Write Access Violation Flag Clear",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMAVINTEN": {
							"description": "Non-Master Access Violation Interrupt Enable Register",
							"addressOffset": "0x3C",
							"fields": {
								"CPUREAD": {
									"description": "Non Master CPU Read Access Violation Interrupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUWRITE": {
									"description": "Non Master CPU Write Access Violation Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUFETCH": {
									"description": "Non Master CPU Fetch Access Violation Interrupt Enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAWRITE": {
									"description": "Non Master DMA Write Access Violation Interrupt Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMAREAD": {
									"description": "Non Master DMA Read Access Violation Interrupt Enable",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICREAD": {
									"description": "Non Master HIC Read Access Violation Interrupt Enable",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICWRITE": {
									"description": "Non Master HIC Write Access Violation Interrupt Enable",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMCPURDAVADDR": {
							"description": "Non-Master CPU Read Access Violation Address",
							"addressOffset": "0x40",
							"fields": {
								"NMCPURDAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMCPUWRAVADDR": {
							"description": "Non-Master CPU Write Access Violation Address",
							"addressOffset": "0x44",
							"fields": {
								"NMCPUWRAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMCPUFAVADDR": {
							"description": "Non-Master CPU Fetch Access Violation Address",
							"addressOffset": "0x48",
							"fields": {
								"NMCPUFAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMDMARDAVADDR": {
							"description": "Non-Master DMA Read Access Violation Address",
							"addressOffset": "0x4C",
							"fields": {
								"NMDMARDAVADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"MEMORYERROR": {
					"description": " ",
					"baseAddress": "0x385C",
					"size": "0x40",
					"resetMask": "none",
					"groupName": "MEMORY_ERROR",
					"registers": {
						"UCERRFLG": {
							"description": "Uncorrectable Error Flag Register",
							"addressOffset": "0x0",
							"fields": {
								"CPURDERR": {
									"description": "CPU Uncorrectable Read Error Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMARDERR": {
									"description": "DMA Uncorrectable Read Error Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICARDERR": {
									"description": "HICA Uncorrectable Read Error Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UCERRSET": {
							"description": "Uncorrectable Error Flag Set Register",
							"addressOffset": "0x4",
							"fields": {
								"CPURDERR": {
									"description": "CPU Uncorrectable Read Error Flag Set",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMARDERR": {
									"description": "DMA Uncorrectable Read Error Flag Set",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICARDERR": {
									"description": "HICA Uncorrectable Read Error Flag Set",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UCERRCLR": {
							"description": "Uncorrectable Error Flag Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"CPURDERR": {
									"description": "CPU Uncorrectable Read Error Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMARDERR": {
									"description": "DMA Uncorrectable Read Error Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICARDERR": {
									"description": "HICA Uncorrectable Read Error Flag Clear",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UCCPUREADDR": {
							"description": "Uncorrectable CPU Read Error Address",
							"addressOffset": "0xc",
							"fields": {
								"UCCPUREADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UCDMAREADDR": {
							"description": "Uncorrectable DMA Read Error Address",
							"addressOffset": "0x10",
							"fields": {
								"UCDMAREADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"UCHICAREADDR": {
							"description": "Uncorrectable HICA Read Error Address",
							"addressOffset": "0x14",
							"fields": {
								"UCHICAREADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CERRFLG": {
							"description": "Correctable Error Flag Register",
							"addressOffset": "0x18",
							"fields": {
								"CPURDERR": {
									"description": "CPU Correctable Read Error Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CERRSET": {
							"description": "Correctable Error Flag Set Register",
							"addressOffset": "0x1C",
							"fields": {
								"CPURDERR": {
									"description": "CPU Correctable Read Error Flag Set",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CERRCLR": {
							"description": "Correctable Error Flag Clear Register",
							"addressOffset": "0x20",
							"fields": {
								"CPURDERR": {
									"description": "CPU Correctable Read Error Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CCPUREADDR": {
							"description": "Correctable CPU Read Error Address",
							"addressOffset": "0x24",
							"fields": {
								"CCPUREADDR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CERRCNT": {
							"description": "Correctable Error Count Register",
							"addressOffset": "0x28",
							"fields": {
								"CERRCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CERRTHRES": {
							"description": "Correctable Error Threshold Value Register",
							"addressOffset": "0x2C",
							"fields": {
								"CERRTHRES": {
									"description": "Correctable error threshold.",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CEINTFLG": {
							"description": "Correctable Error Interrupt Flag Status Register",
							"addressOffset": "0x30",
							"fields": {
								"CEINTFLAG": {
									"description": "Total corrected error count exceeded threshold flag.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CEINTCLR": {
							"description": "Correctable Error Interrupt Flag Clear Register",
							"addressOffset": "0x34",
							"fields": {
								"CEINTCLR": {
									"description": "CPU Corrected Error Threshold Exceeded Error Clear.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CEINTSET": {
							"description": "Correctable Error Interrupt Flag Set Register",
							"addressOffset": "0x38",
							"fields": {
								"CEINTSET": {
									"description": "Total corrected error count exceeded flag set.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CEINTEN": {
							"description": "Correctable Error Interrupt Enable Register",
							"addressOffset": "0x3C",
							"fields": {
								"CEINTEN": {
									"description": "CPU/DMA Correctable Error Interrupt Enable.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"NMIINTRUPT": {
					"description": " ",
					"baseAddress": "0x5300",
					"size": "0x30",
					"resetMask": "none",
					"groupName": "NMI_INTRUPT",
					"registers": {
						"NMICFG": {
							"description": "NMI Configuration Register",
							"addressOffset": "0x0",
							"fields": {
								"NMIE": {
									"description": "Global NMI Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMIFLG": {
							"description": "NMI Flag Register (SYSRsn Clear)",
							"addressOffset": "0x4",
							"fields": {
								"NMIINT": {
									"description": "NMI Interrupt Flag",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLOCKFAIL": {
									"description": "Clock Fail Interrupt Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMUNCERR": {
									"description": "RAM Uncorrectable Error NMI Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FLUNCERR": {
									"description": "Flash Uncorrectable Error NMI Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSDBGNMI": {
									"description": "System Debug Module NMI Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLBNMI": {
									"description": "Reconfigurable Logic NMI Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWERR": {
									"description": "SW Error Force NMI Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "BGCRC calculation failed.",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMIFLGCLR": {
							"description": "NMI Flag Clear Register",
							"addressOffset": "0x8",
							"fields": {
								"NMIINT": {
									"description": "NMIINT Flag Clear",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLOCKFAIL": {
									"description": "CLOCKFAIL Flag Clear",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMUNCERR": {
									"description": "RAMUNCERR Flag Clear",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FLUNCERR": {
									"description": "FLUNCERR Flag Clear",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSDBGNMI": {
									"description": "SYSDBGNMI Flag Clear",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLBNMI": {
									"description": "CLBNMI Flag Clear",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWERR": {
									"description": "SW Error Flag Clear",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC_FAIL flag clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMIFLGFRC": {
							"description": "NMI Flag Force Register",
							"addressOffset": "0xC",
							"fields": {
								"CLOCKFAIL": {
									"description": "CLOCKFAIL Flag Force",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMUNCERR": {
									"description": "RAMUNCERR Flag Force",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FLUNCERR": {
									"description": "FLUNCERR Flag Force",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSDBGNMI": {
									"description": "SYSDBGNMI Flag Force",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLBNMI": {
									"description": "CLBNMI Flag Force",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWERR": {
									"description": "SW Error Flag Force",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC_FAIL flag force",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMIWDCNT": {
							"description": "NMI Watchdog Counter Register",
							"addressOffset": "0x10",
							"fields": {
								"NMIWDCNT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMIWDPRD": {
							"description": "NMI Watchdog Period Register",
							"addressOffset": "0x14",
							"fields": {
								"NMIWDPRD": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"NMISHDFLG": {
							"description": "NMI Shadow Flag Register",
							"addressOffset": "0x18",
							"fields": {
								"CLOCKFAIL": {
									"description": "Shadow CLOCKFAIL Flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RAMUNCERR": {
									"description": "Shadow RAMUNCERR Flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FLUNCERR": {
									"description": "Shadow FLUNCERR Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSDBGNMI": {
									"description": "Shadow SYSDBGNMI Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLBNMI": {
									"description": "Shadow CLBNMI Flag",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWERR": {
									"description": "Shadow SW Error Flag",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CRC_FAIL": {
									"description": "CRC_FAIL flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERRORSTS": {
							"description": "Error pin status",
							"addressOffset": "0x1C",
							"fields": {
								"ERROR": {
									"description": "Error flag.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PINSTS": {
									"description": "Error pin status.",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERRORSTSCLR": {
							"description": "ERRORSTS clear register",
							"addressOffset": "0x20",
							"fields": {
								"ERROR": {
									"description": "ERRORFLG.ERROR clear bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERRORSTSFRC": {
							"description": "ERRORSTS force register",
							"addressOffset": "0x24",
							"fields": {
								"ERROR": {
									"description": "ERRORSTS.ERROR pin force.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERRORCTL": {
							"description": "Error pin control register",
							"addressOffset": "0x28",
							"fields": {
								"ERRORPOLSEL": {
									"description": "ERROR pin polarity select",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ERRORLOCK": {
							"description": "Lock register to Error pin registers.",
							"addressOffset": "0x2C",
							"fields": {
								"ERRORCTL": {
									"description": "ERRORCTL Lock bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"OUTPUTXBAR": {
					"description": " ",
					"baseAddress": "0x31600",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "OUTPUT_XBAR",
					"registers": {
						"OUTPUT1MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 1",
							"addressOffset": "0x0",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT1MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 1",
							"addressOffset": "0x4",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT2MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 2",
							"addressOffset": "0x8",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT2MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 2",
							"addressOffset": "0xc",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT3MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 3",
							"addressOffset": "0x10",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT3MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 3",
							"addressOffset": "0x14",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT4MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 4",
							"addressOffset": "0x18",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT4MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 4",
							"addressOffset": "0x1c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT5MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 5",
							"addressOffset": "0x20",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT5MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 5",
							"addressOffset": "0x24",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT6MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 6",
							"addressOffset": "0x28",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT6MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 6",
							"addressOffset": "0x2c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT7MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 7",
							"addressOffset": "0x30",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT7MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 7",
							"addressOffset": "0x34",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT8MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 8",
							"addressOffset": "0x38",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT8MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 8",
							"addressOffset": "0x3c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT1MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 1",
							"addressOffset": "0x40",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT2MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 2",
							"addressOffset": "0x44",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT3MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 3",
							"addressOffset": "0x48",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT4MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 4",
							"addressOffset": "0x4c",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT5MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 5",
							"addressOffset": "0x50",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT6MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 6",
							"addressOffset": "0x54",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT7MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 7",
							"addressOffset": "0x58",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT8MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 8",
							"addressOffset": "0x5c",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCH": {
							"description": "Output X-BAR Output Latch",
							"addressOffset": "0x60",
							"fields": {
								"OUTPUT1": {
									"description": "Records the OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Records the OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Records the OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Records the OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Records the OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Records the OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Records the OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Records the OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCHCLR": {
							"description": "Output X-BAR Output Latch Clear",
							"addressOffset": "0x64",
							"fields": {
								"OUTPUT1": {
									"description": "Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCHFRC": {
							"description": "Output X-BAR Output Latch Clear",
							"addressOffset": "0x68",
							"fields": {
								"OUTPUT1": {
									"description": "Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCHENABLE": {
							"description": "Output X-BAR Output Latch Enable",
							"addressOffset": "0x6c",
							"fields": {
								"OUTPUT1": {
									"description": "Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTINV": {
							"description": "Output X-BAR Output Inversion",
							"addressOffset": "0x70",
							"fields": {
								"OUTPUT1": {
									"description": "Selects polarity for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Selects polarity for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Selects polarity for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Selects polarity for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Selects polarity for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Selects polarity for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Selects polarity for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Selects polarity for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLOCK": {
							"description": "Output X-BAR Configuration Lock register",
							"addressOffset": "0x7c",
							"fields": {
								"LOCK": {
									"description": "Locks the configuration for OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Protection KEY",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLBOUTPUTXBAR": {
					"description": " ",
					"baseAddress": "0x31B00",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "OUTPUT_XBAR",
					"registers": {
						"OUTPUT1MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 1",
							"addressOffset": "0x0",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT1MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 1",
							"addressOffset": "0x4",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT2MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 2",
							"addressOffset": "0x8",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT2MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 2",
							"addressOffset": "0xc",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT3MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 3",
							"addressOffset": "0x10",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT3MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 3",
							"addressOffset": "0x14",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT4MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 4",
							"addressOffset": "0x18",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT4MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 4",
							"addressOffset": "0x1c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT5MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 5",
							"addressOffset": "0x20",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT5MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 5",
							"addressOffset": "0x24",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT6MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 6",
							"addressOffset": "0x28",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT6MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 6",
							"addressOffset": "0x2c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT7MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 7",
							"addressOffset": "0x30",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT7MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 7",
							"addressOffset": "0x34",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT8MUX0TO15CFG": {
							"description": "Output X-BAR Mux Configuration for Output 8",
							"addressOffset": "0x38",
							"fields": {
								"MUX0": {
									"description": "Mux0 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT8MUX16TO31CFG": {
							"description": "Output X-BAR Mux Configuration for Output 8",
							"addressOffset": "0x3c",
							"fields": {
								"MUX16": {
									"description": "Mux16 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 Configuration for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT1MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 1",
							"addressOffset": "0x40",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT2MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 2",
							"addressOffset": "0x44",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT3MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 3",
							"addressOffset": "0x48",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT4MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 4",
							"addressOffset": "0x4c",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT5MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 5",
							"addressOffset": "0x50",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT6MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 6",
							"addressOffset": "0x54",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT7MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 7",
							"addressOffset": "0x58",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUT8MUXENABLE": {
							"description": "Output X-BAR Mux Enable for Output 8",
							"addressOffset": "0x5c",
							"fields": {
								"MUX0": {
									"description": "Mux0 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX1": {
									"description": "Mux1 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX2": {
									"description": "Mux2 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX3": {
									"description": "Mux3 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX4": {
									"description": "Mux4 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX5": {
									"description": "Mux5 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX6": {
									"description": "Mux6 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX7": {
									"description": "Mux7 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX8": {
									"description": "Mux8 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX9": {
									"description": "Mux9 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX10": {
									"description": "Mux10 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX11": {
									"description": "Mux11 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX12": {
									"description": "Mux12 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX13": {
									"description": "Mux13 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX14": {
									"description": "Mux14 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX15": {
									"description": "Mux15 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX16": {
									"description": "Mux16 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX17": {
									"description": "Mux17 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX18": {
									"description": "Mux18 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX19": {
									"description": "Mux19 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX20": {
									"description": "Mux20 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX21": {
									"description": "Mux21 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX22": {
									"description": "Mux22 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX23": {
									"description": "Mux23 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX24": {
									"description": "Mux24 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX25": {
									"description": "Mux25 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX26": {
									"description": "Mux26 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX27": {
									"description": "Mux27 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX28": {
									"description": "Mux28 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX29": {
									"description": "Mux29 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX30": {
									"description": "Mux30 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MUX31": {
									"description": "Mux31 to drive OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCH": {
							"description": "Output X-BAR Output Latch",
							"addressOffset": "0x60",
							"fields": {
								"OUTPUT1": {
									"description": "Records the OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Records the OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Records the OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Records the OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Records the OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Records the OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Records the OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Records the OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCHCLR": {
							"description": "Output X-BAR Output Latch Clear",
							"addressOffset": "0x64",
							"fields": {
								"OUTPUT1": {
									"description": "Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCHFRC": {
							"description": "Output X-BAR Output Latch Clear",
							"addressOffset": "0x68",
							"fields": {
								"OUTPUT1": {
									"description": "Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLATCHENABLE": {
							"description": "Output X-BAR Output Latch Enable",
							"addressOffset": "0x6c",
							"fields": {
								"OUTPUT1": {
									"description": "Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTINV": {
							"description": "Output X-BAR Output Inversion",
							"addressOffset": "0x70",
							"fields": {
								"OUTPUT1": {
									"description": "Selects polarity for OUTPUT1 of OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT2": {
									"description": "Selects polarity for OUTPUT2 of OUTPUT-XBAR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT3": {
									"description": "Selects polarity for OUTPUT3 of OUTPUT-XBAR",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT4": {
									"description": "Selects polarity for OUTPUT4 of OUTPUT-XBAR",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT5": {
									"description": "Selects polarity for OUTPUT5 of OUTPUT-XBAR",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT6": {
									"description": "Selects polarity for OUTPUT6 of OUTPUT-XBAR",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT7": {
									"description": "Selects polarity for OUTPUT7 of OUTPUT-XBAR",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OUTPUT8": {
									"description": "Selects polarity for OUTPUT8 of OUTPUT-XBAR",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"OUTPUTLOCK": {
							"description": "Output X-BAR Configuration Lock register",
							"addressOffset": "0x7c",
							"fields": {
								"LOCK": {
									"description": "Locks the configuration for OUTPUT-XBAR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Write Protection KEY",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"PIECTRL": {
					"description": " ",
					"baseAddress": "0x5100",
					"size": "0x68",
					"resetMask": "none",
					"groupName": "PIE_CTRL",
					"registers": {
						"PIECTRL": {
							"description": "ePIE Control Register",
							"addressOffset": "0x0",
							"fields": {
								"ENPIE": {
									"description": "PIE Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PIEVECT": {
									"description": "PIE Vector Address",
									"bitOffset": "1",
									"bitWidth": "15",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEACK": {
							"description": "Interrupt Acknowledge Register",
							"addressOffset": "0x4",
							"fields": {
								"ACK1": {
									"description": "Acknowledge PIE Interrupt Group 1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK2": {
									"description": "Acknowledge PIE Interrupt Group 2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK3": {
									"description": "Acknowledge PIE Interrupt Group 3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK4": {
									"description": "Acknowledge PIE Interrupt Group 4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK5": {
									"description": "Acknowledge PIE Interrupt Group 5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK6": {
									"description": "Acknowledge PIE Interrupt Group 6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK7": {
									"description": "Acknowledge PIE Interrupt Group 7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK8": {
									"description": "Acknowledge PIE Interrupt Group 8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK9": {
									"description": "Acknowledge PIE Interrupt Group 9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK10": {
									"description": "Acknowledge PIE Interrupt Group 10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK11": {
									"description": "Acknowledge PIE Interrupt Group 11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ACK12": {
									"description": "Acknowledge PIE Interrupt Group 12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER1": {
							"description": "Interrupt Group 1 Enable Register",
							"addressOffset": "0x8",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 1.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 1.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 1.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 1.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 1.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 1.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 1.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 1.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 1.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 1.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 1.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 1.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 1.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 1.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 1.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 1.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR1": {
							"description": "Interrupt Group 1 Flag Register",
							"addressOffset": "0xC",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 1.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 1.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 1.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 1.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 1.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 1.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 1.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 1.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 1.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 1.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 1.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 1.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 1.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 1.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 1.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 1.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER2": {
							"description": "Interrupt Group 2 Enable Register",
							"addressOffset": "0x10",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 2.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 2.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 2.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 2.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 2.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 2.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 2.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 2.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 2.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 2.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 2.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 2.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 2.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 2.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 2.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 2.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR2": {
							"description": "Interrupt Group 2 Flag Register",
							"addressOffset": "0x14",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 2.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 2.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 2.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 2.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 2.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 2.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 2.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 2.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 2.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 2.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 2.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 2.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 2.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 2.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 2.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 2.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER3": {
							"description": "Interrupt Group 3 Enable Register",
							"addressOffset": "0x18",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 3.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 3.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 3.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 3.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 3.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 3.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 3.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 3.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 3.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 3.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 3.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 3.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 3.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 3.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 3.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 3.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR3": {
							"description": "Interrupt Group 3 Flag Register",
							"addressOffset": "0x1C",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 3.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 3.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 3.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 3.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 3.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 3.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 3.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 3.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 3.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 3.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 3.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 3.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 3.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 3.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 3.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 3.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER4": {
							"description": "Interrupt Group 4 Enable Register",
							"addressOffset": "0x20",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 4.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 4.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 4.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 4.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 4.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 4.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 4.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 4.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 4.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 4.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 4.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 4.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 4.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 4.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 4.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 4.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR4": {
							"description": "Interrupt Group 4 Flag Register",
							"addressOffset": "0x24",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 4.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 4.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 4.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 4.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 4.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 4.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 4.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 4.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 4.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 4.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 4.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 4.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 4.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 4.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 4.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 4.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER5": {
							"description": "Interrupt Group 5 Enable Register",
							"addressOffset": "0x28",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 5.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 5.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 5.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 5.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 5.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 5.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 5.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 5.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 5.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 5.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 5.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 5.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 5.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 5.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 5.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 5.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR5": {
							"description": "Interrupt Group 5 Flag Register",
							"addressOffset": "0x2C",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 5.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 5.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 5.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 5.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 5.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 5.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 5.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 5.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 5.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 5.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 5.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 5.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 5.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 5.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 5.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 5.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER6": {
							"description": "Interrupt Group 6 Enable Register",
							"addressOffset": "0x30",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 6.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 6.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 6.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 6.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 6.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 6.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 6.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 6.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 6.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 6.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 6.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 6.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 6.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 6.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 6.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 6.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR6": {
							"description": "Interrupt Group 6 Flag Register",
							"addressOffset": "0x34",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 6.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 6.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 6.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 6.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 6.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 6.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 6.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 6.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 6.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 6.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 6.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 6.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 6.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 6.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 6.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 6.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER7": {
							"description": "Interrupt Group 7 Enable Register",
							"addressOffset": "0x38",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 7.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 7.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 7.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 7.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 7.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 7.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 7.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 7.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 7.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 7.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 7.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 7.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 7.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 7.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 7.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 7.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR7": {
							"description": "Interrupt Group 7 Flag Register",
							"addressOffset": "0x3C",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 7.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 7.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 7.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 7.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 7.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 7.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 7.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 7.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 7.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 7.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 7.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 7.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 7.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 7.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 7.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 7.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER8": {
							"description": "Interrupt Group 8 Enable Register",
							"addressOffset": "0x40",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 8.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 8.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 8.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 8.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 8.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 8.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 8.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 8.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 8.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 8.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 8.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 8.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 8.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 8.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 8.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 8.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR8": {
							"description": "Interrupt Group 8 Flag Register",
							"addressOffset": "0x44",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 8.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 8.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 8.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 8.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 8.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 8.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 8.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 8.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 8.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 8.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 8.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 8.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 8.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 8.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 8.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 8.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER9": {
							"description": "Interrupt Group 9 Enable Register",
							"addressOffset": "0x48",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 9.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 9.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 9.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 9.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 9.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 9.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 9.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 9.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 9.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 9.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 9.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 9.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 9.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 9.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 9.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 9.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR9": {
							"description": "Interrupt Group 9 Flag Register",
							"addressOffset": "0x4C",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 9.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 9.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 9.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 9.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 9.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 9.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 9.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 9.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 9.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 9.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 9.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 9.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 9.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 9.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 9.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 9.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER10": {
							"description": "Interrupt Group 10 Enable Register",
							"addressOffset": "0x50",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 10.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 10.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 10.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 10.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 10.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 10.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 10.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 10.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 10.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 10.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 10.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 10.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 10.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 10.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 10.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 10.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR10": {
							"description": "Interrupt Group 10 Flag Register",
							"addressOffset": "0x54",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 10.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 10.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 10.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 10.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 10.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 10.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 10.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 10.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 10.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 10.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 10.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 10.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 10.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 10.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 10.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 10.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER11": {
							"description": "Interrupt Group 11 Enable Register",
							"addressOffset": "0x58",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 11.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 11.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 11.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 11.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 11.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 11.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 11.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 11.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 11.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 11.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 11.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 11.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 11.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 11.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 11.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 11.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR11": {
							"description": "Interrupt Group 11 Flag Register",
							"addressOffset": "0x5C",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 11.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 11.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 11.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 11.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 11.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 11.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 11.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 11.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 11.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 11.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 11.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 11.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 11.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 11.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 11.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 11.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIER12": {
							"description": "Interrupt Group 12 Enable Register",
							"addressOffset": "0x60",
							"fields": {
								"INTx1": {
									"description": "Enable for Interrupt 12.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Enable for Interrupt 12.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Enable for Interrupt 12.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Enable for Interrupt 12.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Enable for Interrupt 12.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Enable for Interrupt 12.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Enable for Interrupt 12.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Enable for Interrupt 12.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Enable for Interrupt 12.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Enable for Interrupt 12.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Enable for Interrupt 12.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Enable for Interrupt 12.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Enable for Interrupt 12.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Enable for Interrupt 12.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Enable for Interrupt 12.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Enable for Interrupt 12.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEIFR12": {
							"description": "Interrupt Group 12 Flag Register",
							"addressOffset": "0x64",
							"fields": {
								"INTx1": {
									"description": "Flag for Interrupt 12.1",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx2": {
									"description": "Flag for Interrupt 12.2",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx3": {
									"description": "Flag for Interrupt 12.3",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx4": {
									"description": "Flag for Interrupt 12.4",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx5": {
									"description": "Flag for Interrupt 12.5",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx6": {
									"description": "Flag for Interrupt 12.6",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx7": {
									"description": "Flag for Interrupt 12.7",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx8": {
									"description": "Flag for Interrupt 12.8",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx9": {
									"description": "Flag for Interrupt 12.9",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx10": {
									"description": "Flag for Interrupt 12.10",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx11": {
									"description": "Flag for Interrupt 12.11",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx12": {
									"description": "Flag for Interrupt 12.12",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx13": {
									"description": "Flag for Interrupt 12.13",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx14": {
									"description": "Flag for Interrupt 12.14",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx15": {
									"description": "Flag for Interrupt 12.15",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTx16": {
									"description": "Flag for Interrupt 12.16",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"PMBUSA": {
					"description": " ",
					"baseAddress": "0xE400",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "PMBUS",
					"registers": {
						"PMBMC": {
							"description": "PMBUS Master Mode Control Register",
							"addressOffset": "0x0",
							"fields": {
								"RW": {
									"description": "RnW bit of the Message",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLAVE_ADDR": {
									"description": "Slave Address",
									"bitOffset": "1",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BYTE_COUNT": {
									"description": "Number of Bytes Transmitted",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMD_ENA": {
									"description": "Master Command Code Enable",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXT_CMD": {
									"description": "Master Extended Command Code Enable",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PEC_ENA": {
									"description": "Master PEC Processing Enable",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GRP_CMD": {
									"description": "Master Group Command Message Enable",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PRC_CALL": {
									"description": "Master Process Call Message Enable",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTXBUF": {
							"description": "PMBUS Transmit Buffer",
							"addressOffset": "0x4",
							"fields": {
								"PMBTXBUF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBRXBUF": {
							"description": "PMBUS Receive buffer",
							"addressOffset": "0x8",
							"fields": {
								"PMBRXBUF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBACK": {
							"description": "PMBUS Acknowledge Register",
							"addressOffset": "0xc",
							"fields": {
								"ACK": {
									"description": "Allows firmware to ack/nack received data",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBSTS": {
							"description": "PMBUS Status Register",
							"addressOffset": "0x10",
							"fields": {
								"RD_BYTE_COUNT": {
									"description": "Number of Data Bytes available in Receive Data Register",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_READY": {
									"description": "Data Ready Flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_REQUEST": {
									"description": "Data Request Flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EOM": {
									"description": "End of Message Indicator",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NACK": {
									"description": "Not Acknowledge Flag Status",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PEC_VALID": {
									"description": "PEC Valid Indicator",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_LOW_TIMEOUT": {
									"description": "Clock Low Timeout Status",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_HIGH_DETECTED": {
									"description": "Clock High Detection Status",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLAVE_ADDR_READY": {
									"description": "Slave Address Ready",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RPT_START": {
									"description": "Repeated Start Flag",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"UNIT_BUSY": {
									"description": "PMBus Busy Indicator",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUS_FREE": {
									"description": "PMBus Free Indicator",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOST_ARB": {
									"description": "Lost Arbitration Flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASTER": {
									"description": "Master Indicator",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT_EDGE": {
									"description": "Alert Edge Detection Status",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTROL_EDGE": {
									"description": "Control Edge Detection Status",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT_RAW": {
									"description": "Alert Pin Real Time Status",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTROL_RAW": {
									"description": "Control Pin Real Time Status",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDA_RAW": {
									"description": "PMBus Data Pin Real Time Status",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCL_RAW": {
									"description": "PMBus Clock Pin Real Time Status",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBINTM": {
							"description": "PMBUS Interrupt Mask Register",
							"addressOffset": "0x14",
							"fields": {
								"BUS_FREE": {
									"description": "Bus Free Interrupt Mask",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUS_LOW_TIMEOUT": {
									"description": "Clock Low Timeout Interrupt Mask",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_READY": {
									"description": "Data Ready Interrupt Mask",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DATA_REQUEST": {
									"description": "Data Request Interrupt Mask",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLAVE_ADDR_READY": {
									"description": "Slave Address Ready Interrupt Mask",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EOM": {
									"description": "End of Message Interrupt Mask",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT": {
									"description": "Alert Detection Interrupt Mask",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CONTROL": {
									"description": "Control Detection Interrupt Mask",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOST_ARB": {
									"description": "Lost Arbitration Interrupt Mask",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_HIGH_DETECT": {
									"description": "Clock High Detection Interrupt Mask",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBSC": {
							"description": "PMBUS Slave Mode Configuration Register",
							"addressOffset": "0x18",
							"fields": {
								"SLAVE_ADDR": {
									"description": "Configures the current device address of the slave.",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MAN_SLAVE_ACK": {
									"description": "Manual Slave Address Acknowledgement Mode",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLAVE_MASK": {
									"description": "Slave address mask",
									"bitOffset": "8",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PEC_ENA": {
									"description": "PEC Processing Enable",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TX_COUNT": {
									"description": "Number of valid bytes in Transmit Data Register",
									"bitOffset": "16",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TX_PEC": {
									"description": "send a PEC byte at end of message",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MAN_CMD": {
									"description": "Manual Command Acknowledgement Mode",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RX_BYTE_ACK_CNT": {
									"description": "Number of data bytes to automatically acknowledge",
									"bitOffset": "21",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBHSA": {
							"description": "PMBUS Hold Slave Address Register",
							"addressOffset": "0x1c",
							"fields": {
								"SLAVE_RW": {
									"description": "Stored R/W bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLAVE_ADDR": {
									"description": "Stored device address",
									"bitOffset": "1",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBCTRL": {
							"description": "PMBUS Control Register",
							"addressOffset": "0x20",
							"fields": {
								"RESET": {
									"description": "PMBus Interface Synchronous Reset",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT_EN": {
									"description": "Slave Alert Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BUS_LO_INT_EDGE": {
									"description": "Clock Low Timeout Interrupt Edge Select",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FAST_MODE": {
									"description": "Fast Mode Enable",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNTL_INT_EDGE": {
									"description": "Control Interrupt Edge Select",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT_MODE": {
									"description": "Configures mode of Alert pin",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT_VALUE": {
									"description": "Configures output value of Alert pin in GPIO Mode",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ALERT_DIR": {
									"description": "Configures direction of Alert pin in GPIO mode",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNTL_MODE": {
									"description": "Configures mode of Control pin",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNTL_VALUE": {
									"description": "Configures output value of Control pin in GPIO Mode",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CNTL_DIR": {
									"description": "Configures direction of Control pin in GPIO mode",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDA_MODE": {
									"description": "Configures mode of PMBus Data pin",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDA_VALUE": {
									"description": "Configures output value of PMBus data pin in GPIO Mode",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SDA_DIR": {
									"description": "Configures direction of PMBus data pin in GPIO mode",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCL_MODE": {
									"description": "Configures mode of PMBus Clock pin",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCL_VALUE": {
									"description": "Configures output value of PMBus clock pin in GPIO Mode",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCL_DIR": {
									"description": "Configures direction of PMBus clock pin in GPIO mode",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IBIAS_A_EN": {
									"description": "PMBus Current Source A Control",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"IBIAS_B_EN": {
									"description": "PMBus Current Source B Control",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_LO_DIS": {
									"description": "Clock Low Timeout Disable",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLAVE_EN": {
									"description": "PMBus Slave Enable",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASTER_EN": {
									"description": "PMBus Master Enable",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKDIV": {
									"description": "PMBUS Clock Divide Value",
									"bitOffset": "23",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"I2CMODE": {
									"description": "Bit to enable I2C mode",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTIMCTL": {
							"description": "PMBUS Timing Control Register",
							"addressOffset": "0x24",
							"fields": {
								"TIM_OVERRIDE": {
									"description": "Overide the default settings of the timing parameters.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTIMCLK": {
							"description": "PMBUS Clock Timing Register",
							"addressOffset": "0x28",
							"fields": {
								"CLK_HIGH_LIMIT": {
									"description": "Determines the PMBUS master clock high pulse width.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_FREQ": {
									"description": "Determines the PMBUS master clock frequency.",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTIMSTSETUP": {
							"description": "PMBUS Start Setup Time Register",
							"addressOffset": "0x2c",
							"fields": {
								"TSU_STA": {
									"description": "Setup time, rise edge of PMBUS master clock to start edge.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTIMBIDLE": {
							"description": "PMBUS Bus Idle Time Register",
							"addressOffset": "0x30",
							"fields": {
								"BUSIDLE": {
									"description": "Determines the Bus Idle Limit",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTIMLOWTIMOUT": {
							"description": "PMBUS Clock Low Timeout Value Register",
							"addressOffset": "0x34",
							"fields": {
								"CLKLOWTIMOUT": {
									"description": "Determines the clock low timeout value",
									"bitOffset": "0",
									"bitWidth": "20",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBTIMHIGHTIMOUT": {
							"description": "PMBUS Clock High Timeout Value Register",
							"addressOffset": "0x38",
							"fields": {
								"CLKHIGHTIMOUT": {
									"description": "Determines the clock high timeout value",
									"bitOffset": "0",
									"bitWidth": "10",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"SCIA": {
					"description": " ",
					"baseAddress": "0x34400",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "SCI",
					"registers": {
						"SCICCR": {
							"description": "Communications control register",
							"addressOffset": "0x0",
							"fields": {
								"SCICHAR": {
									"description": "Character length control",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADDRIDLE_MODE": {
									"description": "ADDR/IDLE Mode control",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOOPBKENA": {
									"description": "Loop Back enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PARITYENA": {
									"description": "Parity enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PARITY": {
									"description": "Even or Odd Parity",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STOPBITS": {
									"description": "Number of Stop Bits",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCICTL1": {
							"description": "Control register 1",
							"addressOffset": "0x4",
							"fields": {
								"RXENA": {
									"description": "SCI receiver enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXENA": {
									"description": "SCI transmitter enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLEEP": {
									"description": "SCI sleep",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXWAKE": {
									"description": "Transmitter wakeup method",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SWRESET": {
									"description": "Software reset",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXERRINTENA": {
									"description": "Receive error interrupt enable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIHBAUD": {
							"description": "Baud rate (high) register",
							"addressOffset": "0x8",
							"fields": {
								"BAUD": {
									"description": "SCI 16-bit baud selection Registers SCIHBAUD",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCILBAUD": {
							"description": "Baud rate (low) register",
							"addressOffset": "0xc",
							"fields": {
								"BAUD": {
									"description": "SCI 16-bit baud selection Registers SCILBAUD",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCICTL2": {
							"description": "Control register 2",
							"addressOffset": "0x10",
							"fields": {
								"TXINTENA": {
									"description": "Transmit __interrupt enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXBKINTENA": {
									"description": "Receiver-buffer break enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXEMPTY": {
									"description": "Transmitter empty flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXRDY": {
									"description": "Transmitter ready flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIRXST": {
							"description": "Receive status register",
							"addressOffset": "0x14",
							"fields": {
								"RXWAKE": {
									"description": "Receiver wakeup detect flag",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PE": {
									"description": "Parity error flag",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OE": {
									"description": "Overrun error flag",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FE": {
									"description": "Framing error flag",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"BRKDT": {
									"description": "Break-detect flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXRDY": {
									"description": "Receiver ready flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXERROR": {
									"description": "Receiver error flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIRXEMU": {
							"description": "Receive emulation buffer register",
							"addressOffset": "0x18",
							"fields": {
								"ERXDT": {
									"description": "Receive emulation buffer data",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIRXBUF": {
							"description": "Receive data buffer",
							"addressOffset": "0x1c",
							"fields": {
								"SAR": {
									"description": "Receive Character bits",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCIFFPE": {
									"description": "Receiver error flag",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCIFFFE": {
									"description": "Receiver error flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCITXBUF": {
							"description": "Transmit data buffer",
							"addressOffset": "0x20",
							"fields": {
								"TXDT": {
									"description": "Transmit data buffer",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFFTX": {
							"description": "FIFO transmit register",
							"addressOffset": "0x24",
							"fields": {
								"TXFFIL": {
									"description": "Interrupt level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFIENA": {
									"description": "Interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINTCLR": {
									"description": "Clear INT flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINT": {
									"description": "INT flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFST": {
									"description": "FIFO status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFIFORESET": {
									"description": "FIFO reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCIFFENA": {
									"description": "Enhancement enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCIRST": {
									"description": "SCI reset rx/tx channels",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFFRX": {
							"description": "FIFO receive register",
							"addressOffset": "0x28",
							"fields": {
								"RXFFIL": {
									"description": "Interrupt level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFIENA": {
									"description": "Interrupt enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINTCLR": {
									"description": "Clear INT flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINT": {
									"description": "INT flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFST": {
									"description": "FIFO status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFIFORESET": {
									"description": "FIFO reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFOVRCLR": {
									"description": "Clear overflow",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFOVF": {
									"description": "FIFO overflow",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIFFCT": {
							"description": "FIFO control register",
							"addressOffset": "0x2c",
							"fields": {
								"FFTXDLY": {
									"description": "FIFO transmit delay",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CDC": {
									"description": "Auto baud mode enable",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ABDCLR": {
									"description": "Auto baud clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ABD": {
									"description": "Auto baud detect",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIPRI": {
							"description": "SCI priority control",
							"addressOffset": "0x30",
							"fields": {
								"FREESOFT": {
									"description": "Emulation modes",
									"bitOffset": "3",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"SPIA": {
					"description": " ",
					"baseAddress": "0xE000",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "SPI",
					"registers": {
						"SPICCR": {
							"description": "SPI Configuration Control Register",
							"addressOffset": "0x0",
							"fields": {
								"SPICHAR": {
									"description": "Character Length Control",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPILBK": {
									"description": "SPI Loopback",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKPOLARITY": {
									"description": "Shift Clock Polarity",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPISWRESET": {
									"description": "SPI Software Reset",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPICTL": {
							"description": "SPI Operation Control Register",
							"addressOffset": "0x4",
							"fields": {
								"SPIINTENA": {
									"description": "SPI Interupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TALK": {
									"description": "Master/Slave Transmit Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASTER_SLAVE": {
									"description": "SPI Network Mode Control",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_PHASE": {
									"description": "SPI Clock Phase",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERRUNINTENA": {
									"description": "Overrun Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODE_DMA": {
									"description": "DMA Mode Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPISTS": {
							"description": "SPI Status Register",
							"addressOffset": "0x8",
							"fields": {
								"BUFFULL_FLAG": {
									"description": "SPI Transmit Buffer Full Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT_FLAG": {
									"description": "SPI Interrupt Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERRUN_FLAG": {
									"description": "SPI Receiver Overrun Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIBRR": {
							"description": "SPI Baud Rate Register",
							"addressOffset": "0xc",
							"fields": {
								"SPI_BIT_RATE": {
									"description": "SPI Bit Rate Control",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIRXEMU": {
							"description": "SPI Emulation Buffer Register",
							"addressOffset": "0x10",
							"fields": {
								"SPIRXEMU": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIRXBUF": {
							"description": "SPI Serial Input Buffer Register",
							"addressOffset": "0x14",
							"fields": {
								"SPIRXBUF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPITXBUF": {
							"description": "SPI Serial Output Buffer Register",
							"addressOffset": "0x18",
							"fields": {
								"SPITXBUF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIDAT": {
							"description": "SPI Serial Data Register",
							"addressOffset": "0x1c",
							"fields": {
								"SPIDAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIFFTX": {
							"description": "SPI FIFO Transmit Register",
							"addressOffset": "0x20",
							"fields": {
								"TXFFIL": {
									"description": "TXFIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFIENA": {
									"description": "TXFIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINTCLR": {
									"description": "TXFIFO Interrupt Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINT": {
									"description": "TXFIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFST": {
									"description": "Transmit FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFIFO": {
									"description": "TXFIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPIFFENA": {
									"description": "FIFO Enhancements Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPIRST": {
									"description": "SPI Reset",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIFFRX": {
							"description": "SPI FIFO Receive Register",
							"addressOffset": "0x24",
							"fields": {
								"RXFFIL": {
									"description": "RXFIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFIENA": {
									"description": "RXFIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINTCLR": {
									"description": "RXFIFO Interupt Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINT": {
									"description": "RXFIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFST": {
									"description": "Receive FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFIFORESET": {
									"description": "RXFIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFOVFCLR": {
									"description": "Receive FIFO Overflow Clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFOVF": {
									"description": "Receive FIFO Overflow Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIFFCT": {
							"description": "SPI FIFO Control Register",
							"addressOffset": "0x28",
							"fields": {
								"TXDLY": {
									"description": "FIFO Transmit Delay Bits",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIPRI": {
							"description": "SPI Priority Control Register",
							"addressOffset": "0x2c",
							"fields": {
								"TRIWIRE": {
									"description": "3-wire mode select bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STEINV": {
									"description": "SPISTE inversion bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Free emulation mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFT": {
									"description": "Soft emulation mode",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"SPIB": {
					"description": " ",
					"baseAddress": "0xE080",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "SPI",
					"registers": {
						"SPICCR": {
							"description": "SPI Configuration Control Register",
							"addressOffset": "0x0",
							"fields": {
								"SPICHAR": {
									"description": "Character Length Control",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPILBK": {
									"description": "SPI Loopback",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKPOLARITY": {
									"description": "Shift Clock Polarity",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPISWRESET": {
									"description": "SPI Software Reset",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPICTL": {
							"description": "SPI Operation Control Register",
							"addressOffset": "0x4",
							"fields": {
								"SPIINTENA": {
									"description": "SPI Interupt Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TALK": {
									"description": "Master/Slave Transmit Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MASTER_SLAVE": {
									"description": "SPI Network Mode Control",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLK_PHASE": {
									"description": "SPI Clock Phase",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERRUNINTENA": {
									"description": "Overrun Interrupt Enable",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MODE_DMA": {
									"description": "DMA Mode Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPISTS": {
							"description": "SPI Status Register",
							"addressOffset": "0x8",
							"fields": {
								"BUFFULL_FLAG": {
									"description": "SPI Transmit Buffer Full Flag",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INT_FLAG": {
									"description": "SPI Interrupt Flag",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OVERRUN_FLAG": {
									"description": "SPI Receiver Overrun Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIBRR": {
							"description": "SPI Baud Rate Register",
							"addressOffset": "0xc",
							"fields": {
								"SPI_BIT_RATE": {
									"description": "SPI Bit Rate Control",
									"bitOffset": "0",
									"bitWidth": "7",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIRXEMU": {
							"description": "SPI Emulation Buffer Register",
							"addressOffset": "0x10",
							"fields": {
								"SPIRXEMU": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIRXBUF": {
							"description": "SPI Serial Input Buffer Register",
							"addressOffset": "0x14",
							"fields": {
								"SPIRXBUF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPITXBUF": {
							"description": "SPI Serial Output Buffer Register",
							"addressOffset": "0x18",
							"fields": {
								"SPITXBUF": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIDAT": {
							"description": "SPI Serial Data Register",
							"addressOffset": "0x1c",
							"fields": {
								"SPIDAT": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIFFTX": {
							"description": "SPI FIFO Transmit Register",
							"addressOffset": "0x20",
							"fields": {
								"TXFFIL": {
									"description": "TXFIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFIENA": {
									"description": "TXFIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINTCLR": {
									"description": "TXFIFO Interrupt Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFINT": {
									"description": "TXFIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFFST": {
									"description": "Transmit FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TXFIFO": {
									"description": "TXFIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPIFFENA": {
									"description": "FIFO Enhancements Enable",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPIRST": {
									"description": "SPI Reset",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIFFRX": {
							"description": "SPI FIFO Receive Register",
							"addressOffset": "0x24",
							"fields": {
								"RXFFIL": {
									"description": "RXFIFO Interrupt Level",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFIENA": {
									"description": "RXFIFO Interrupt Enable",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINTCLR": {
									"description": "RXFIFO Interupt Clear",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFINT": {
									"description": "RXFIFO Interrupt Flag",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFST": {
									"description": "Receive FIFO Status",
									"bitOffset": "8",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFIFORESET": {
									"description": "RXFIFO Reset",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFOVFCLR": {
									"description": "Receive FIFO Overflow Clear",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"RXFFOVF": {
									"description": "Receive FIFO Overflow Flag",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIFFCT": {
							"description": "SPI FIFO Control Register",
							"addressOffset": "0x28",
							"fields": {
								"TXDLY": {
									"description": "FIFO Transmit Delay Bits",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIPRI": {
							"description": "SPI Priority Control Register",
							"addressOffset": "0x2c",
							"fields": {
								"TRIWIRE": {
									"description": "3-wire mode select bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"STEINV": {
									"description": "SPISTE inversion bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FREE": {
									"description": "Free emulation mode",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SOFT": {
									"description": "Soft emulation mode",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DEVCFG": {
					"description": " ",
					"baseAddress": "0x38400",
					"size": "0x33C",
					"resetMask": "none",
					"groupName": "DEV_CFG",
					"registers": {
						"REVID": {
							"description": "Device Revision Number",
							"addressOffset": "0x18",
							"fields": {
								"REVID": {
									"description": "Device Revision ID. This is specific to the Device",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DC21": {
							"description": "Device Capability: CLB",
							"addressOffset": "0x74",
							"fields": {
								"CLB1": {
									"description": "CLB1 Present",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2": {
									"description": "CLB2 Present",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FUSEERR": {
							"description": "e-Fuse error Status register",
							"addressOffset": "0xe8",
							"fields": {
								"ALERR": {
									"description": "Efuse Autoload Error Status",
									"bitOffset": "0",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERR": {
									"description": "Efuse Self Test Error Status",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES0": {
							"description": "Processing Block Software Reset register",
							"addressOffset": "0x104",
							"fields": {
								"CPU1_CPUBGCRC": {
									"description": "CPUBGCRC Module reset bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPU1_ERAD": {
									"description": "ERAD Module reset bit",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES2": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x10c",
							"fields": {
								"EPWM1": {
									"description": "EPWM1 software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM2": {
									"description": "EPWM2 software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM3": {
									"description": "EPWM3 software reset bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM4": {
									"description": "EPWM4 software reset bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM5": {
									"description": "EPWM5 software reset bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM6": {
									"description": "EPWM6 software reset bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM7": {
									"description": "EPWM7 software reset bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM8": {
									"description": "EPWM8 software reset bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES3": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x110",
							"fields": {
								"ECAP1": {
									"description": "ECAP1 software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP2": {
									"description": "ECAP2 software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP3": {
									"description": "ECAP3 software reset bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES4": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x114",
							"fields": {
								"EQEP1": {
									"description": "EQEP1 software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EQEP2": {
									"description": "EQEP2 software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES7": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x120",
							"fields": {
								"SCI_A": {
									"description": "SCI_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES8": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x124",
							"fields": {
								"SPI_A": {
									"description": "SPI_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_B": {
									"description": "SPI_B software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES9": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x128",
							"fields": {
								"I2C_A": {
									"description": "I2C_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"I2C_B": {
									"description": "I2C_B software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES10": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x12c",
							"fields": {
								"CAN_A": {
									"description": "CAN_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES13": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x138",
							"fields": {
								"ADC_A": {
									"description": "ADC_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADC_C": {
									"description": "ADC_C software reset bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES14": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x13c",
							"fields": {
								"CMPSS1": {
									"description": "CMPSS1 software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2": {
									"description": "CMPSS2 software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3": {
									"description": "CMPSS3 software reset bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4": {
									"description": "CMPSS4 software reset bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES17": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x148",
							"fields": {
								"CLB1": {
									"description": "CLB1 software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2": {
									"description": "CLB2 software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES18": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x14c",
							"fields": {
								"FSITX_A": {
									"description": "FSITX_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSIRX_A": {
									"description": "FSIRX_A software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES19": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x150",
							"fields": {
								"LIN_A": {
									"description": "LIN_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LIN_B": {
									"description": "LIN_B software reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES20": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x154",
							"fields": {
								"PMBUS_A": {
									"description": "PMBUS_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES21": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x158",
							"fields": {
								"DCC0": {
									"description": "DCC Module reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCC1": {
									"description": "DCC Module reset bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES25": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x168",
							"fields": {
								"HIC_A": {
									"description": "HIC Slave & Host controller Reset Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SOFTPRES26": {
							"description": "Peripheral Software Reset register",
							"addressOffset": "0x16C",
							"fields": {
								"I2S_A": {
									"description": "I2S_A software reset bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TAP_STATUS": {
							"description": "Status of JTAG State machine & Debugger Connect",
							"addressOffset": "0x260",
							"fields": {
								"TAP_STATE": {
									"description": "Present TAP State",
									"bitOffset": "0",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCON": {
									"description": "Debugger Connect Indication",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAPTYPE": {
							"description": "Configures ECAP Type for the device",
							"addressOffset": "0x338",
							"fields": {
								"TYPE": {
									"description": "Configure ECAP type",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOCK": {
									"description": "Lock bit for the register",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CLKCFG": {
					"description": " ",
					"baseAddress": "0x38000",
					"size": "0x80",
					"resetMask": "none",
					"groupName": "CLK_CFG",
					"registers": {
						"CLKCFGLOCK1": {
							"description": "Lock bit for CLKCFG registers",
							"addressOffset": "0x4",
							"fields": {
								"CLKSRCCTL1": {
									"description": "Lock bit for CLKSRCCTL1 register",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKSRCCTL2": {
									"description": "Lock bit for CLKSRCCTL2 register",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKSRCCTL3": {
									"description": "Lock bit for CLKSRCCTL3 register",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSPLLCTL1": {
									"description": "Lock bit for SYSPLLCTL1 register",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSPLLMULT": {
									"description": "Lock bit for SYSPLLMULT register",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSCLKDIVSEL": {
									"description": "Lock bit for SYSCLKDIVSEL register",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PERCLKDIVSEL": {
									"description": "Lock bit for PERCLKDIVSEL register",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLBCLKCTL": {
									"description": "Lock bit for CLBCLKCTL register",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LOSPCP": {
									"description": "Lock bit for LOSPCP register",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XTALCR": {
									"description": "Lock bit for XTALCR & XTALCR2 register",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLKSRCCTL1": {
							"description": "Clock Source Control register-1",
							"addressOffset": "0x10",
							"fields": {
								"OSCCLKSRCSEL": {
									"description": "OSCCLK Source Select Bit",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INTOSC2OFF_NOTSUPPORTED": {
									"description": "Internal Oscillator 2 Off Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDHALTI": {
									"description": "Watchdog HALT Mode Ignore Bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLKSRCCTL2": {
							"description": "Clock Source Control register-2",
							"addressOffset": "0x14",
							"fields": {
								"CANABCLKSEL": {
									"description": "CANA Bit Clock Source Select Bit",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLKSRCCTL3": {
							"description": "Clock Source Control register-3",
							"addressOffset": "0x18",
							"fields": {
								"XCLKOUTSEL": {
									"description": "XCLKOUT Source Select Bit",
									"bitOffset": "0",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SYSPLLCTL1": {
							"description": "SYSPLL Control register-1",
							"addressOffset": "0x1c",
							"fields": {
								"PLLEN": {
									"description": "SYSPLL enable/disable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PLLCLKEN": {
									"description": "SYSPLL bypassed or included in the PLLSYSCLK path",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SYSPLLMULT": {
							"description": "SYSPLL Multiplier register",
							"addressOffset": "0x28",
							"fields": {
								"IMULT": {
									"description": "SYSPLL Integer Multiplier",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"VCO": {
									"description": "The VCO oscillating frequency adjust signals",
									"bitOffset": "8",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ODIV": {
									"description": "Output Clock Divider",
									"bitOffset": "16",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REFDIV": {
									"description": "Reference Clock Divider",
									"bitOffset": "24",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SYSPLLSTS": {
							"description": "SYSPLL Status register",
							"addressOffset": "0x2c",
							"fields": {
								"LOCKS": {
									"description": "SYSPLL Lock Status Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SLIPS_NOTSUPPORTED": {
									"description": "SYSPLL Slip Status Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"REF_LOSTS": {
									"description": "SYSPLL Reference Lost Status Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SYSCLKDIVSEL": {
							"description": "System Clock Divider Select register",
							"addressOffset": "0x44",
							"fields": {
								"PLLSYSCLKDIV": {
									"description": "PLLSYSCLK Divide Select",
									"bitOffset": "0",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PLLSYSCLKDIV_LSB": {
									"description": "This bit allows the odd division for the sys clock divider",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XCLKOUTDIVSEL": {
							"description": "XCLKOUT Divider Select register",
							"addressOffset": "0x50",
							"fields": {
								"XCLKOUTDIV": {
									"description": "XCLKOUT Divide Select",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLBCLKCTL": {
							"description": "CLB Clocking Control Register",
							"addressOffset": "0x54",
							"fields": {
								"CLBCLKDIV": {
									"description": "CLB clock divider configuration.",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TILECLKDIV": {
									"description": "CLB Tile clock divider configuration.",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKMODECLB1": {
									"description": "Clock mode of CLB1",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLKMODECLB2": {
									"description": "Clock mode of CLB2",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LOSPCP": {
							"description": "Low Speed Clock Source Prescalar",
							"addressOffset": "0x58",
							"fields": {
								"LSPCLKDIV": {
									"description": "LSPCLK Divide Select",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"MCDCR": {
							"description": "Missing Clock Detect Control Register",
							"addressOffset": "0x5c",
							"fields": {
								"MCLKSTS": {
									"description": "Missing Clock Status Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MCLKCLR": {
									"description": "Missing Clock Clear Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"MCLKOFF": {
									"description": "Missing Clock Detect Off Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"OSCOFF": {
									"description": "Oscillator Clock Off Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSREF_LOSTS": {
									"description": "SYSPLL Reference Lost Status Bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSREF_LOSTSCLR": {
									"description": "Clear for Ref clock lost status",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SYSREF_LOST_MCD_EN": {
									"description": "Enable for PLL REF_CLK_LOST as MCD cause",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"X1CNT": {
							"description": "10-bit Counter on X1 Clock",
							"addressOffset": "0x60",
							"fields": {
								"X1CNT": {
									"description": "X1 Counter",
									"bitOffset": "0",
									"bitWidth": "11",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLR": {
									"description": "X1 Counter Clear",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XTALCR": {
							"description": "XTAL Control Register",
							"addressOffset": "0x64",
							"fields": {
								"OSCOFF": {
									"description": "XTAL Oscillator powered-down",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SE": {
									"description": "XTAL Oscilator in Single-Ended mode",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XTALCR2": {
							"description": "XTAL Control Register for pad init",
							"addressOffset": "0x74",
							"fields": {
								"XIF": {
									"description": "XI Initial value deposited before XOSC start",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XOF": {
									"description": "XO Initial value deposited before XOSC start",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FEN": {
									"description": "XOSC pads initialisation enable",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLKFAILCFG": {
							"description": "Clock Fail cause Configuration",
							"addressOffset": "0x78",
							"fields": {
								"DCC0_ERROR_EN": {
									"description": "DCC0 Error causes Clock fail NMI, ERROR",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCC1_ERROR_EN": {
									"description": "DCC1 Error causes Clock fail NMI, ERROR",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRCAPDIV": {
							"description": "Clock for Hrcap Div",
							"addressOffset": "0x7C",
							"fields": {
								"HRCAPDIV": {
									"description": "Clock for Hrcap Div",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"CPUSYS": {
					"description": " ",
					"baseAddress": "0x38200",
					"size": "0x108",
					"resetMask": "none",
					"groupName": "CPU_SYS",
					"registers": {
						"CPUSYSLOCK1": {
							"description": "Lock bit for CPUSYS registers",
							"addressOffset": "0x0",
							"fields": {
								"PIEVERRADDR": {
									"description": "Lock bit for PIEVERRADDR Register",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR0": {
									"description": "Lock bit for PCLKCR0 Register",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR2": {
									"description": "Lock bit for PCLKCR2 Register",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR3": {
									"description": "Lock bit for PCLKCR3 Register",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR4": {
									"description": "Lock bit for PCLKCR4 Register",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR7": {
									"description": "Lock bit for PCLKCR7 Register",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR8": {
									"description": "Lock bit for PCLKCR8 Register",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR9": {
									"description": "Lock bit for PCLKCR9 Register",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR10": {
									"description": "Lock bit for PCLKCR10 Register",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR13": {
									"description": "Lock bit for PCLKCR13 Register",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR14": {
									"description": "Lock bit for PCLKCR14 Register",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LPMCR": {
									"description": "Lock bit for LPMCR Register",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIOLPMSEL0": {
									"description": "Lock bit for GPIOLPMSEL0 Register",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIOLPMSEL1": {
									"description": "Lock bit for GPIOLPMSEL1 Register",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR17": {
									"description": "Lock bit for PCLKCR17 Register",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR18": {
									"description": "Lock bit for PCLKCR18 Register",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR19": {
									"description": "Lock bit for PCLKCR19 Register",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR20": {
									"description": "Lock bit for PCLKCR20 Register",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR21": {
									"description": "Lock bit for PCLKCR21 Register",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR22": {
									"description": "Lock bit for PCLKCR22 Register",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR24": {
									"description": "Lock bit for PCLKCR24 Register",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CPUSYSLOCK2": {
							"description": "Lock bit for CPUSYS registers",
							"addressOffset": "0x4",
							"fields": {
								"PCLKCR25": {
									"description": "Lock bit for PCLKCR25 Register",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PCLKCR26": {
									"description": "Lock bit for PCLKCR26 Register",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PIEVERRADDR": {
							"description": "PIE Vector Fetch Error Address register",
							"addressOffset": "0x14",
							"fields": {
								"ADDR": {
									"description": "PIE Vector Fetch Error Handler Routine Address",
									"bitOffset": "0",
									"bitWidth": "22",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR0": {
							"description": "Peripheral Clock Gating Registers",
							"addressOffset": "0x44",
							"fields": {
								"DMA": {
									"description": "DMA Clock Enable bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUTIMER0": {
									"description": "CPUTIMER0 Clock Enable bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUTIMER1": {
									"description": "CPUTIMER1 Clock Enable bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUTIMER2": {
									"description": "CPUTIMER2 Clock Enable bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CPUBGCRC": {
									"description": "CPUBGCRC Clock Enable Bit",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HRCAL": {
									"description": "HRCAL Clock Enable Bit",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TBCLKSYNC": {
									"description": "EPWM Time Base Clock sync",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ERAD": {
									"description": "ERAD module clock enable",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR2": {
							"description": "Peripheral Clock Gating Register - ETPWM",
							"addressOffset": "0x48",
							"fields": {
								"EPWM1": {
									"description": "EPWM1 Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM2": {
									"description": "EPWM2 Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM3": {
									"description": "EPWM3 Clock Enable bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM4": {
									"description": "EPWM4 Clock Enable bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM5": {
									"description": "EPWM5 Clock Enable bit",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM6": {
									"description": "EPWM6 Clock Enable bit",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM7": {
									"description": "EPWM7 Clock Enable bit",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EPWM8": {
									"description": "EPWM8 Clock Enable bit",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR3": {
							"description": "Peripheral Clock Gating Register - ECAP",
							"addressOffset": "0x4C",
							"fields": {
								"ECAP1": {
									"description": "ECAP1 Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP2": {
									"description": "ECAP2 Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP3": {
									"description": "ECAP3 Clock Enable bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR4": {
							"description": "Peripheral Clock Gating Register - EQEP",
							"addressOffset": "0x50",
							"fields": {
								"EQEP1": {
									"description": "EQEP1 Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EQEP2": {
									"description": "EQEP2 Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR7": {
							"description": "Peripheral Clock Gating Register - SCI",
							"addressOffset": "0x60",
							"fields": {
								"SCI_A": {
									"description": "SCI_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR8": {
							"description": "Peripheral Clock Gating Register - SPI",
							"addressOffset": "0x64",
							"fields": {
								"SPI_A": {
									"description": "SPI_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SPI_B": {
									"description": "SPI_B Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR9": {
							"description": "Peripheral Clock Gating Register - I2C",
							"addressOffset": "0x68",
							"fields": {
								"I2C_A": {
									"description": "I2C_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"I2C_B": {
									"description": "I2C_B Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR10": {
							"description": "Peripheral Clock Gating Register - CAN",
							"addressOffset": "0x6c",
							"fields": {
								"CAN_A": {
									"description": "CAN_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR13": {
							"description": "Peripheral Clock Gating Register - ADC",
							"addressOffset": "0x78",
							"fields": {
								"ADC_A": {
									"description": "ADC_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADC_C": {
									"description": "ADC_C Clock Enable bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR14": {
							"description": "Peripheral Clock Gating Register - CMPSS",
							"addressOffset": "0x7c",
							"fields": {
								"CMPSS1": {
									"description": "CMPSS1 Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2": {
									"description": "CMPSS2 Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3": {
									"description": "CMPSS3 Clock Enable bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4": {
									"description": "CMPSS4 Clock Enable bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR17": {
							"description": "Peripheral Clock Gating Register - CLB",
							"addressOffset": "0x88",
							"fields": {
								"CLB1": {
									"description": "CLB1 Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2": {
									"description": "CLB2 Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR18": {
							"description": "Peripheral Clock Gating Register - FSI",
							"addressOffset": "0x8c",
							"fields": {
								"FSITX_A": {
									"description": "FSITX_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"FSIRX_A": {
									"description": "FSIRX_A Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR19": {
							"description": "Peripheral Clock Gating Register - LIN",
							"addressOffset": "0x90",
							"fields": {
								"LIN_A": {
									"description": "LIN_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"LIN_B": {
									"description": "LIN_B Clock Enable bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR20": {
							"description": "Peripheral Clock Gating Register - PMBUS",
							"addressOffset": "0x94",
							"fields": {
								"PMBUS_A": {
									"description": "PMBUS_A Clock Enable bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR21": {
							"description": "Peripheral Clock Gating Register - DCC",
							"addressOffset": "0x98",
							"fields": {
								"DCC0": {
									"description": "DCC0 Clock Enable Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCC1": {
									"description": "DCC1 Clock Enable Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR22": {
							"description": "Peripheral Clock Gating Register - MPOST",
							"addressOffset": "0x9c",
							"fields": {
								"MPOST0": {
									"description": "MPOSTCLK_0 Clock Enable Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR25": {
							"description": "Peripheral Clock Gating Register - HIC",
							"addressOffset": "0xa8",
							"fields": {
								"HICA": {
									"description": "HICA Clock Enable Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SIMRESET": {
							"description": "Simulated Reset Register",
							"addressOffset": "0xe0",
							"fields": {
								"CPU1RSn": {
									"description": "Generates a reset to CPU",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRSn": {
									"description": "Generates a simulated XRSn",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"KEY": {
									"description": "Key value to enable write",
									"bitOffset": "16",
									"bitWidth": "16",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LPMCR": {
							"description": "LPM Control Register",
							"addressOffset": "0xec",
							"fields": {
								"LPM": {
									"description": "Low Power Mode setting",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"QUALSTDBY": {
									"description": "STANDBY Wakeup Pin Qualification Setting",
									"bitOffset": "2",
									"bitWidth": "6",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDINTE": {
									"description": "Enable for WDINT wakeup from STANDBY",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPIOLPMSEL0": {
							"description": "GPIO LPM Wakeup select registers",
							"addressOffset": "0xf0",
							"fields": {
								"GPIO0": {
									"description": "GPIO0 Enable for LPM Wakeup",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO1": {
									"description": "GPIO1 Enable for LPM Wakeup",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO2": {
									"description": "GPIO2 Enable for LPM Wakeup",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO3": {
									"description": "GPIO3 Enable for LPM Wakeup",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO4": {
									"description": "GPIO4 Enable for LPM Wakeup",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO5": {
									"description": "GPIO5 Enable for LPM Wakeup",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO6": {
									"description": "GPIO6 Enable for LPM Wakeup",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO7": {
									"description": "GPIO7 Enable for LPM Wakeup",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO8": {
									"description": "GPIO8 Enable for LPM Wakeup",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO9": {
									"description": "GPIO9 Enable for LPM Wakeup",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO10": {
									"description": "GPIO10 Enable for LPM Wakeup",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO11": {
									"description": "GPIO11 Enable for LPM Wakeup",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO12": {
									"description": "GPIO12 Enable for LPM Wakeup",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO13": {
									"description": "GPIO13 Enable for LPM Wakeup",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO14": {
									"description": "GPIO14 Enable for LPM Wakeup",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO15": {
									"description": "GPIO15 Enable for LPM Wakeup",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO16": {
									"description": "GPIO16 Enable for LPM Wakeup",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO17": {
									"description": "GPIO17 Enable for LPM Wakeup",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO18": {
									"description": "GPIO18 Enable for LPM Wakeup",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO19": {
									"description": "GPIO19 Enable for LPM Wakeup",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO22": {
									"description": "GPIO22 Enable for LPM Wakeup",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO23": {
									"description": "GPIO23 Enable for LPM Wakeup",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO24": {
									"description": "GPIO24 Enable for LPM Wakeup",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO25": {
									"description": "GPIO25 Enable for LPM Wakeup",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO26": {
									"description": "GPIO26 Enable for LPM Wakeup",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO27": {
									"description": "GPIO27 Enable for LPM Wakeup",
									"bitOffset": "27",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO28": {
									"description": "GPIO28 Enable for LPM Wakeup",
									"bitOffset": "28",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO29": {
									"description": "GPIO29 Enable for LPM Wakeup",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO30": {
									"description": "GPIO30 Enable for LPM Wakeup",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO31": {
									"description": "GPIO31 Enable for LPM Wakeup",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"GPIOLPMSEL1": {
							"description": "GPIO LPM Wakeup select registers",
							"addressOffset": "0xf4",
							"fields": {
								"GPIO32": {
									"description": "GPIO32 Enable for LPM Wakeup",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO33": {
									"description": "GPIO33 Enable for LPM Wakeup",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO34": {
									"description": "GPIO34 Enable for LPM Wakeup",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO35": {
									"description": "GPIO35 Enable for LPM Wakeup",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO37": {
									"description": "GPIO37 Enable for LPM Wakeup",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO39": {
									"description": "GPIO39 Enable for LPM Wakeup",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO40": {
									"description": "GPIO40 Enable for LPM Wakeup",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO41": {
									"description": "GPIO41 Enable for LPM Wakeup",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO42": {
									"description": "GPIO42 Enable for LPM Wakeup",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO43": {
									"description": "GPIO43 Enable for LPM Wakeup",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO44": {
									"description": "GPIO44 Enable for LPM Wakeup",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO45": {
									"description": "GPIO45 Enable for LPM Wakeup",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO46": {
									"description": "GPIO46 Enable for LPM Wakeup",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO61": {
									"description": "GPIO61 Enable for LPM Wakeup",
									"bitOffset": "29",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO62": {
									"description": "GPIO62 Enable for LPM Wakeup",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"GPIO63": {
									"description": "GPIO63 Enable for LPM Wakeup",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"TMR2CLKCTL": {
							"description": "Timer2 Clock Measurement functionality control register",
							"addressOffset": "0xf8",
							"fields": {
								"TMR2CLKSRCSEL": {
									"description": "CPU Timer 2 Clock Source Select Bit",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"TMR2CLKPRESCALE": {
									"description": "CPU Timer 2 Clock Pre-Scale Value",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RESCCLR": {
							"description": "Reset Cause Clear Register",
							"addressOffset": "0xfc",
							"fields": {
								"POR": {
									"description": "POR Reset Cause Indication Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRSn": {
									"description": "XRSn Reset Cause Indication Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDRSn": {
									"description": "WDRSn Reset Cause Indication Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NMIWDRSn": {
									"description": "NMIWDRSn Reset Cause Indication Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCCRESETn": {
									"description": "SCCRESETn Reset Cause Indication Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIMRESET_CPU1RSn": {
									"description": "SIMRESET_CPU1RSn Reset Cause Indication Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIMRESET_XRSn": {
									"description": "SIMRESET_XRSn Reset Cause Indication Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"RESC": {
							"description": "Reset Cause register",
							"addressOffset": "0x100",
							"fields": {
								"POR": {
									"description": "POR Reset Cause Indication Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRSn": {
									"description": "XRSn Reset Cause Indication Bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDRSn": {
									"description": "WDRSn Reset Cause Indication Bit",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"NMIWDRSn": {
									"description": "NMIWDRSn Reset Cause Indication Bit",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SCCRESETn": {
									"description": "SCCRESETn Reset Cause Indication Bit",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIMRESET_CPU1RSn": {
									"description": "SIMRESET_CPU1RSn Reset Cause Indication Bit",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"SIMRESET_XRSn": {
									"description": "SIMRESET_XRSn Reset Cause Indication Bit",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"XRSn_pin_status": {
									"description": "XRSN Pin Status",
									"bitOffset": "30",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DCON": {
									"description": "Debugger conntion status to C28x",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PCLKCR26": {
							"description": "Peripheral Clock Gating Register - I2S",
							"addressOffset": "0x104",
							"fields": {
								"I2S_A": {
									"description": "I2S_A Clock Enable Bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"WD": {
					"description": " ",
					"baseAddress": "0x38E00",
					"size": "0x58",
					"resetMask": "none",
					"groupName": "WD",
					"registers": {
						"WDKEY": {
							"description": "Watchdog Reset Key Register",
							"addressOffset": "0x40",
							"fields": {
								"WDKEY": {
									"description": "Key to pet the watchdog timer.",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCSR": {
							"description": "System Control & Status Register",
							"addressOffset": "0x44",
							"fields": {
								"WDOVERRIDE": {
									"description": "WD Override for WDDIS bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDENINT": {
									"description": "WD Interrupt Enable",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDINTS": {
									"description": "WD Interrupt Status",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"WDCNTR": {
							"description": "Watchdog Counter Register",
							"addressOffset": "0x48",
							"fields": {
								"WDCNTR": {
									"description": "WD Counter",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"WDCR": {
							"description": "Watchdog Control Register",
							"addressOffset": "0x50",
							"fields": {
								"WDPS": {
									"description": "WD Clock Prescalar",
									"bitOffset": "0",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDCHK": {
									"description": "WD Check Bits",
									"bitOffset": "3",
									"bitWidth": "3",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDDIS": {
									"description": "WD Disable",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"WDPRECLKDIV": {
									"description": "WD Pre Clock Divider",
									"bitOffset": "8",
									"bitWidth": "4",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"WDWCR": {
							"description": "Watchdog Windowed Control Register",
							"addressOffset": "0x54",
							"fields": {
								"MIN": {
									"description": "WD Min Threshold setting for Windowed Watchdog functionality",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"DMACLASRCSEL": {
					"description": " ",
					"baseAddress": "0x38D00",
					"size": "0x34",
					"resetMask": "none",
					"groupName": "DMA_CLA_SRC_SEL",
					"registers": {
						"DMACHSRCSELLOCK": {
							"description": "DMA Channel Triger Source Select Lock Register",
							"addressOffset": "0x8",
							"fields": {
								"DMACHSRCSEL1": {
									"description": "DMACHSRCSEL1 Register Lock bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMACHSRCSEL2": {
									"description": "DMACHSRCSEL2 Register Lock bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DMACHSRCSEL1": {
							"description": "DMA Channel Trigger Source Select Register-1",
							"addressOffset": "0x2c",
							"fields": {
								"CH1": {
									"description": "Selects the Trigger and Sync Source CH1 of DMA",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CH2": {
									"description": "Selects the Trigger and Sync Source CH2 of DMA",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CH3": {
									"description": "Selects the Trigger and Sync Source CH3 of DMA",
									"bitOffset": "16",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CH4": {
									"description": "Selects the Trigger and Sync Source CH4 of DMA",
									"bitOffset": "24",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DMACHSRCSEL2": {
							"description": "DMA Channel Trigger Source Select Register-2",
							"addressOffset": "0x30",
							"fields": {
								"CH5": {
									"description": "Selects the Trigger and Sync Source CH5 of DMA",
									"bitOffset": "0",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CH6": {
									"description": "Selects the Trigger and Sync Source CH6 of DMA",
									"bitOffset": "8",
									"bitWidth": "8",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"SYSPERIPHAC": {
					"description": " ",
					"baseAddress": "0x38800",
					"size": "0x400",
					"resetMask": "none",
					"groupName": "PERIPH_AC",
					"registers": {
						"ADCA_AC": {
							"description": "ADCA Master Access Control Register",
							"addressOffset": "0x0",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCC_AC": {
							"description": "ADCC Master Access Control Register",
							"addressOffset": "0x8",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPSS1_AC": {
							"description": "CMPSS1 Master Access Control Register",
							"addressOffset": "0x20",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPSS2_AC": {
							"description": "CMPSS2 Master Access Control Register",
							"addressOffset": "0x24",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPSS3_AC": {
							"description": "CMPSS3 Master Access Control Register",
							"addressOffset": "0x28",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CMPSS4_AC": {
							"description": "CMPSS4 Master Access Control Register",
							"addressOffset": "0x2c",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM1_AC": {
							"description": "EPWM1 Master Access Control Register",
							"addressOffset": "0x30",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM2_AC": {
							"description": "EPWM2 Master Access Control Register",
							"addressOffset": "0x34",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM3_AC": {
							"description": "EPWM3 Master Access Control Register",
							"addressOffset": "0x38",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM4_AC": {
							"description": "EPWM4 Master Access Control Register",
							"addressOffset": "0x3C",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM5_AC": {
							"description": "EPWM5 Master Access Control Register",
							"addressOffset": "0x40",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM6_AC": {
							"description": "EPWM6 Master Access Control Register",
							"addressOffset": "0x44",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EPWM7_AC": {
							"description": "EPWM7 Master Access Control Register",
							"addressOffset": "0x48",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EQEP1_AC": {
							"description": "EQEP1 Master Access Control Register",
							"addressOffset": "0xe0",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"EQEP2_AC": {
							"description": "EQEP2 Master Access Control Register",
							"addressOffset": "0xe4",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAP1_AC": {
							"description": "ECAP1 Master Access Control Register",
							"addressOffset": "0x100",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAP2_AC": {
							"description": "ECAP2 Master Access Control Register",
							"addressOffset": "0x104",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ECAP3_AC": {
							"description": "ECAP3 Master Access Control Register",
							"addressOffset": "0x108",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB1_AC": {
							"description": "CLB1 Master Access Control Register",
							"addressOffset": "0x160",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"CLB2_AC": {
							"description": "CLB2 Master Access Control Register",
							"addressOffset": "0x164",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SCIA_AC": {
							"description": "SCIA Master Access Control Register",
							"addressOffset": "0x200",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIA_AC": {
							"description": "SPIA Master Access Control Register",
							"addressOffset": "0x220",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SPIB_AC": {
							"description": "SPIB Master Access Control Register",
							"addressOffset": "0x224",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CA_AC": {
							"description": "I2CA Master Access Control Register",
							"addressOffset": "0x240",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2CB_AC": {
							"description": "I2CB Master Access Control Register",
							"addressOffset": "0x244",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PMBUS_A_AC": {
							"description": "PMBUSA Master Access Control Register",
							"addressOffset": "0x260",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_A_AC": {
							"description": "LINA Master Access Control Register",
							"addressOffset": "0x270",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"LIN_B_AC": {
							"description": "LINB Master Access Control Register",
							"addressOffset": "0x274",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"DCANA_AC": {
							"description": "DCANA Master Access Control Register",
							"addressOffset": "0x280",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FSIATX_AC": {
							"description": "FSIA Master Access Control Register",
							"addressOffset": "0x2b0",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"FSIARX_AC": {
							"description": "FSIB Master Access Control Register",
							"addressOffset": "0x2b4",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HRPWM_A_AC": {
							"description": "HRPWM Master Access Control Register",
							"addressOffset": "0x354",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"HIC_A_AC": {
							"description": "HIC Master Access Control Register",
							"addressOffset": "0x358",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"I2S_A_AC": {
							"description": "I2S Master Access Control Register",
							"addressOffset": "0x35C",
							"fields": {
								"CPU1_ACC": {
									"description": "CPU1 Access conditions to peripheral",
									"bitOffset": "0",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"DMA1_ACC": {
									"description": "DMA1 Access Conditions to Peripheral",
									"bitOffset": "4",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"HICA_ACC": {
									"description": "HICA Access Contions to Peripheral",
									"bitOffset": "6",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"PERIPH_AC_LOCK": {
							"description": "Lock Register to stop Write access to peripheral Access register.",
							"addressOffset": "0x3fc",
							"fields": {
								"LOCK_AC_WR": {
									"description": "Lock control for Access control registers write.",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"SYNCSOC": {
					"description": " ",
					"baseAddress": "0x38C00",
					"size": "0x3C",
					"resetMask": "none",
					"groupName": "SYNC_SOC",
					"registers": {
						"SYNCSELECT": {
							"description": "Sync Input and Output Select Register",
							"addressOffset": "0x0",
							"fields": {
								"SYNCOUT": {
									"description": "Select Syncout Source",
									"bitOffset": "24",
									"bitWidth": "5",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"ADCSOCOUTSELECT": {
							"description": "External ADCSOC Select Register",
							"addressOffset": "0x4",
							"fields": {
								"PWM1SOCAEN": {
									"description": "PWM1SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM2SOCAEN": {
									"description": "PWM2SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM3SOCAEN": {
									"description": "PWM3SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM4SOCAEN": {
									"description": "PWM4SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM5SOCAEN": {
									"description": "PWM5SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM6SOCAEN": {
									"description": "PWM6SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM7SOCAEN": {
									"description": "PWM7SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM8SOCAEN": {
									"description": "PWM8SOCAEN Enable for ADCSOCAOn",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM1SOCBEN": {
									"description": "PWM1SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM2SOCBEN": {
									"description": "PWM2SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM3SOCBEN": {
									"description": "PWM3SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM4SOCBEN": {
									"description": "PWM4SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM5SOCBEN": {
									"description": "PWM5SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM6SOCBEN": {
									"description": "PWM6SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM7SOCBEN": {
									"description": "PWM7SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"PWM8SOCBEN": {
									"description": "PWM8SOCBEN Enable for ADCSOCBOn",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"SYNCSOCLOCK": {
							"description": "SYNCSEL and EXTADCSOC Select Lock register",
							"addressOffset": "0x8",
							"fields": {
								"SYNCSELECT": {
									"description": "SYNCSEL Register Lock bit",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCSOCOUTSELECT": {
									"description": "ADCSOCOUTSELECT Register Lock bit",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"XBAR": {
					"description": " ",
					"baseAddress": "0x31080",
					"size": "0x20",
					"resetMask": "none",
					"groupName": "XBAR",
					"registers": {
						"XBARFLG1": {
							"description": "X-Bar Input Flag Register 1",
							"addressOffset": "0x0",
							"fields": {
								"CMPSS1_CTRIPL": {
									"description": "Input Flag for CMPSS1.CTRIPL Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS1_CTRIPH": {
									"description": "Input Flag for CMPSS1.CTRIPH Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPL": {
									"description": "Input Flag for CMPSS2.CTRIPL Signal",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPH": {
									"description": "Input Flag for CMPSS2.CTRIPH Signal",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPL": {
									"description": "Input Flag for CMPSS3.CTRIPL Signal",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPH": {
									"description": "Input Flag for CMPSS3.CTRIPH Signal",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPL": {
									"description": "Input Flag for CMPSS4.CTRIPL Signal",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPH": {
									"description": "Input Flag for CMPSS4.CTRIPH Signal",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS1_CTRIPOUTL": {
									"description": "Input Flag for CMPSS1.CTRIPOUTL Signal",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS1_CTRIPOUTH": {
									"description": "Input Flag for CMPSS1.CTRIPOUTH Signal",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPOUTL": {
									"description": "Input Flag for CMPSS2.CTRIPOUTL Signal",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPOUTH": {
									"description": "Input Flag for CMPSS2.CTRIPOUTH Signal",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPOUTL": {
									"description": "Input Flag for CMPSS3.CTRIPOUTL Signal",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPOUTH": {
									"description": "Input Flag for CMPSS3.CTRIPOUTH Signal",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPOUTL": {
									"description": "Input Flag for CMPSS4.CTRIPOUTL Signal",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPOUTH": {
									"description": "Input Flag for CMPSS4.CTRIPOUTH Signal",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARFLG2": {
							"description": "X-Bar Input Flag Register 2",
							"addressOffset": "0x4",
							"fields": {
								"INPUT1": {
									"description": "Input Flag for INPUT1 Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT2": {
									"description": "Input Flag for INPUT2 Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT3": {
									"description": "Input Flag for INPUT3 Signal",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT4": {
									"description": "Input Flag for INPUT4 Signal",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT5": {
									"description": "Input Flag for INPUT5 Signal",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT6": {
									"description": "Input Flag for INPUT6 Signal",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCSOCA": {
									"description": "Input Flag for ADCSOCA Signal",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCSOCB": {
									"description": "Input Flag for ADCSOCB Signal",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT7": {
									"description": "Input Flag for INPUT7 Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT8": {
									"description": "Input Flag for INPUT8 Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT9": {
									"description": "Input Flag for INPUT9 Signal",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT10": {
									"description": "Input Flag for INPUT10 Signal",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT11": {
									"description": "Input Flag for INPUT11 Signal",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT12": {
									"description": "Input Flag for INPUT12 Signal",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT13": {
									"description": "Input Flag for INPUT13 Signal",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT14": {
									"description": "Input Flag for INPUT14 Signal",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP1_OUT": {
									"description": "Input Flag for ECAP1.OUT Signal",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP2_OUT": {
									"description": "Input Flag for ECAP2.OUT Signal",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP3_OUT": {
									"description": "Input Flag for ECAP3.OUT Signal",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXTSYNCOUT": {
									"description": "Input Flag for EXTSYNCOUT Signal",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT1": {
									"description": "Input Flag for ADCAEVT1 Signal",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT2": {
									"description": "Input Flag for ADCAEVT2 Signal",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT3": {
									"description": "Input Flag for ADCAEVT3 Signal",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT4": {
									"description": "Input Flag for ADCAEVT4 Signal",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCCEVT1": {
									"description": "Input Flag for ADCCEVT1 Signal",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARFLG3": {
							"description": "X-Bar Input Flag Register 3",
							"addressOffset": "0x8",
							"fields": {
								"ADCCEVT2": {
									"description": "Input Flag for ADCCEVT2 Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCCEVT3": {
									"description": "Input Flag for ADCCEVT3 Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCCEVT4": {
									"description": "Input Flag for ADCCEVT4 Signal",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARFLG4": {
							"description": "X-Bar Input Flag Register 4",
							"addressOffset": "0xc",
							"fields": {
								"CLB1_4_1": {
									"description": "Input Flag for CLB1_4.1 Signal",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB1_5_1": {
									"description": "Input Flag for CLB1_5.1 Signal",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2_4_1": {
									"description": "Input Flag for CLB2_4.1 Signal",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2_5_1": {
									"description": "Input Flag for CLB2_5.1 Signal",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARCLR1": {
							"description": "X-Bar Input Flag Clear Register 1",
							"addressOffset": "0x10",
							"fields": {
								"CMPSS1_CTRIPL": {
									"description": "Input Flag Clear for CMPSS1.CTRIPL Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS1_CTRIPH": {
									"description": "Input Flag Clear for CMPSS1.CTRIPH Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPL": {
									"description": "Input Flag Clear for CMPSS2.CTRIPL Signal",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPH": {
									"description": "Input Flag Clear for CMPSS2.CTRIPH Signal",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPL": {
									"description": "Input Flag Clear for CMPSS3.CTRIPL Signal",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPH": {
									"description": "Input Flag Clear for CMPSS3.CTRIPH Signal",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPL": {
									"description": "Input Flag Clear for CMPSS4.CTRIPL Signal",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPH": {
									"description": "Input Flag Clear for CMPSS4.CTRIPH Signal",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS1_CTRIPOUTL": {
									"description": "Input Flag Clear for CMPSS1.CTRIPOUTL Signal",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS1_CTRIPOUTH": {
									"description": "Input Flag Clear for CMPSS1.CTRIPOUTH Signal",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPOUTL": {
									"description": "Input Flag Clear for CMPSS2.CTRIPOUTL Signal",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS2_CTRIPOUTH": {
									"description": "Input Flag Clear for CMPSS2.CTRIPOUTH Signal",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPOUTL": {
									"description": "Input Flag Clear for CMPSS3.CTRIPOUTL Signal",
									"bitOffset": "20",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS3_CTRIPOUTH": {
									"description": "Input Flag Clear for CMPSS3.CTRIPOUTH Signal",
									"bitOffset": "21",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPOUTL": {
									"description": "Input Flag Clear for CMPSS4.CTRIPOUTL Signal",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CMPSS4_CTRIPOUTH": {
									"description": "Input Flag Clear for CMPSS4.CTRIPOUTH Signal",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARCLR2": {
							"description": "X-Bar Input Flag Clear Register 2",
							"addressOffset": "0x14",
							"fields": {
								"INPUT1": {
									"description": "Input Flag Clear for INPUT1 Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT2": {
									"description": "Input Flag Clear for INPUT2 Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT3": {
									"description": "Input Flag Clear for INPUT3 Signal",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT4": {
									"description": "Input Flag Clear for INPUT4 Signal",
									"bitOffset": "3",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT5": {
									"description": "Input Flag Clear for INPUT5 Signal",
									"bitOffset": "4",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT6": {
									"description": "Input Flag Clear for INPUT6 Signal",
									"bitOffset": "5",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCSOCA": {
									"description": "Input Flag Clear for ADCSOCA Signal",
									"bitOffset": "6",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCSOCB": {
									"description": "Input Flag Clear for ADCSOCB Signal",
									"bitOffset": "7",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT7": {
									"description": "Input Flag Clear for INPUT7 Signal",
									"bitOffset": "8",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT8": {
									"description": "Input Flag Clear for INPUT8 Signal",
									"bitOffset": "9",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT9": {
									"description": "Input Flag Clear for INPUT9 Signal",
									"bitOffset": "10",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT10": {
									"description": "Input Flag Clear for INPUT10 Signal",
									"bitOffset": "11",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT11": {
									"description": "Input Flag Clear for INPUT11 Signal",
									"bitOffset": "12",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT12": {
									"description": "Input Flag Clear for INPUT12 Signal",
									"bitOffset": "13",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT13": {
									"description": "Input Flag Clear for INPUT13 Signal",
									"bitOffset": "14",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"INPUT14": {
									"description": "Input Flag Clear for INPUT14 Signal",
									"bitOffset": "15",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP1_OUT": {
									"description": "Input Flag Clear for ECAP1.OUT Signal",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP2_OUT": {
									"description": "Input Flag Clear for ECAP2.OUT Signal",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ECAP3_OUT": {
									"description": "Input Flag Clear for ECAP3.OUT Signal",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"EXTSYNCOUT": {
									"description": "Input Flag Clear for EXTSYNCOUT Signal",
									"bitOffset": "22",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT1": {
									"description": "Input Flag Clear for ADCAEVT1 Signal",
									"bitOffset": "23",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT2": {
									"description": "Input Flag Clear for ADCAEVT2 Signal",
									"bitOffset": "24",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT3": {
									"description": "Input Flag Clear for ADCAEVT3 Signal",
									"bitOffset": "25",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCAEVT4": {
									"description": "Input Flag Clear for ADCAEVT4 Signal",
									"bitOffset": "26",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCCEVT1": {
									"description": "Input Flag Clear for ADCCEVT1 Signal",
									"bitOffset": "31",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARCLR3": {
							"description": "X-Bar Input Flag Clear Register 3",
							"addressOffset": "0x18",
							"fields": {
								"ADCCEVT2": {
									"description": "Input Flag Clear for ADCCEVT2 Signal",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCCEVT3": {
									"description": "Input Flag Clear for ADCCEVT3 Signal",
									"bitOffset": "1",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"ADCCEVT4": {
									"description": "Input Flag Clear for ADCCEVT4 Signal",
									"bitOffset": "2",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XBARCLR4": {
							"description": "X-Bar Input Flag Clear Register 4",
							"addressOffset": "0x1c",
							"fields": {
								"CLB1_4_1": {
									"description": "Input Flag clear for CLB1_4.1 Signal",
									"bitOffset": "16",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB1_5_1": {
									"description": "Input Flag clear for CLB1_5.1 Signal",
									"bitOffset": "17",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2_4_1": {
									"description": "Input Flag clear for CLB2_4.1 Signal",
									"bitOffset": "18",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"CLB2_5_1": {
									"description": "Input Flag clear for CLB2_5.1 Signal",
									"bitOffset": "19",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				},
				"XINT": {
					"description": " ",
					"baseAddress": "0x5200",
					"size": "0x20",
					"resetMask": "none",
					"groupName": "XINT",
					"registers": {
						"XINT1CR": {
							"description": "XINT1 configuration register",
							"addressOffset": "0x0",
							"fields": {
								"ENABLE": {
									"description": "XINT1 Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLARITY": {
									"description": "XINT1 Polarity",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT2CR": {
							"description": "XINT2 configuration register",
							"addressOffset": "0x4",
							"fields": {
								"ENABLE": {
									"description": "XINT2 Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLARITY": {
									"description": "XINT2 Polarity",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT3CR": {
							"description": "XINT3 configuration register",
							"addressOffset": "0x8",
							"fields": {
								"ENABLE": {
									"description": "XINT3 Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLARITY": {
									"description": "XINT3 Polarity",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT4CR": {
							"description": "XINT4 configuration register",
							"addressOffset": "0xC",
							"fields": {
								"ENABLE": {
									"description": "XINT4 Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLARITY": {
									"description": "XINT4 Polarity",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT5CR": {
							"description": "XINT5 configuration register",
							"addressOffset": "0x10",
							"fields": {
								"ENABLE": {
									"description": "XINT5 Enable",
									"bitOffset": "0",
									"bitWidth": "1",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								},
								"POLARITY": {
									"description": "XINT5 Polarity",
									"bitOffset": "2",
									"bitWidth": "2",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT1CTR": {
							"description": "XINT1 counter register",
							"addressOffset": "0x14",
							"fields": {
								"XINT1CTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT2CTR": {
							"description": "XINT2 counter register",
							"addressOffset": "0x18",
							"fields": {
								"XINT2CTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						},
						"XINT3CTR": {
							"description": "XINT3 counter register",
							"addressOffset": "0x1C",
							"fields": {
								"XINT3CTR": {
									"description": " ",
									"bitOffset": "0",
									"bitWidth": "32",
									"resetMask": "all",
									"resetValue": "0",
									"access": "rw"
								}
							}
						}
					}
				}
			}
		}
	}
}