{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712237107674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712237107675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 20:25:06 2024 " "Processing started: Thu Apr  4 20:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712237107675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237107675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237107675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712237108208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712237108208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/pulse_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/pulse_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_1s " "Found entity 1: pulse_1s" {  } { { "version_1.2/pulse_1s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116920 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_state_handler.v(15) " "Verilog HDL information at fsm_state_handler.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712237116923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_state_handler " "Found entity 1: fsm_state_handler" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mode " "Found entity 1: fsm_mode" {  } { { "version_1.2/fsm_mode.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "version_1.2/fsm.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_display_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control_display_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_switch " "Found entity 1: control_display_switch" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_display_7seg.v 2 2 " "Found 2 design units, including 2 entities, in source file version_1.2/control_display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_7seg " "Found entity 1: control_display_7seg" {  } { { "version_1.2/control_display_7seg.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116934 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_7seg " "Found entity 2: bin_to_7seg" {  } { { "version_1.2/control_display_7seg.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_cnt " "Found entity 1: control_cnt" {  } { { "version_1.2/control_cnt.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file version_1.2/control_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_bcd " "Found entity 1: control_bcd" {  } { { "version_1.2/control_bcd.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116939 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd " "Found entity 2: bcd" {  } { { "version_1.2/control_bcd.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 control.v(24) " "Verilog HDL Expression warning at control.v(24): truncated literal to match 1 bits" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712237116943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 control.v(25) " "Verilog HDL Expression warning at control.v(25): truncated literal to match 1 bits" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712237116943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_y_thousand_hundred.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_thousand_hundred.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_thousand_hundred " "Found entity 1: cnt_y_thousand_hundred" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_y_ten_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_ten_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_ten_unit " "Found entity 1: cnt_y_ten_unit" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_s " "Found entity 1: cnt_s" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_mo.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_mo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mo " "Found entity 1: cnt_mo" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mi " "Found entity 1: cnt_mi" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_h.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_h " "Found entity 1: cnt_h" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_d.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_d " "Found entity 1: cnt_d" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_button_press " "Found entity 1: cnt_button_press" {  } { { "version_1.2/cnt_button_press.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_button_press.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "version_1.2/century_clock.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/century_clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/button_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/button_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_detect " "Found entity 1: button_detect" {  } { { "version_1.2/button_detect.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/button_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712237116973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237116973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712237117006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_1s pulse_1s:inst_pulse_1s " "Elaborating entity \"pulse_1s\" for hierarchy \"pulse_1s:inst_pulse_1s\"" {  } { { "version_1.2/control.v" "inst_pulse_1s" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_cnt control_cnt:cnt " "Elaborating entity \"control_cnt\" for hierarchy \"control_cnt:cnt\"" {  } { { "version_1.2/control.v" "cnt" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_s control_cnt:cnt\|cnt_s:inst_cnt_s " "Elaborating entity \"cnt_s\" for hierarchy \"control_cnt:cnt\|cnt_s:inst_cnt_s\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_s" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(16) " "Verilog HDL assignment warning at cnt_s.v(16): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117022 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(20) " "Verilog HDL assignment warning at cnt_s.v(20): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117022 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(23) " "Verilog HDL assignment warning at cnt_s.v(23): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117022 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mi control_cnt:cnt\|cnt_mi:inst_cnt_mi " "Elaborating entity \"cnt_mi\" for hierarchy \"control_cnt:cnt\|cnt_mi:inst_cnt_mi\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_mi" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(16) " "Verilog HDL assignment warning at cnt_mi.v(16): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117025 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(20) " "Verilog HDL assignment warning at cnt_mi.v(20): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117025 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(23) " "Verilog HDL assignment warning at cnt_mi.v(23): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117025 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_h control_cnt:cnt\|cnt_h:inst_cnt_h " "Elaborating entity \"cnt_h\" for hierarchy \"control_cnt:cnt\|cnt_h:inst_cnt_h\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_h" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(18) " "Verilog HDL assignment warning at cnt_h.v(18): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117028 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(22) " "Verilog HDL assignment warning at cnt_h.v(22): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117028 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(25) " "Verilog HDL assignment warning at cnt_h.v(25): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117028 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_d control_cnt:cnt\|cnt_d:inst_cnt_d " "Elaborating entity \"cnt_d\" for hierarchy \"control_cnt:cnt\|cnt_d:inst_cnt_d\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_d" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(37) " "Verilog HDL assignment warning at cnt_d.v(37): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117030 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(41) " "Verilog HDL assignment warning at cnt_d.v(41): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117030 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(44) " "Verilog HDL assignment warning at cnt_d.v(44): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117030 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mo control_cnt:cnt\|cnt_mo:inst_cnt_mo " "Elaborating entity \"cnt_mo\" for hierarchy \"control_cnt:cnt\|cnt_mo:inst_cnt_mo\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_mo" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(18) " "Verilog HDL assignment warning at cnt_mo.v(18): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117032 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(22) " "Verilog HDL assignment warning at cnt_mo.v(22): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117032 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(25) " "Verilog HDL assignment warning at cnt_mo.v(25): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117032 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_ten_unit control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit " "Elaborating entity \"cnt_y_ten_unit\" for hierarchy \"control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_y_ten_unit" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(18) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(18): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117034 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(23) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(23): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117034 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(27) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(27): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117034 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_thousand_hundred control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred " "Elaborating entity \"cnt_y_thousand_hundred\" for hierarchy \"control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_y_thousand_hundred" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(16) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(16): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117035 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(19) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(19): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117035 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(22) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(22): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117035 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bcd control_bcd:bcd " "Elaborating entity \"control_bcd\" for hierarchy \"control_bcd:bcd\"" {  } { { "version_1.2/control.v" "bcd" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd control_bcd:bcd\|bcd:led_s " "Elaborating entity \"bcd\" for hierarchy \"control_bcd:bcd\|bcd:led_s\"" {  } { { "version_1.2/control_bcd.v" "led_s" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_bcd.v(80) " "Verilog HDL assignment warning at control_bcd.v(80): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/control_bcd.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712237117039 "|century_clock|control:inst_control|control_bcd:bcd|bcd:led_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_switch control_display_switch:inst_display_switch " "Elaborating entity \"control_display_switch\" for hierarchy \"control_display_switch:inst_display_switch\"" {  } { { "version_1.2/control.v" "inst_display_switch" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117040 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(14) " "Verilog HDL Always Construct warning at control_display_switch.v(14): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117041 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(15) " "Verilog HDL Always Construct warning at control_display_switch.v(15): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(16) " "Verilog HDL Always Construct warning at control_display_switch.v(16): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_d control_display_switch.v(20) " "Verilog HDL Always Construct warning at control_display_switch.v(20): variable \"led_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mo control_display_switch.v(21) " "Verilog HDL Always Construct warning at control_display_switch.v(21): variable \"led_mo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_ten_unit control_display_switch.v(22) " "Verilog HDL Always Construct warning at control_display_switch.v(22): variable \"led_y_ten_unit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_thousand_hundred control_display_switch.v(23) " "Verilog HDL Always Construct warning at control_display_switch.v(23): variable \"led_y_thousand_hundred\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(27) " "Verilog HDL Always Construct warning at control_display_switch.v(27): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(28) " "Verilog HDL Always Construct warning at control_display_switch.v(28): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(29) " "Verilog HDL Always Construct warning at control_display_switch.v(29): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FPGA_led_78 control_display_switch.v(10) " "Verilog HDL Always Construct warning at control_display_switch.v(10): inferring latch(es) for variable \"FPGA_led_78\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[0\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[0\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[1\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[1\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[2\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[2\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[3\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[3\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[4\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[4\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[5\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[5\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[6\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[6\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[7\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[7\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237117042 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_7seg control_display_7seg:display " "Elaborating entity \"control_display_7seg\" for hierarchy \"control_display_7seg:display\"" {  } { { "version_1.2/control.v" "display" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg control_display_7seg:display\|bin_to_7seg:inst0 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"control_display_7seg:display\|bin_to_7seg:inst0\"" {  } { { "version_1.2/control_display_7seg.v" "inst0" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237117044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712237117448 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "version_1.2/pulse_1s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712237117457 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712237117457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[0\] VCC " "Pin \"FPGA_led_1\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[1\] VCC " "Pin \"FPGA_led_1\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[2\] VCC " "Pin \"FPGA_led_1\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[3\] VCC " "Pin \"FPGA_led_1\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[4\] VCC " "Pin \"FPGA_led_1\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[5\] VCC " "Pin \"FPGA_led_1\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[6\] VCC " "Pin \"FPGA_led_1\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[0\] VCC " "Pin \"FPGA_led_2\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[1\] VCC " "Pin \"FPGA_led_2\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[2\] VCC " "Pin \"FPGA_led_2\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[3\] VCC " "Pin \"FPGA_led_2\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[4\] VCC " "Pin \"FPGA_led_2\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[5\] VCC " "Pin \"FPGA_led_2\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[6\] VCC " "Pin \"FPGA_led_2\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[0\] VCC " "Pin \"FPGA_led_3\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[1\] VCC " "Pin \"FPGA_led_3\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[2\] VCC " "Pin \"FPGA_led_3\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[3\] VCC " "Pin \"FPGA_led_3\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[4\] VCC " "Pin \"FPGA_led_3\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[5\] VCC " "Pin \"FPGA_led_3\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[6\] VCC " "Pin \"FPGA_led_3\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[0\] VCC " "Pin \"FPGA_led_4\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[1\] VCC " "Pin \"FPGA_led_4\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[2\] VCC " "Pin \"FPGA_led_4\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[3\] VCC " "Pin \"FPGA_led_4\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[4\] VCC " "Pin \"FPGA_led_4\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[5\] VCC " "Pin \"FPGA_led_4\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[6\] VCC " "Pin \"FPGA_led_4\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[0\] VCC " "Pin \"FPGA_led_7\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[1\] VCC " "Pin \"FPGA_led_7\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[2\] VCC " "Pin \"FPGA_led_7\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[3\] VCC " "Pin \"FPGA_led_7\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[4\] VCC " "Pin \"FPGA_led_7\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[5\] VCC " "Pin \"FPGA_led_7\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[6\] VCC " "Pin \"FPGA_led_7\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[0\] VCC " "Pin \"FPGA_led_8\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[1\] VCC " "Pin \"FPGA_led_8\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[2\] VCC " "Pin \"FPGA_led_8\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[3\] VCC " "Pin \"FPGA_led_8\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[4\] VCC " "Pin \"FPGA_led_8\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[5\] VCC " "Pin \"FPGA_led_8\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[6\] VCC " "Pin \"FPGA_led_8\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712237117501 "|control|FPGA_led_8[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712237117501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712237117581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712237117962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.map.smsg " "Generated suppressed messages file D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237118009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712237118160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712237118160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[0\] " "No output dependent on input pin \"increase_signal\[0\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|increase_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[1\] " "No output dependent on input pin \"increase_signal\[1\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|increase_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[2\] " "No output dependent on input pin \"increase_signal\[2\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|increase_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[3\] " "No output dependent on input pin \"increase_signal\[3\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|increase_signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[4\] " "No output dependent on input pin \"increase_signal\[4\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|increase_signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[5\] " "No output dependent on input pin \"increase_signal\[5\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|increase_signal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[0\] " "No output dependent on input pin \"decrease_signal\[0\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|decrease_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[1\] " "No output dependent on input pin \"decrease_signal\[1\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|decrease_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[2\] " "No output dependent on input pin \"decrease_signal\[2\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|decrease_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[3\] " "No output dependent on input pin \"decrease_signal\[3\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|decrease_signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[4\] " "No output dependent on input pin \"decrease_signal\[4\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|decrease_signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[5\] " "No output dependent on input pin \"decrease_signal\[5\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712237118218 "|control|decrease_signal[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712237118218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712237118219 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712237118219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712237118219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712237118219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712237118255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 20:25:18 2024 " "Processing ended: Thu Apr  4 20:25:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712237118255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712237118255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712237118255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712237118255 ""}
