<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\Logic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 22 16:58:13 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>798</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>318</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>72.000</td>
<td>13.889
<td>0.000</td>
<td>36.000</td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>n150_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n150_s0/F </td>
</tr>
<tr>
<td>n601_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n601_s0/F </td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK13/tmp_s1/Q </td>
</tr>
<tr>
<td>tmp_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK20/tmp_s1/Q </td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0_s12/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1_s10/F </td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/TSTOUT3_d_s0/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3_s10/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4_s11/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK5_s10/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6_s10/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK7_s10/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>13.889(MHz)</td>
<td>145.486(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tmp_3_0</td>
<td>50.000(MHz)</td>
<td>376.006(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n150_3!</h4>
<h4>No timing paths to get frequency of n601_3!</h4>
<h4>No timing paths to get frequency of tmp_3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK0!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK1!</h4>
<h4>No timing paths to get frequency of NBMMU/TSTOUT3_d!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK4!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK5!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK6!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n150_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n150_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n601_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n601_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.765</td>
<td>n193_s2/I2</td>
<td>CLRCOPnxt_s1/D</td>
<td>n150_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>-1.771</td>
<td>5.106</td>
</tr>
<tr>
<td>2</td>
<td>0.614</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>2.657</td>
</tr>
<tr>
<td>3</td>
<td>0.923</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_1_s3/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>1.991</td>
</tr>
<tr>
<td>4</td>
<td>0.981</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_2_s2/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>2.289</td>
</tr>
<tr>
<td>5</td>
<td>1.013</td>
<td>CLRKBD_s1/Q</td>
<td>KBcount_0_s3/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>1.900</td>
</tr>
<tr>
<td>6</td>
<td>1.655</td>
<td>CLRKBD_s1/Q</td>
<td>COPint_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>1.615</td>
</tr>
<tr>
<td>7</td>
<td>2.706</td>
<td>n118_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>-1.771</td>
<td>0.634</td>
</tr>
<tr>
<td>8</td>
<td>2.706</td>
<td>n108_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>-1.771</td>
<td>0.634</td>
</tr>
<tr>
<td>9</td>
<td>14.763</td>
<td>COPint_s1/Q</td>
<td>DATAout_7_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n601_3:[F]</td>
<td>20.000</td>
<td>-0.839</td>
<td>5.646</td>
</tr>
<tr>
<td>10</td>
<td>15.747</td>
<td>KBint_s1/Q</td>
<td>DATAout_4_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n601_3:[F]</td>
<td>20.000</td>
<td>-0.839</td>
<td>4.662</td>
</tr>
<tr>
<td>11</td>
<td>15.979</td>
<td>FRMint_s2/Q</td>
<td>DATAout_5_s0/D</td>
<td>tmp_3:[F]</td>
<td>n601_3:[F]</td>
<td>20.000</td>
<td>-0.823</td>
<td>4.415</td>
</tr>
<tr>
<td>12</td>
<td>17.682</td>
<td>KBcount_0_s3/Q</td>
<td>KBcount_2_s2/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.918</td>
</tr>
<tr>
<td>13</td>
<td>18.766</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/CE</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>20.000</td>
<td>-0.008</td>
<td>1.169</td>
</tr>
<tr>
<td>14</td>
<td>65.126</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_18_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>15</td>
<td>65.126</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_19_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>16</td>
<td>65.126</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_20_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>17</td>
<td>65.126</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_21_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>18</td>
<td>65.126</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_22_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>19</td>
<td>65.126</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_23_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>20</td>
<td>65.490</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_1_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.467</td>
</tr>
<tr>
<td>21</td>
<td>65.490</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_2_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.467</td>
</tr>
<tr>
<td>22</td>
<td>65.490</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_3_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.467</td>
</tr>
<tr>
<td>23</td>
<td>65.490</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_4_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.467</td>
</tr>
<tr>
<td>24</td>
<td>65.490</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_5_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.467</td>
</tr>
<tr>
<td>25</td>
<td>65.507</td>
<td>CLK13/count_7_s0/Q</td>
<td>CLK13/count_0_s0/SET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.449</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.913</td>
<td>n118_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.258</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.913</td>
<td>n108_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.258</td>
<td>0.374</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>KBcount_0_s3/Q</td>
<td>KBcount_0_s3/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>CLK20/count_0_s0/Q</td>
<td>CLK20/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>KBcount_1_s3/Q</td>
<td>KBcount_1_s3/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>CLK13/count_2_s0/Q</td>
<td>CLK13/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>CLK13/count_6_s0/Q</td>
<td>CLK13/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>CLK13/count_8_s0/Q</td>
<td>CLK13/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>CLK13/count_12_s0/Q</td>
<td>CLK13/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>CLK13/count_14_s0/Q</td>
<td>CLK13/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>CLK13/count_18_s0/Q</td>
<td>CLK13/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>CLK13/count_20_s0/Q</td>
<td>CLK13/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>CLK13/count_24_s0/Q</td>
<td>CLK13/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>CLK13/count_26_s0/Q</td>
<td>CLK13/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>CLK13/count_30_s0/Q</td>
<td>CLK13/count_30_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>CLK20/count_2_s0/Q</td>
<td>CLK20/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>CLK20/count_6_s0/Q</td>
<td>CLK20/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>CLK20/count_8_s0/Q</td>
<td>CLK20/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>CLK20/count_12_s0/Q</td>
<td>CLK20/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>CLK20/count_14_s0/Q</td>
<td>CLK20/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>CLK20/count_18_s0/Q</td>
<td>CLK20/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>CLK20/count_20_s0/Q</td>
<td>CLK20/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>CLK20/count_24_s0/Q</td>
<td>CLK20/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>CLK20/count_26_s0/Q</td>
<td>CLK20/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.789</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>2.481</td>
</tr>
<tr>
<td>2</td>
<td>1.984</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.344</td>
<td>1.286</td>
</tr>
<tr>
<td>3</td>
<td>17.212</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/PRESET</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.723</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.692</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/PRESET</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>0.000</td>
<td>-0.063</td>
<td>1.800</td>
</tr>
<tr>
<td>2</td>
<td>1.897</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>-2.000</td>
<td>-0.894</td>
<td>0.836</td>
</tr>
<tr>
<td>3</td>
<td>2.467</td>
<td>CLRKBD_s1/Q</td>
<td>KBint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>-2.000</td>
<td>-0.894</td>
<td>1.406</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.416</td>
<td>8.666</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>COPint_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBint_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td>5</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td>6</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td>7</td>
<td>7.489</td>
<td>8.739</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.489</td>
<td>8.739</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.489</td>
<td>8.739</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.489</td>
<td>8.739</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n193_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLRCOPnxt_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>73.442</td>
<td>3.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">n193_s2/I2</td>
</tr>
<tr>
<td>74.474</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n193_s2/F</td>
</tr>
<tr>
<td>74.480</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>n193_s1/I2</td>
</tr>
<tr>
<td>75.106</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">n193_s1/F</td>
</tr>
<tr>
<td>75.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">CLRCOPnxt_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>CLRCOPnxt_s1/CLK</td>
</tr>
<tr>
<td>73.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLRCOPnxt_s1</td>
</tr>
<tr>
<td>73.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>CLRCOPnxt_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 32.472%; route: 0.005, 0.107%; tC2Q: 3.442, 67.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>292.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.662</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>n846_s0/I3</td>
</tr>
<tr>
<td>291.723</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n846_s0/F</td>
</tr>
<tr>
<td>292.427</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>293.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 39.936%; route: 1.137, 42.812%; tC2Q: 0.458, 17.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>292.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.662</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n121_s2/I2</td>
</tr>
<tr>
<td>291.761</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>291.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td>292.684</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 55.202%; route: 0.434, 21.776%; tC2Q: 0.458, 23.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>292.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.662</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>KBcount_2_s4/I0</td>
</tr>
<tr>
<td>291.723</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">KBcount_2_s4/F</td>
</tr>
<tr>
<td>292.060</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td>293.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 46.349%; route: 0.770, 33.629%; tC2Q: 0.458, 20.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>292.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>290.572</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>n122_s3/I2</td>
</tr>
<tr>
<td>291.671</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>291.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td>292.684</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 57.829%; route: 0.343, 18.054%; tC2Q: 0.458, 24.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>291.386</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>293.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.157, 71.623%; tC2Q: 0.458, 28.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>70.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">n118_s2/I0</td>
</tr>
<tr>
<td>70.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>70.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>73.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>73.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n108_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>70.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">n108_s2/I0</td>
</tr>
<tr>
<td>70.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>70.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>73.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>73.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n601_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/Q</td>
</tr>
<tr>
<td>13.993</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n600_s2/I0</td>
</tr>
<tr>
<td>15.025</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n600_s2/F</td>
</tr>
<tr>
<td>18.760</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">DATAout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n601_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C24[1][B]</td>
<td>n601_s0/F</td>
</tr>
<tr>
<td>33.953</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>DATAout_7_s0/G</td>
</tr>
<tr>
<td>33.923</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_7_s0</td>
</tr>
<tr>
<td>33.523</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>DATAout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.839</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.278%; route: 4.156, 73.604%; tC2Q: 0.458, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.953, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n601_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/Q</td>
</tr>
<tr>
<td>13.993</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>n618_s1/I3</td>
</tr>
<tr>
<td>15.025</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">n618_s1/F</td>
</tr>
<tr>
<td>17.776</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">DATAout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n601_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C24[1][B]</td>
<td>n601_s0/F</td>
</tr>
<tr>
<td>33.953</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td>DATAout_4_s0/G</td>
</tr>
<tr>
<td>33.923</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_4_s0</td>
</tr>
<tr>
<td>33.523</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>DATAout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.839</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.136%; route: 3.172, 68.033%; tC2Q: 0.458, 9.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.953, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n601_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>13.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>13.578</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/Q</td>
</tr>
<tr>
<td>13.998</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n612_s0/I1</td>
</tr>
<tr>
<td>15.097</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n612_s0/F</td>
</tr>
<tr>
<td>17.535</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">DATAout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n601_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C24[1][B]</td>
<td>n601_s0/F</td>
</tr>
<tr>
<td>33.943</td>
<td>3.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td>DATAout_5_s0/G</td>
</tr>
<tr>
<td>33.913</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_5_s0</td>
</tr>
<tr>
<td>33.513</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>DATAout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.120, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 24.894%; route: 2.857, 64.725%; tC2Q: 0.458, 10.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.943, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/Q</td>
</tr>
<tr>
<td>14.001</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>n120_s0/I0</td>
</tr>
<tr>
<td>15.033</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">n120_s0/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>33.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>32.714</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.797%; route: 0.428, 22.311%; tC2Q: 0.458, 23.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.047</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>13.112</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.570</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>14.281</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>33.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>33.090</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>33.047</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.112, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 60.799%; tC2Q: 0.458, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.120, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.646%; route: 3.186, 46.644%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>CLK13/count_19_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>CLK13/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.646%; route: 3.186, 46.644%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.646%; route: 3.186, 46.644%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>CLK13/count_21_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>CLK13/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.646%; route: 3.186, 46.644%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">CLK13/count_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>CLK13/count_22_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>CLK13/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.646%; route: 3.186, 46.644%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">CLK13/count_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>CLK13/count_23_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>CLK13/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 46.646%; route: 3.186, 46.644%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s7/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s7/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>CLK20/n71_s3/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s3/F</td>
</tr>
<tr>
<td>6.032</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>CLK20/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">CLK20/count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>CLK20/count_1_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>CLK20/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 49.269%; route: 2.822, 43.643%; tC2Q: 0.458, 7.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s7/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s7/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>CLK20/n71_s3/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s3/F</td>
</tr>
<tr>
<td>6.032</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>CLK20/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 49.269%; route: 2.822, 43.643%; tC2Q: 0.458, 7.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s7/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s7/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>CLK20/n71_s3/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s3/F</td>
</tr>
<tr>
<td>6.032</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>CLK20/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">CLK20/count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>CLK20/count_3_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>CLK20/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 49.269%; route: 2.822, 43.643%; tC2Q: 0.458, 7.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s7/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s7/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>CLK20/n71_s3/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s3/F</td>
</tr>
<tr>
<td>6.032</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>CLK20/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 49.269%; route: 2.822, 43.643%; tC2Q: 0.458, 7.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s7/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s7/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>CLK20/n71_s3/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s3/F</td>
</tr>
<tr>
<td>6.032</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>CLK20/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" font-weight:bold;">CLK20/count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>CLK20/count_5_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>CLK20/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 49.269%; route: 2.822, 43.643%; tC2Q: 0.458, 7.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>CLK13/n71_s7/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s7/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CLK13/n71_s3/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.220</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 49.399%; route: 2.805, 43.494%; tC2Q: 0.458, 7.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>360.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>361.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>360.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">n118_s2/I0</td>
</tr>
<tr>
<td>360.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>360.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>361.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>361.288</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>361.288</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>360.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>361.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>n108_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>360.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">n108_s2/I0</td>
</tr>
<tr>
<td>360.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>360.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>361.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>361.288</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>361.288</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>12.485</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/Q</td>
</tr>
<tr>
<td>12.488</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>n122_s3/I0</td>
</tr>
<tr>
<td>12.860</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/n38_s2/I0</td>
</tr>
<tr>
<td>1.965</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n38_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/n38_s2/I0</td>
</tr>
<tr>
<td>1.965</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n38_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>12.485</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/Q</td>
</tr>
<tr>
<td>12.489</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n121_s2/I0</td>
</tr>
<tr>
<td>12.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>CLK13/n36_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n36_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td>CLK13/n32_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n32_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>CLK13/n30_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n30_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>CLK13/n26_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n26_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>CLK13/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>CLK13/n24_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n24_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>CLK13/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>CLK13/n20_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n20_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>CLK13/n18_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n18_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>CLK13/n14_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n14_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>CLK13/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>CLK13/n12_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n12_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>CLK13/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>CLK13/n8_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n8_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>CLK13/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td>CLK20/n36_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n36_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td>CLK20/n32_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n32_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td>CLK20/n30_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n30_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>CLK20/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td>CLK20/n26_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n26_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>CLK20/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C16[1][A]</td>
<td>CLK20/n24_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n24_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>CLK20/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td>CLK20/n20_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n20_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>CLK20/n18_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n18_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>CLK20/n14_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n14_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>CLK20/n12_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n12_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>292.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.662</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>n130_s0/I1</td>
</tr>
<tr>
<td>291.761</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">n130_s0/F</td>
</tr>
<tr>
<td>292.251</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>293.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 44.299%; route: 0.924, 37.227%; tC2Q: 0.458, 18.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>291.057</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>293.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>293.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.828, 64.360%; tC2Q: 0.458, 35.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.047</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>13.112</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.570</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>14.399</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>n107_s3/I3</td>
</tr>
<tr>
<td>15.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n107_s3/F</td>
</tr>
<tr>
<td>15.834</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>33.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>33.090</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>33.047</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.112, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 40.361%; route: 1.166, 42.806%; tC2Q: 0.458, 16.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.120, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>12.483</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>12.990</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>n107_s3/I3</td>
</tr>
<tr>
<td>13.714</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n107_s3/F</td>
</tr>
<tr>
<td>13.950</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>12.213</td>
<td>2.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>12.243</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>12.258</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.211%; route: 0.743, 41.275%; tC2Q: 0.333, 18.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.213, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>73.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>74.094</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>72.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>72.182</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>72.197</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>73.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>73.843</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>n130_s0/I0</td>
</tr>
<tr>
<td>74.399</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">n130_s0/F</td>
</tr>
<tr>
<td>74.664</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>72.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>72.182</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>72.197</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 39.533%; route: 0.517, 36.767%; tC2Q: 0.333, 23.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.666</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>13.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>FRMint_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>21.786</td>
<td>1.786</td>
<td>tNET</td>
<td>RR</td>
<td>FRMint_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>COPint_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>COPint_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBint_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBint_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBcount_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBcount_2_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBcount_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBcount_1_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBcount_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBcount_0_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>12.844</td>
<td>2.844</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.583</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>12.844</td>
<td>2.844</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.583</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>12.844</td>
<td>2.844</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.583</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>12.844</td>
<td>2.844</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.583</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>cpuclkO_d</td>
<td>0.614</td>
<td>2.478</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>65.490</td>
<td>1.343</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>65.126</td>
<td>1.816</td>
</tr>
<tr>
<td>7</td>
<td>tmp_3_0</td>
<td>2.706</td>
<td>3.930</td>
</tr>
<tr>
<td>6</td>
<td>CLRCOP</td>
<td>0.614</td>
<td>0.434</td>
</tr>
<tr>
<td>5</td>
<td>CLRKBD</td>
<td>1.013</td>
<td>1.296</td>
</tr>
<tr>
<td>4</td>
<td>KBcount[0]</td>
<td>17.340</td>
<td>0.428</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>65.621</td>
<td>0.812</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>65.561</td>
<td>0.424</td>
</tr>
<tr>
<td>3</td>
<td>KBcount[1]</td>
<td>17.649</td>
<td>0.343</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C21</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C16</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C24</td>
<td>75.00%</td>
</tr>
<tr>
<td>R14C18</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C32</td>
<td>68.06%</td>
</tr>
<tr>
<td>R15C23</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
