

================================================================
== Synthesis Summary Report of 'clu'
================================================================
+ General Information: 
    * Date:           Thu Jan 26 11:11:02 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        clu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |             |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |+ clu                                                |     -|  0.00|        -|          -|         -|        -|     -|        no|     -|  1 (~0%)|  7881 (7%)|  12890 (24%)|    -|
    | o VITIS_LOOP_337_1                                  |     -|  7.30|        -|          -|         -|        -|     -|        no|     -|        -|          -|            -|    -|
    |  + recvFrame_logic_1                                |     -|  0.00|        -|          -|         -|        -|     -|        no|     -|  1 (~0%)|  1957 (1%)|    3671 (6%)|    -|
    |   + recvFrame_logic_1_Pipeline_1                    |     -|  4.48|       94|    940.000|         -|       94|     -|        no|     -|        -|    9 (~0%)|     37 (~0%)|    -|
    |    o Loop 1                                         |     -|  7.30|       92|    920.000|         1|        1|    92|       yes|     -|        -|          -|            -|    -|
    |   + recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2     |     -|  0.00|        -|          -|         -|        -|     -|        no|     -|        -|  208 (~0%)|    438 (~0%)|    -|
    |    o VITIS_LOOP_238_2                               |     -|  7.30|        -|          -|        12|        3|     -|       yes|     -|        -|          -|            -|    -|
    |   + recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1     |     -|  0.00|       57|    570.000|         -|       57|     -|        no|     -|        -|  156 (~0%)|    313 (~0%)|    -|
    |    o VITIS_LOOP_223_1                               |     -|  7.30|       55|    550.000|        11|        3|    16|       yes|     -|        -|          -|            -|    -|
    |   + write_ddr_1                                     |     -|  0.00|      247|  2.470e+03|         -|      247|     -|        no|     -|  1 (~0%)|  833 (~0%)|    1354 (2%)|    -|
    |    + write_ddr_1_Pipeline_1                         |     -|  0.00|       95|    950.000|         -|       95|     -|        no|     -|        -|   20 (~0%)|     58 (~0%)|    -|
    |     o Loop 1                                        |     -|  7.30|       93|    930.000|         3|        1|    92|       yes|     -|        -|          -|            -|    -|
    |    + write_ddr_1_Pipeline_2                         |     -|  0.00|        6|     60.000|         -|        6|     -|        no|     -|        -|   14 (~0%)|     71 (~0%)|    -|
    |     o Loop 1                                        |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|     -|        -|          -|            -|    -|
    |    o Loop 1                                         |     -|  7.30|       84|    840.000|         3|        -|    28|        no|     -|        -|          -|            -|    -|
    | o VITIS_LOOP_378_1                                  |     -|  7.30|     3480|  3.480e+04|       348|        -|    10|        no|     -|        -|          -|            -|    -|
    |  + single_lin_process_1                             |     -|  0.00|      346|  3.460e+03|         -|      346|     -|        no|     -|        -|  1964 (1%)|    2860 (5%)|    -|
    |   + read_lin_reg_1                                  |     -|  0.00|        8|     80.000|         -|        2|     -|       yes|     -|        -|   37 (~0%)|     87 (~0%)|    -|
    |   + single_lin_process_1_Pipeline_VITIS_LOOP_213_1  |     -|  0.00|       42|    420.000|         -|       42|     -|        no|     -|        -|  265 (~0%)|    343 (~0%)|    -|
    |    o VITIS_LOOP_213_1                               |    II|  7.30|       40|    400.000|        11|        2|    16|       yes|     -|        -|          -|            -|    -|
    |     + read_lin_reg_1                                |     -|  0.00|        8|     80.000|         -|        2|     -|       yes|     -|        -|   37 (~0%)|     87 (~0%)|    -|
    |   + write_lin_ddr_1                                 |     -|  0.00|      235|  2.350e+03|         -|      235|     -|        no|     -|        -|  757 (~0%)|    1046 (1%)|    -|
    |    o Loop 1                                         |     -|  7.30|       84|    840.000|         3|        -|    28|        no|     -|        -|          -|            -|    -|
    |    o Loop 2                                         |     -|  7.30|       84|    840.000|         3|        -|    28|        no|     -|        -|          -|            -|    -|
    |    o Loop 3                                         |     -|  7.30|        8|     80.000|         2|        -|     4|        no|     -|        -|          -|            -|    -|
    |   o Loop 1                                          |     -|  7.30|       28|    280.000|         1|        -|    28|        no|     -|        -|          -|            -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface       | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                 | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_can_addr  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_lin_addr  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_ps_ddr    | 8 -> 8     | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_uart_addr | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------+------------+---------------+--------+----------+
| Interface | Data Width | Address Width | Offset | Register |
+-----------+------------+---------------+--------+----------+
| s_axi_EN  | 32         | 8             | 16     | 0        |
+-----------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_EN  | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_EN  | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_EN  | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_EN  | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_EN  | can_ptr             | 0x10   | 32    | W      | Data signal of can_ptr           |                                                                      |
| s_axi_EN  | uart_ptr            | 0x18   | 32    | W      | Data signal of uart_ptr          |                                                                      |
| s_axi_EN  | lin_ptr             | 0x20   | 32    | W      | Data signal of lin_ptr           |                                                                      |
| s_axi_EN  | received_can        | 0x28   | 32    | R      | Data signal of received_can      |                                                                      |
| s_axi_EN  | received_can_ctrl   | 0x2c   | 32    | R      | Control signal of received_can   | 0=received_can_ap_vld                                                |
| s_axi_EN  | received_uart       | 0x30   | 32    | W      | Data signal of received_uart     |                                                                      |
| s_axi_EN  | received_lin        | 0x38   | 32    | R      | Data signal of received_lin      |                                                                      |
| s_axi_EN  | received_lin_ctrl   | 0x3c   | 32    | R      | Control signal of received_lin   | 0=received_lin_ap_vld                                                |
| s_axi_EN  | can_en              | 0x40   | 32    | W      | Data signal of can_en            |                                                                      |
| s_axi_EN  | uart_en             | 0x48   | 32    | W      | Data signal of uart_en           |                                                                      |
| s_axi_EN  | lin_en              | 0x50   | 32    | W      | Data signal of lin_en            |                                                                      |
| s_axi_EN  | can_ddr             | 0x58   | 32    | W      | Data signal of can_ddr           |                                                                      |
| s_axi_EN  | uart_ddr            | 0x60   | 32    | W      | Data signal of uart_ddr          |                                                                      |
| s_axi_EN  | lin_ddr             | 0x68   | 32    | W      | Data signal of lin_ddr           |                                                                      |
| s_axi_EN  | can_0_received      | 0x70   | 32    | R      | Data signal of can_0_received    |                                                                      |
| s_axi_EN  | can_0_received_ctrl | 0x74   | 32    | R      | Control signal of can_0_received | 0=can_0_received_ap_vld                                              |
| s_axi_EN  | can_1_received      | 0x78   | 32    | R      | Data signal of can_1_received    |                                                                      |
| s_axi_EN  | can_1_received_ctrl | 0x7c   | 32    | R      | Control signal of can_1_received | 0=can_1_received_ap_vld                                              |
| s_axi_EN  | can_2_received      | 0x80   | 32    | R      | Data signal of can_2_received    |                                                                      |
| s_axi_EN  | can_2_received_ctrl | 0x84   | 32    | R      | Control signal of can_2_received | 0=can_2_received_ap_vld                                              |
| s_axi_EN  | can_3_received      | 0x88   | 32    | R      | Data signal of can_3_received    |                                                                      |
| s_axi_EN  | can_3_received_ctrl | 0x8c   | 32    | R      | Control signal of can_3_received | 0=can_3_received_ap_vld                                              |
| s_axi_EN  | can_dropped         | 0x90   | 32    | R      | Data signal of can_dropped       |                                                                      |
| s_axi_EN  | can_dropped_ctrl    | 0x94   | 32    | R      | Control signal of can_dropped    | 0=can_dropped_ap_vld                                                 |
| s_axi_EN  | lin_0_received      | 0x98   | 32    | R      | Data signal of lin_0_received    |                                                                      |
| s_axi_EN  | lin_0_received_ctrl | 0x9c   | 32    | R      | Control signal of lin_0_received | 0=lin_0_received_ap_vld                                              |
| s_axi_EN  | lin_1_received      | 0xa0   | 32    | R      | Data signal of lin_1_received    |                                                                      |
| s_axi_EN  | lin_1_received_ctrl | 0xa4   | 32    | R      | Control signal of lin_1_received | 0=lin_1_received_ap_vld                                              |
| s_axi_EN  | lin_2_received      | 0xa8   | 32    | R      | Data signal of lin_2_received    |                                                                      |
| s_axi_EN  | lin_2_received_ctrl | 0xac   | 32    | R      | Control signal of lin_2_received | 0=lin_2_received_ap_vld                                              |
| s_axi_EN  | lin_3_received      | 0xb0   | 32    | R      | Data signal of lin_3_received    |                                                                      |
| s_axi_EN  | lin_3_received_ctrl | 0xb4   | 32    | R      | Control signal of lin_3_received | 0=lin_3_received_ap_vld                                              |
| s_axi_EN  | lin_4_received      | 0xb8   | 32    | R      | Data signal of lin_4_received    |                                                                      |
| s_axi_EN  | lin_4_received_ctrl | 0xbc   | 32    | R      | Control signal of lin_4_received | 0=lin_4_received_ap_vld                                              |
| s_axi_EN  | lin_5_received      | 0xc0   | 32    | R      | Data signal of lin_5_received    |                                                                      |
| s_axi_EN  | lin_5_received_ctrl | 0xc4   | 32    | R      | Control signal of lin_5_received | 0=lin_5_received_ap_vld                                              |
| s_axi_EN  | lin_6_received      | 0xc8   | 32    | R      | Data signal of lin_6_received    |                                                                      |
| s_axi_EN  | lin_6_received_ctrl | 0xcc   | 32    | R      | Control signal of lin_6_received | 0=lin_6_received_ap_vld                                              |
| s_axi_EN  | lin_7_received      | 0xd0   | 32    | R      | Data signal of lin_7_received    |                                                                      |
| s_axi_EN  | lin_7_received_ctrl | 0xd4   | 32    | R      | Control signal of lin_7_received | 0=lin_7_received_ap_vld                                              |
| s_axi_EN  | lin_8_received      | 0xd8   | 32    | R      | Data signal of lin_8_received    |                                                                      |
| s_axi_EN  | lin_8_received_ctrl | 0xdc   | 32    | R      | Control signal of lin_8_received | 0=lin_8_received_ap_vld                                              |
| s_axi_EN  | lin_9_received      | 0xe0   | 32    | R      | Data signal of lin_9_received    |                                                                      |
| s_axi_EN  | lin_9_received_ctrl | 0xe4   | 32    | R      | Control signal of lin_9_received | 0=lin_9_received_ap_vld                                              |
| s_axi_EN  | lin_dropped         | 0xe8   | 32    | R      | Data signal of lin_dropped       |                                                                      |
| s_axi_EN  | lin_dropped_ctrl    | 0xec   | 32    | R      | Control signal of lin_dropped    | 0=lin_dropped_ap_vld                                                 |
+-----------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| timestamp | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| can_ptr        | inout     | pointer       |
| uart_ptr       | unused    | pointer       |
| lin_ptr        | inout     | pointer       |
| can_0_received | out       | pointer       |
| can_1_received | out       | pointer       |
| can_2_received | out       | pointer       |
| can_3_received | out       | pointer       |
| can_dropped    | out       | pointer       |
| received_can   | out       | pointer       |
| received_uart  | unused    | pointer       |
| lin_0_received | out       | pointer       |
| lin_1_received | out       | pointer       |
| lin_2_received | out       | pointer       |
| lin_3_received | out       | pointer       |
| lin_4_received | out       | pointer       |
| lin_5_received | out       | pointer       |
| lin_6_received | out       | pointer       |
| lin_7_received | out       | pointer       |
| lin_8_received | out       | pointer       |
| lin_9_received | out       | pointer       |
| lin_dropped    | out       | pointer       |
| received_lin   | out       | pointer       |
| can_en         | in        | int*          |
| uart_en        | unused    | char*         |
| lin_en         | in        | int*          |
| can_ddr        | inout     | pointer       |
| uart_ddr       | inout     | pointer       |
| lin_ddr        | inout     | pointer       |
| timestamp      | in        | long long int |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+-----------------+-----------+----------+-----------------------------------------------+
| Argument       | HW Interface    | HW Type   | HW Usage | HW Info                                       |
+----------------+-----------------+-----------+----------+-----------------------------------------------+
| can_ptr        | m_axi_can_addr  | interface |          |                                               |
| can_ptr        | s_axi_EN        | register  | offset   | name=can_ptr offset=0x10 range=32             |
| uart_ptr       | m_axi_uart_addr | interface |          |                                               |
| uart_ptr       | s_axi_EN        | register  | offset   | name=uart_ptr offset=0x18 range=32            |
| lin_ptr        | m_axi_lin_addr  | interface |          |                                               |
| lin_ptr        | s_axi_EN        | register  | offset   | name=lin_ptr offset=0x20 range=32             |
| can_0_received | s_axi_EN        | register  |          | name=can_0_received offset=0x70 range=32      |
| can_0_received | s_axi_EN        | register  |          | name=can_0_received_ctrl offset=0x74 range=32 |
| can_1_received | s_axi_EN        | register  |          | name=can_1_received offset=0x78 range=32      |
| can_1_received | s_axi_EN        | register  |          | name=can_1_received_ctrl offset=0x7c range=32 |
| can_2_received | s_axi_EN        | register  |          | name=can_2_received offset=0x80 range=32      |
| can_2_received | s_axi_EN        | register  |          | name=can_2_received_ctrl offset=0x84 range=32 |
| can_3_received | s_axi_EN        | register  |          | name=can_3_received offset=0x88 range=32      |
| can_3_received | s_axi_EN        | register  |          | name=can_3_received_ctrl offset=0x8c range=32 |
| can_dropped    | s_axi_EN        | register  |          | name=can_dropped offset=0x90 range=32         |
| can_dropped    | s_axi_EN        | register  |          | name=can_dropped_ctrl offset=0x94 range=32    |
| received_can   | s_axi_EN        | register  |          | name=received_can offset=0x28 range=32        |
| received_can   | s_axi_EN        | register  |          | name=received_can_ctrl offset=0x2c range=32   |
| received_uart  | s_axi_EN        | register  |          | name=received_uart offset=0x30 range=32       |
| lin_0_received | s_axi_EN        | register  |          | name=lin_0_received offset=0x98 range=32      |
| lin_0_received | s_axi_EN        | register  |          | name=lin_0_received_ctrl offset=0x9c range=32 |
| lin_1_received | s_axi_EN        | register  |          | name=lin_1_received offset=0xa0 range=32      |
| lin_1_received | s_axi_EN        | register  |          | name=lin_1_received_ctrl offset=0xa4 range=32 |
| lin_2_received | s_axi_EN        | register  |          | name=lin_2_received offset=0xa8 range=32      |
| lin_2_received | s_axi_EN        | register  |          | name=lin_2_received_ctrl offset=0xac range=32 |
| lin_3_received | s_axi_EN        | register  |          | name=lin_3_received offset=0xb0 range=32      |
| lin_3_received | s_axi_EN        | register  |          | name=lin_3_received_ctrl offset=0xb4 range=32 |
| lin_4_received | s_axi_EN        | register  |          | name=lin_4_received offset=0xb8 range=32      |
| lin_4_received | s_axi_EN        | register  |          | name=lin_4_received_ctrl offset=0xbc range=32 |
| lin_5_received | s_axi_EN        | register  |          | name=lin_5_received offset=0xc0 range=32      |
| lin_5_received | s_axi_EN        | register  |          | name=lin_5_received_ctrl offset=0xc4 range=32 |
| lin_6_received | s_axi_EN        | register  |          | name=lin_6_received offset=0xc8 range=32      |
| lin_6_received | s_axi_EN        | register  |          | name=lin_6_received_ctrl offset=0xcc range=32 |
| lin_7_received | s_axi_EN        | register  |          | name=lin_7_received offset=0xd0 range=32      |
| lin_7_received | s_axi_EN        | register  |          | name=lin_7_received_ctrl offset=0xd4 range=32 |
| lin_8_received | s_axi_EN        | register  |          | name=lin_8_received offset=0xd8 range=32      |
| lin_8_received | s_axi_EN        | register  |          | name=lin_8_received_ctrl offset=0xdc range=32 |
| lin_9_received | s_axi_EN        | register  |          | name=lin_9_received offset=0xe0 range=32      |
| lin_9_received | s_axi_EN        | register  |          | name=lin_9_received_ctrl offset=0xe4 range=32 |
| lin_dropped    | s_axi_EN        | register  |          | name=lin_dropped offset=0xe8 range=32         |
| lin_dropped    | s_axi_EN        | register  |          | name=lin_dropped_ctrl offset=0xec range=32    |
| received_lin   | s_axi_EN        | register  |          | name=received_lin offset=0x38 range=32        |
| received_lin   | s_axi_EN        | register  |          | name=received_lin_ctrl offset=0x3c range=32   |
| can_en         | s_axi_EN        | register  |          | name=can_en offset=0x40 range=32              |
| uart_en        | s_axi_EN        | register  |          | name=uart_en offset=0x48 range=32             |
| lin_en         | s_axi_EN        | register  |          | name=lin_en offset=0x50 range=32              |
| can_ddr        | m_axi_ps_ddr    | interface |          |                                               |
| can_ddr        | s_axi_EN        | register  | offset   | name=can_ddr offset=0x58 range=32             |
| uart_ddr       | m_axi_ps_ddr    | interface |          |                                               |
| uart_ddr       | s_axi_EN        | register  | offset   | name=uart_ddr offset=0x60 range=32            |
| lin_ddr        | m_axi_ps_ddr    | interface |          |                                               |
| lin_ddr        | s_axi_EN        | register  | offset   | name=lin_ddr offset=0x68 range=32             |
| timestamp      | timestamp       | port      |          |                                               |
+----------------+-----------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+--------------+
| HW Interface | Loop      | Direction | Length | Width | Location     |
+--------------+-----------+-----------+--------+-------+--------------+
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | can.c:103:2  |
| m_axi_ps_ddr | anonymous | write     | 92     | 8     | can.c:126:3  |
| m_axi_ps_ddr | anonymous | write     | 4      | 8     | clu.c:17:2   |
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | dlin.c:100:2 |
| m_axi_ps_ddr | anonymous | write     | 28     | 8     | dlin.c:122:3 |
+--------------+-----------+-----------+--------+-------+--------------+

* Inferred Bursts and Widening Missed
+-------------------------------------------------------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+
| HW Interface                                                | Variable   | Loop      | Problem                                                                                              | Resolution | Location      |
+-------------------------------------------------------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+
| m_axi_ps_ddr                                                | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:120:21  |
| m_axi_can_addr                                              | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:168:15  |
| m_axi_can_addr                                              | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:191:14  |
| m_axi_can_addr                                              | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:226:13  |
| m_axi_can_addr                                              | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:240:13  |
| m_axi_can_addr                                              | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:283:12  |
| m_axi_can_addr                                              | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:285:26  |
| m_axi_can_addr                                              | can_ptr    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:304:16  |
| m_axi_lin_addr                                              | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:89:29  |
| m_axi_lin_addr                                              | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:89:29  |
| m_axi_lin_addr                                              | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:89:29  |
| m_axi_lin_addr,lin_addr,lin_addr,lin_addr,lin_addr,lin_addr | lin_reg    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:83:24  |
| m_axi_ps_ddr                                                | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:117:21 |
| m_axi_ps_ddr                                                | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr                                                | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | can.c:126:3   |
| m_axi_ps_ddr                                                | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | can.c:103:2   |
| m_axi_ps_ddr                                                | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr                                                | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | dlin.c:122:3  |
| m_axi_ps_ddr                                                | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | dlin.c:100:2  |
+-------------------------------------------------------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                               | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + clu                                              | 1   |        |             |     |        |         |
|   lin_nr_2_fu_505_p2                               | -   |        | lin_nr_2    | add | fabric | 0       |
|   linbase_mod_fu_544_p2                            | -   |        | linbase_mod | add | fabric | 0       |
|   add_ln337_fu_569_p2                              | -   |        | add_ln337   | add | fabric | 0       |
|   canaddr_mod_fu_608_p2                            | -   |        | canaddr_mod | add | fabric | 0       |
|   add_ln304_fu_623_p2                              | -   |        | add_ln304   | add | fabric | 0       |
|  + single_lin_process_1                            | 0   |        |             |     |        |         |
|    empty_87_fu_893_p2                              | -   |        | empty_87    | add | fabric | 0       |
|    grp_fu_856_p2                                   | -   |        | add_ln89    | add | fabric | 0       |
|    add_ln89_1_fu_942_p2                            | -   |        | add_ln89_1  | add | fabric | 0       |
|    grp_fu_856_p2                                   | -   |        | add_ln89_2  | add | fabric | 0       |
|    add_ln230_fu_1094_p2                            | -   |        | add_ln230   | add | fabric | 0       |
|    add_ln271_fu_1162_p2                            | -   |        | add_ln271   | add | fabric | 0       |
|    add_ln267_fu_1174_p2                            | -   |        | add_ln267   | add | fabric | 0       |
|    add_ln263_fu_1186_p2                            | -   |        | add_ln263   | add | fabric | 0       |
|    add_ln259_fu_1198_p2                            | -   |        | add_ln259   | add | fabric | 0       |
|    add_ln255_fu_1210_p2                            | -   |        | add_ln255   | add | fabric | 0       |
|    add_ln251_fu_1222_p2                            | -   |        | add_ln251   | add | fabric | 0       |
|    add_ln247_fu_1234_p2                            | -   |        | add_ln247   | add | fabric | 0       |
|    add_ln243_fu_1246_p2                            | -   |        | add_ln243   | add | fabric | 0       |
|    add_ln275_fu_1258_p2                            | -   |        | add_ln275   | add | fabric | 0       |
|    add_ln239_fu_1270_p2                            | -   |        | add_ln239   | add | fabric | 0       |
|    received_lin                                    | -   |        | add_ln297   | add | fabric | 0       |
|   + read_lin_reg_1 (grp_read_lin_reg_1_fu_823)     | 0   |        |             |     |        |         |
|     add_ln83_fu_94_p2                              | -   |        | add_ln83    | add | fabric | 0       |
|   + single_lin_process_1_Pipeline_VITIS_LOOP_213_1 | 0   |        |             |     |        |         |
|     add_ln213_fu_122_p2                            | -   |        | add_ln213   | add | fabric | 0       |
|     add_ln213_1_fu_134_p2                          | -   |        | add_ln213_1 | add | fabric | 0       |
|    + read_lin_reg_1 (grp_read_lin_reg_1_fu_97)     | 0   |        |             |     |        |         |
|      add_ln83_fu_94_p2                             | -   |        | add_ln83    | add | fabric | 0       |
|   + write_lin_ddr_1                                | 0   |        |             |     |        |         |
|     empty_67_fu_360_p2                             | -   |        | empty_67    | add | fabric | 0       |
|     grp_fu_403_p0                                  | -   |        | add_ln113   | add | fabric | 0       |
|     sub_ln122_fu_459_p2                            | -   |        | sub_ln122   | sub | fabric | 0       |
|     empty_70_fu_507_p2                             | -   |        | empty_70    | add | fabric | 0       |
|     add_ln17_fu_523_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     empty_74_fu_578_p2                             | -   |        | empty_74    | add | fabric | 0       |
|     add_ln116_fu_611_p2                            | -   |        | add_ln116   | add | fabric | 0       |
|     add_ln117_1_fu_623_p2                          | -   |        | add_ln117_1 | add | fabric | 0       |
|     add_ln117_fu_487_p2                            | -   |        | add_ln117   | add | fabric | 0       |
|  + recvFrame_logic_1                               | 1   |        |             |     |        |         |
|    add_ln168_2_fu_723_p2                           | -   |        | add_ln168_2 | add | fabric | 0       |
|    add_ln168_fu_729_p2                             | -   |        | add_ln168   | add | fabric | 0       |
|    add_ln168_1_fu_757_p2                           | -   |        | add_ln168_1 | add | fabric | 0       |
|    add_ln191_fu_783_p2                             | -   |        | add_ln191   | add | fabric | 0       |
|    add_ln191_1_fu_810_p2                           | -   |        | add_ln191_1 | add | fabric | 0       |
|    id_can_fu_915_p2                                | -   |        | id_can      | add | fabric | 0       |
|    add_ln214_fu_1347_p2                            | -   |        | add_ln214   | add | fabric | 0       |
|    add115_fu_1358_p2                               | -   |        | add115      | add | fabric | 0       |
|    add_ln223_fu_1369_p2                            | -   |        | add_ln223   | add | fabric | 0       |
|    add_ln223_1_fu_1500_p2                          | -   |        | add_ln223_1 | add | fabric | 0       |
|    add_ln265_fu_1405_p2                            | -   |        | add_ln265   | add | fabric | 0       |
|    add_ln261_fu_1417_p2                            | -   |        | add_ln261   | add | fabric | 0       |
|    add_ln257_fu_1429_p2                            | -   |        | add_ln257   | add | fabric | 0       |
|    add_ln253_fu_1441_p2                            | -   |        | add_ln253   | add | fabric | 0       |
|    add_ln269_fu_1453_p2                            | -   |        | add_ln269   | add | fabric | 0       |
|    received_can                                    | -   |        | add_ln280   | add | fabric | 0       |
|    add_ln283_fu_1482_p2                            | -   |        | add_ln283   | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_1                   | 0   |        |             |     |        |         |
|     empty_91_fu_56_p2                              | -   |        | empty_91    | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2    | 0   |        |             |     |        |         |
|     add_ln241_fu_190_p2                            | -   |        | add_ln241   | add | fabric | 0       |
|     sub_ln241_fu_214_p2                            | -   |        | sub_ln241   | sub | fabric | 0       |
|     sub_ln241_1_fu_229_p2                          | -   |        | sub_ln241_1 | sub | fabric | 0       |
|     add_ln240_fu_260_p2                            | -   |        | add_ln240   | add | fabric | 0       |
|     add_ln242_fu_326_p2                            | -   |        | add_ln242   | add | fabric | 0       |
|     add_ln243_fu_337_p2                            | -   |        | add_ln243   | add | fabric | 0       |
|     add_ln244_fu_359_p2                            | -   |        | add_ln244   | add | fabric | 0       |
|     add_ln245_fu_369_p2                            | -   |        | add_ln245   | add | fabric | 0       |
|     add_ln246_fu_348_p2                            | -   |        | add_ln246   | add | fabric | 0       |
|     Len_3_fu_196_p2                                | -   |        | Len_3       | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1    | 0   |        |             |     |        |         |
|     DwIndex_2_fu_192_p2                            | -   |        | DwIndex_2   | add | fabric | 0       |
|     add_ln228_fu_288_p2                            | -   |        | add_ln228   | add | fabric | 0       |
|     add_ln229_fu_299_p2                            | -   |        | add_ln229   | add | fabric | 0       |
|     add_ln230_fu_321_p2                            | -   |        | add_ln230   | add | fabric | 0       |
|     add_ln231_fu_331_p2                            | -   |        | add_ln231   | add | fabric | 0       |
|     add_ln232_fu_310_p2                            | -   |        | add_ln232   | add | fabric | 0       |
|   + write_ddr_1                                    | 1   |        |             |     |        |         |
|     empty_81_fu_323_p2                             | -   |        | empty_81    | add | fabric | 0       |
|     grp_fu_364_p0                                  | -   |        | add_ln116   | add | fabric | 0       |
|     mul_32s_8ns_32_1_1_U60                         | 1   |        | mul_ln126   | mul | auto   | 0       |
|     add_ln17_fu_420_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     add_ln119_fu_473_p2                            | -   |        | add_ln119   | add | fabric | 0       |
|     add_ln120_1_fu_485_p2                          | -   |        | add_ln120_1 | add | fabric | 0       |
|     add_ln120_fu_393_p2                            | -   |        | add_ln120   | add | fabric | 0       |
|    + write_ddr_1_Pipeline_1                        | 0   |        |             |     |        |         |
|      empty_79_fu_97_p2                             | -   |        | empty_79    | add | fabric | 0       |
|    + write_ddr_1_Pipeline_2                        | 0   |        |             |     |        |         |
|      empty_77_fu_118_p2                            | -   |        | empty_77    | add | fabric | 0       |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                          | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+
| + clu                         | 0    | 0    |        |                         |         |      |         |
|  + single_lin_process_1       | 0    | 0    |        |                         |         |      |         |
|    lin_frame_U                | -    | -    |        | lin_frame               | ram_t2p | auto | 1       |
|    PLIN_Ctrl_run_state_U      | -    | -    |        | PLIN_Ctrl_run_state     | ram_1p  | auto | 1       |
|   + write_lin_ddr_1           | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
|  + recvFrame_logic_1          | 0    | 0    |        |                         |         |      |         |
|    can_frame_U                | -    | -    |        | can_frame               | ram_t2p | auto | 1       |
|   + write_ddr_1               | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+
| Type      | Options                 | Location                   | Messages                                                                                                    |
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+
| interface | port=timestamp register | clu.c:46 in clu, timestamp | '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' |
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+----------------------------------------------------------------+----------------------------------+
| Type      | Options                                                        | Location                         |
+-----------+----------------------------------------------------------------+----------------------------------+
| reset     | variable = counter_can_0                                       | can.c:153 in recvframe_logic     |
| reset     | variable = counter_can_1                                       | can.c:155 in recvframe_logic     |
| reset     | variable = counter_can_2                                       | can.c:157 in recvframe_logic     |
| reset     | variable = counter_can_3                                       | can.c:159 in recvframe_logic     |
| reset     | variable = counter_droped                                      | can.c:161 in recvframe_logic     |
| pipeline  | II=3                                                           | can.c:224 in recvframe_logic     |
| pipeline  | II=3                                                           | can.c:239 in recvframe_logic     |
| interface | mode=s_axilite bundle=EN port=return                           | clu.c:47 in clu, return          |
| interface | mode=s_axilite bundle=EN port=can_ptr                          | clu.c:50 in clu, can_ptr         |
| interface | mode=m_axi bundle=can_addr depth=1 port=can_ptr offset=slave   | clu.c:51 in clu, can_ptr         |
| interface | mode=s_axilite bundle=EN port=can_ddr offset=0x58              | clu.c:52 in clu, can_ddr         |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=can_ddr offset=slave    | clu.c:53 in clu, can_ddr         |
| interface | mode=s_axilite bundle=EN port=can_en offset=0x40               | clu.c:54 in clu, can_en          |
| interface | mode=s_axilite bundle=EN port=received_can offset=0x28         | clu.c:55 in clu, received_can    |
| interface | mode=s_axilite bundle=EN port=can_0_received offset=0x70       | clu.c:57 in clu, can_0_received  |
| interface | mode=s_axilite bundle=EN port=can_1_received offset=0x78       | clu.c:58 in clu, can_1_received  |
| interface | mode=s_axilite bundle=EN port=can_2_received offset=0x80       | clu.c:59 in clu, can_2_received  |
| interface | mode=s_axilite bundle=EN port=can_3_received offset=0x88       | clu.c:60 in clu, can_3_received  |
| interface | mode=s_axilite bundle=EN port=can_dropped offset=0x90          | clu.c:61 in clu, can_dropped     |
| interface | mode=s_axilite bundle=EN port=uart_ptr                         | clu.c:68 in clu, uart_ptr        |
| interface | mode=m_axi bundle=uart_addr depth=1 port=uart_ptr offset=slave | clu.c:69 in clu, uart_ptr        |
| interface | mode=s_axilite bundle=EN port=uart_ddr offset=0x60             | clu.c:70 in clu, uart_ddr        |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=uart_ddr offset=slave   | clu.c:71 in clu, uart_ddr        |
| interface | mode=s_axilite bundle=EN port=uart_en offset=0x48              | clu.c:72 in clu, uart_en         |
| interface | mode=s_axilite bundle=EN port=received_uart offset=0x30        | clu.c:73 in clu, received_uart   |
| interface | mode=s_axilite bundle=EN port=lin_ptr                          | clu.c:76 in clu, lin_ptr         |
| interface | mode=m_axi bundle=lin_addr depth=1 port=lin_ptr offset=slave   | clu.c:77 in clu, lin_ptr         |
| interface | mode=s_axilite bundle=EN port=lin_ddr offset=0x68              | clu.c:78 in clu, lin_ddr         |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=lin_ddr offset=slave    | clu.c:79 in clu, lin_ddr         |
| interface | mode=s_axilite bundle=EN port=lin_en offset=0x50               | clu.c:80 in clu, lin_en          |
| interface | mode=s_axilite bundle=EN port=received_lin offset=0x38         | clu.c:81 in clu, received_lin    |
| interface | s_axilite register port=lin_0_received bundle=EN offset=0x98   | clu.c:84 in clu, lin_0_received  |
| interface | s_axilite register port=lin_1_received bundle=EN offset=0xa0   | clu.c:85 in clu, lin_1_received  |
| interface | s_axilite register port=lin_2_received bundle=EN offset=0xa8   | clu.c:86 in clu, lin_2_received  |
| interface | s_axilite register port=lin_3_received bundle=EN offset=0xb0   | clu.c:87 in clu, lin_3_received  |
| interface | s_axilite register port=lin_4_received bundle=EN offset=0xb8   | clu.c:88 in clu, lin_4_received  |
| interface | s_axilite register port=lin_5_received bundle=EN offset=0xc0   | clu.c:89 in clu, lin_5_received  |
| interface | s_axilite register port=lin_6_received bundle=EN offset=0xc8   | clu.c:90 in clu, lin_6_received  |
| interface | s_axilite register port=lin_7_received bundle=EN offset=0xd0   | clu.c:91 in clu, lin_7_received  |
| interface | s_axilite register port=lin_8_received bundle=EN offset=0xd8   | clu.c:92 in clu, lin_8_received  |
| interface | s_axilite register port=lin_9_received bundle=EN offset=0xe0   | clu.c:93 in clu, lin_9_received  |
| interface | s_axilite register port=lin_dropped bundle=EN offset=0xe8      | clu.c:94 in clu, lin_dropped     |
| pipeline  | II=2                                                           | dlin.c:82 in read_lin_reg        |
| reset     | variable = counter_lin_0                                       | dlin.c:149 in single_lin_process |
| reset     | variable = counter_lin_1                                       | dlin.c:151 in single_lin_process |
| reset     | variable = counter_lin_2                                       | dlin.c:153 in single_lin_process |
| reset     | variable = counter_lin_3                                       | dlin.c:155 in single_lin_process |
| reset     | variable = counter_lin_4                                       | dlin.c:157 in single_lin_process |
| reset     | variable = counter_lin_5                                       | dlin.c:159 in single_lin_process |
| reset     | variable = counter_lin_6                                       | dlin.c:161 in single_lin_process |
| reset     | variable = counter_lin_7                                       | dlin.c:163 in single_lin_process |
| reset     | variable = counter_lin_8                                       | dlin.c:165 in single_lin_process |
| reset     | variable = counter_lin_9                                       | dlin.c:167 in single_lin_process |
| reset     | variable = counter_droped                                      | dlin.c:169 in single_lin_process |
+-----------+----------------------------------------------------------------+----------------------------------+


