
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zw/share/ultra96/ultra96_design/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zw/software/vivado_2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7437 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2302.414 ; gain = 0.000 ; free physical = 1883 ; free virtual = 18314
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/sources_1/imports/hdl/design_1_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (1#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 45 connections declared, but only 44 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (2#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 3 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:197]
INFO: [Synth 8-6157] synthesizing module 'design_1_demosaic_root_0_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_demosaic_root_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_demosaic_root_0_0' (3#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_demosaic_root_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'demosaic_root_0' of module 'design_1_demosaic_root_0_0' has 30 connections declared, but only 29 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:201]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (4#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 37 connections declared, but only 31 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:231]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:449]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1127]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1127]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (6#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1259]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1384]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (7#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1384]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1516]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (8#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (9#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (10#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1516]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (11#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:1086]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (12#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:449]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (13#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 7 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:361]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (14#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (15#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/.Xil/Vivado-7380-zw-pc/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 74 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:372]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (16#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (17#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2302.414 ; gain = 0.000 ; free physical = 1908 ; free virtual = 18339
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2302.414 ; gain = 0.000 ; free physical = 1904 ; free virtual = 18336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2302.414 ; gain = 0.000 ; free physical = 1904 ; free virtual = 18336
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_demosaic_root_0_0/design_1_demosaic_root_0_0/design_1_demosaic_root_0_0_in_context.xdc] for cell 'design_1_i/demosaic_root_0'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_demosaic_root_0_0/design_1_demosaic_root_0_0/design_1_demosaic_root_0_0_in_context.xdc] for cell 'design_1_i/demosaic_root_0'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_CLK'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_FSYNC'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_IN'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_OUT'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_0'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:121]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:137]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc:143]
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zw/share/ultra96/ultra96_design/src/constrs/Ultra96_constraints_180318.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.254 ; gain = 0.000 ; free physical = 1773 ; free virtual = 18205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.254 ; gain = 0.000 ; free physical = 1773 ; free virtual = 18205
WARNING: [Timing 38-316] Clock period '5.000' specified during out-of-context synthesis of instance 'design_1_i/mipi_csi2_rx_subsyst_0' at clock pin 'pll_lock_out' is different from the actual clock period '2.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.066 ; gain = 137.652 ; free physical = 1877 ; free virtual = 18310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.066 ; gain = 137.652 ; free physical = 1877 ; free virtual = 18310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_csi_clk_n. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_csi_clk_n. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_csi_clk_p. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_csi_clk_p. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_csi_data_n[0]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_csi_data_n[0]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_csi_data_n[1]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_csi_data_n[1]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_csi_data_p[0]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_csi_data_p[0]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_csi_data_p[1]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_csi_data_p[1]. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 112).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/demosaic_root_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2440.066 ; gain = 137.652 ; free physical = 1877 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2440.066 ; gain = 137.652 ; free physical = 1879 ; free virtual = 18313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2440.066 ; gain = 137.652 ; free physical = 1868 ; free virtual = 18304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_in1' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_0/clk_in1' to 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/clkoutphy_out' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_clkoutphy_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_csi_irq' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_csi_irq/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_arready' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_awready' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_bresp[0]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_bresp[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_bresp[1]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_bresp[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_bvalid' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[0]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[10]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[11]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[12]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[13]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[14]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[15]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[16]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[17]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[18]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[19]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[1]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[20]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[21]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[22]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[23]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[24]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[25]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[26]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[27]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[28]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[29]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[2]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[30]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[31]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[3]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[4]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[5]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[6]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[7]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[8]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rdata[9]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rresp[0]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rresp[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rresp[1]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rresp[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_rvalid' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_rvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/csirxss_s_axi_wready' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_csirxss_s_axi_wready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/pll_lock_out' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_pll_lock_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/rxbyteclkhs' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/system_rst_out' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_system_rst_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[0]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[10]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[11]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[12]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[13]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[14]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[15]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[16]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[17]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[18]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[19]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[1]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[20]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[21]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[22]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[23]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[24]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[25]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[26]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[27]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[28]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[29]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[2]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[30]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[31]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[32]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[32]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[33]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[33]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[34]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[34]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[35]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[35]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[36]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[36]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[37]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[37]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[38]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[38]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[39]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[39]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[3]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[4]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[5]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[6]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[7]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[8]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdata[9]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[0]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[1]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[2]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[3]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[4]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[5]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[6]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[7]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[8]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tdest[9]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tdest[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tlast' to pin 'design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mipi_csi2_rx_subsyst_0/video_out_tuser[0]' to pin '{design_1_i/mipi_csi2_rx_subsyst_0/bbstub_video_out_tuser[0]/O}'
INFO: [Common 17-14] Message 'Synth 8-5578' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5819] Moved 102 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2838.480 ; gain = 536.066 ; free physical = 1283 ; free virtual = 17719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2838.480 ; gain = 536.066 ; free physical = 1283 ; free virtual = 17719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2849.496 ; gain = 547.082 ; free physical = 1281 ; free virtual = 17717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1279 ; free virtual = 17715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1278 ; free virtual = 17714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1278 ; free virtual = 17714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1278 ; free virtual = 17714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1278 ; free virtual = 17714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1278 ; free virtual = 17714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_0                   |         1|
|2     |design_1_auto_ds_0                |         1|
|3     |design_1_auto_pc_0                |         1|
|4     |design_1_axi_vdma_0_0             |         1|
|5     |design_1_clk_wiz_0_0              |         1|
|6     |design_1_demosaic_root_0_0        |         1|
|7     |design_1_mipi_csi2_rx_subsyst_0_0 |         1|
|8     |design_1_rst_ps8_0_99M_0          |         1|
|9     |design_1_util_vector_logic_0_0    |         1|
|10    |design_1_zynq_ultra_ps_e_0_0      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_auto_ds_0                |     1|
|2     |design_1_auto_pc_0                |     1|
|3     |design_1_axi_vdma_0_0             |     1|
|4     |design_1_clk_wiz_0_0              |     1|
|5     |design_1_demosaic_root_0_0        |     1|
|6     |design_1_mipi_csi2_rx_subsyst_0_0 |     1|
|7     |design_1_rst_ps8_0_99M_0          |     1|
|8     |design_1_util_vector_logic_0_0    |     1|
|9     |design_1_xbar_0                   |     1|
|10    |design_1_zynq_ultra_ps_e_0_0      |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1863|
|2     |  design_1_i         |design_1                    |  1863|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   941|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.371 ; gain = 560.957 ; free physical = 1278 ; free virtual = 17714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2863.371 ; gain = 423.305 ; free physical = 1316 ; free virtual = 17752
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.379 ; gain = 560.957 ; free physical = 1330 ; free virtual = 17766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.090 ; gain = 0.000 ; free physical = 1262 ; free virtual = 17698
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2908.027 ; gain = 1436.008 ; free physical = 1354 ; free virtual = 17790
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.027 ; gain = 0.000 ; free physical = 1354 ; free virtual = 17790
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 17:37:19 2020...
