I 000045 55 1772          1618937307769 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618937307770 2021.04.20 09:48:27)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 82818e8c81d5859183849ad8d284d18180848a8483)
	(_ent
		(_time 1618937307766)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
I 000056 55 2029          1618937871667 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618937871668 2021.04.20 09:57:51)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 35666b30316232263333736e603337333d33343366)
	(_ent
		(_time 1618937871659)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int control_signal 0 0 15(_ent (_in))))
				(_port(_int r2_in 1 0 16(_ent (_in))))
				(_port(_int r1_out 1 0 17(_ent (_out))))
				(_port(_int r2_out 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 27(_arch(_uni))))
		(_sig(_int r2_out 3 0 28(_arch(_uni))))
		(_cnst(_int clk_period -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 70 (hal2_tb))
	(_version ve8)
	(_time 1618937871671 2021.04.20 09:57:51)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 44161646451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1772          1618937930081 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618937930082 2021.04.20 09:58:50)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 6b39606b383c6c786a6d73313b6d3868696d636d6a)
	(_ent
		(_time 1618937307765)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
I 000056 55 2029          1618937930299 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618937930300 2021.04.20 09:58:50)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 45174947411242564343031e104347434d43444316)
	(_ent
		(_time 1618937871658)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int control_signal 0 0 15(_ent (_in))))
				(_port(_int r2_in 1 0 16(_ent (_in))))
				(_port(_int r1_out 1 0 17(_ent (_out))))
				(_port(_int r2_out 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 27(_arch(_uni))))
		(_sig(_int r2_out 3 0 28(_arch(_uni))))
		(_cnst(_int clk_period -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 70 (hal2_tb))
	(_version ve8)
	(_time 1618937930303 2021.04.20 09:58:50)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 45164547451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000045 55 1772          1618938030657 hal2
(_unit VHDL(hal2 0 15(hal2 0 24))
	(_version ve8)
	(_time 1618938030658 2021.04.20 10:00:30)
	(_source(\../src/hal2.vhd\))
	(_parameters tan)
	(_code 4d4e164f181a4a5e4c4b55171d4b1e4e4f4b454b4c)
	(_ent
		(_time 1618937307765)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int control_signal 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19(_array -1((_dto i 3 i 0)))))
		(_port(_int r2_in 1 0 19(_ent(_in))))
		(_port(_int r1_out 1 0 20(_ent(_out))))
		(_port(_int r2_out 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int r1 2 0 26(_arch(_uni))))
		(_sig(_int r2 2 0 27(_arch(_uni))))
		(_sig(_int r1_next 2 0 29(_arch(_uni))))
		(_sig(_int add_out 2 0 30(_arch(_uni))))
		(_sig(_int inc_out 2 0 31(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(9))(_sens(6)(7)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(10))(_sens(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(6)(9)(10)(2)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(6)(7))(_sens(0)(1)(8)(3))(_dssslsensitivity 2))))
			(line__54(_arch 4 0 54(_assignment(_alias((r1_out)(r1)))(_trgt(4))(_sens(6)))))
			(line__55(_arch 5 0 55(_assignment(_alias((r2_out)(r2)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . hal2 6 -1)
)
V 000056 55 2029          1618938030886 TB_ARCHITECTURE
(_unit VHDL(hal2_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618938030887 2021.04.20 10:00:30)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 27247b23217020342121617c722125212f21262174)
	(_ent
		(_time 1618937871658)
	)
	(_comp
		(hal2
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int control_signal 0 0 15(_ent (_in))))
				(_port(_int r2_in 1 0 16(_ent (_in))))
				(_port(_int r1_out 1 0 17(_ent (_out))))
				(_port(_int r2_out 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp hal2)
		(_port
			((clk)(clk))
			((reset)(reset))
			((control_signal)(control_signal))
			((r2_in)(r2_in))
			((r1_out)(r1_out))
			((r2_out)(r2_out))
		)
		(_use(_ent . hal2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int control_signal 2 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int r2_in 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int r1_out 3 0 27(_arch(_uni))))
		(_sig(_int r2_out 3 0 28(_arch(_uni))))
		(_cnst(_int clk_period -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 406 0 testbench_for_hal2
(_configuration VHDL (testbench_for_hal2 0 70 (hal2_tb))
	(_version ve8)
	(_time 1618938030890 2021.04.20 10:00:30)
	(_source(\../src/TestBench/hal2_TB.vhd\))
	(_parameters tan)
	(_code 27257723257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal2 hal2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
