statistics when APP-1 completed MAX instructions 1
-------------------------------------------------
gpu_ipc_1 =     973.3813
gpu_ipc_2 =     119.7458
gpu_tot_sim_cycle_stream_1 = 82188
gpu_tot_sim_cycle_stream_2 = 82188
gpu_sim_insn_1 = 80000266
gpu_sim_insn_2 = 9841664
gpu_sim_cycle = 82189
gpu_sim_insn = 89841930
gpu_ipc =    1093.1138
gpu_tot_sim_cycle = 82189
gpu_tot_sim_insn = 89841930
gpu_tot_ipc =    1093.1138
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 247698
gpu_stall_icnt2sh    = 66294
gpu_total_sim_rate=369719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1891365
	L1I_total_cache_misses = 9895
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16427
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1589, Miss_rate = 0.528, Pending_hits = 814, Reservation_fails = 39444
	L1D_cache_core[1]: Access = 2770, Miss = 1436, Miss_rate = 0.518, Pending_hits = 747, Reservation_fails = 40428
	L1D_cache_core[2]: Access = 3110, Miss = 1618, Miss_rate = 0.520, Pending_hits = 852, Reservation_fails = 38247
	L1D_cache_core[3]: Access = 3011, Miss = 1567, Miss_rate = 0.520, Pending_hits = 829, Reservation_fails = 37409
	L1D_cache_core[4]: Access = 2988, Miss = 1563, Miss_rate = 0.523, Pending_hits = 842, Reservation_fails = 39936
	L1D_cache_core[5]: Access = 3056, Miss = 1598, Miss_rate = 0.523, Pending_hits = 863, Reservation_fails = 36448
	L1D_cache_core[6]: Access = 3257, Miss = 1704, Miss_rate = 0.523, Pending_hits = 914, Reservation_fails = 35189
	L1D_cache_core[7]: Access = 2867, Miss = 1491, Miss_rate = 0.520, Pending_hits = 795, Reservation_fails = 40778
	L1D_cache_core[8]: Access = 2916, Miss = 1523, Miss_rate = 0.522, Pending_hits = 779, Reservation_fails = 37316
	L1D_cache_core[9]: Access = 2969, Miss = 1543, Miss_rate = 0.520, Pending_hits = 814, Reservation_fails = 39112
	L1D_cache_core[10]: Access = 3201, Miss = 1669, Miss_rate = 0.521, Pending_hits = 895, Reservation_fails = 35992
	L1D_cache_core[11]: Access = 2991, Miss = 1570, Miss_rate = 0.525, Pending_hits = 808, Reservation_fails = 38759
	L1D_cache_core[12]: Access = 2969, Miss = 1542, Miss_rate = 0.519, Pending_hits = 832, Reservation_fails = 38223
	L1D_cache_core[13]: Access = 3155, Miss = 1654, Miss_rate = 0.524, Pending_hits = 871, Reservation_fails = 38419
	L1D_cache_core[14]: Access = 2895, Miss = 1511, Miss_rate = 0.522, Pending_hits = 795, Reservation_fails = 40805
	L1D_cache_core[15]: Access = 2691, Miss = 1400, Miss_rate = 0.520, Pending_hits = 692, Reservation_fails = 41288
	L1D_cache_core[16]: Access = 2984, Miss = 1560, Miss_rate = 0.523, Pending_hits = 812, Reservation_fails = 39268
	L1D_cache_core[17]: Access = 3045, Miss = 1588, Miss_rate = 0.522, Pending_hits = 854, Reservation_fails = 38552
	L1D_cache_core[18]: Access = 3010, Miss = 1575, Miss_rate = 0.523, Pending_hits = 849, Reservation_fails = 39126
	L1D_cache_core[19]: Access = 3132, Miss = 1634, Miss_rate = 0.522, Pending_hits = 879, Reservation_fails = 36042
	L1D_cache_core[20]: Access = 2851, Miss = 1493, Miss_rate = 0.524, Pending_hits = 765, Reservation_fails = 40320
	L1D_cache_core[21]: Access = 3022, Miss = 1586, Miss_rate = 0.525, Pending_hits = 846, Reservation_fails = 38326
	L1D_cache_core[22]: Access = 2970, Miss = 1552, Miss_rate = 0.523, Pending_hits = 824, Reservation_fails = 41060
	L1D_cache_core[23]: Access = 3177, Miss = 1664, Miss_rate = 0.524, Pending_hits = 907, Reservation_fails = 35998
	L1D_cache_core[24]: Access = 3026, Miss = 1575, Miss_rate = 0.520, Pending_hits = 842, Reservation_fails = 38010
	L1D_cache_core[25]: Access = 3060, Miss = 1607, Miss_rate = 0.525, Pending_hits = 866, Reservation_fails = 37084
	L1D_cache_core[26]: Access = 2979, Miss = 1566, Miss_rate = 0.526, Pending_hits = 821, Reservation_fails = 39960
	L1D_cache_core[27]: Access = 3053, Miss = 1590, Miss_rate = 0.521, Pending_hits = 841, Reservation_fails = 38321
	L1D_cache_core[28]: Access = 3101, Miss = 1622, Miss_rate = 0.523, Pending_hits = 845, Reservation_fails = 37496
	L1D_cache_core[29]: Access = 3126, Miss = 1629, Miss_rate = 0.521, Pending_hits = 846, Reservation_fails = 35464
	L1D_cache_core[30]: Access = 3078, Miss = 1610, Miss_rate = 0.523, Pending_hits = 846, Reservation_fails = 38569
	L1D_cache_core[31]: Access = 2967, Miss = 1553, Miss_rate = 0.523, Pending_hits = 839, Reservation_fails = 37562
	L1D_cache_core[32]: Access = 3248, Miss = 1697, Miss_rate = 0.522, Pending_hits = 915, Reservation_fails = 34602
	L1D_cache_core[33]: Access = 3051, Miss = 1601, Miss_rate = 0.525, Pending_hits = 848, Reservation_fails = 40259
	L1D_cache_core[34]: Access = 2999, Miss = 1568, Miss_rate = 0.523, Pending_hits = 837, Reservation_fails = 38857
	L1D_cache_core[35]: Access = 2929, Miss = 1522, Miss_rate = 0.520, Pending_hits = 821, Reservation_fails = 39313
	L1D_cache_core[36]: Access = 2867, Miss = 1493, Miss_rate = 0.521, Pending_hits = 799, Reservation_fails = 41539
	L1D_cache_core[37]: Access = 2978, Miss = 1547, Miss_rate = 0.519, Pending_hits = 835, Reservation_fails = 38808
	L1D_cache_core[38]: Access = 2937, Miss = 1539, Miss_rate = 0.524, Pending_hits = 797, Reservation_fails = 39973
	L1D_cache_core[39]: Access = 2873, Miss = 1500, Miss_rate = 0.522, Pending_hits = 814, Reservation_fails = 40060
	L1D_cache_core[40]: Access = 2762, Miss = 1440, Miss_rate = 0.521, Pending_hits = 746, Reservation_fails = 40930
	L1D_cache_core[41]: Access = 2829, Miss = 1470, Miss_rate = 0.520, Pending_hits = 782, Reservation_fails = 41004
	L1D_cache_core[42]: Access = 2884, Miss = 1503, Miss_rate = 0.521, Pending_hits = 798, Reservation_fails = 39662
	L1D_cache_core[43]: Access = 2914, Miss = 1527, Miss_rate = 0.524, Pending_hits = 798, Reservation_fails = 41006
	L1D_cache_core[44]: Access = 3061, Miss = 1600, Miss_rate = 0.523, Pending_hits = 849, Reservation_fails = 38402
	L1D_cache_core[45]: Access = 2489, Miss = 2312, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 72885
	L1D_cache_core[46]: Access = 2334, Miss = 2171, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 68470
	L1D_cache_core[47]: Access = 2442, Miss = 2273, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 67781
	L1D_cache_core[48]: Access = 2603, Miss = 2415, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 70441
	L1D_cache_core[49]: Access = 2685, Miss = 2486, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 69678
	L1D_cache_core[50]: Access = 2824, Miss = 2609, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 67270
	L1D_cache_core[51]: Access = 2720, Miss = 2510, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 68923
	L1D_cache_core[52]: Access = 2417, Miss = 2237, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 70478
	L1D_cache_core[53]: Access = 2507, Miss = 2340, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 69105
	L1D_cache_core[54]: Access = 2708, Miss = 2527, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 68442
	L1D_cache_core[55]: Access = 2605, Miss = 2444, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 69802
	L1D_cache_core[56]: Access = 2708, Miss = 2509, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 69094
	L1D_cache_core[57]: Access = 2466, Miss = 2287, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 70846
	L1D_cache_core[58]: Access = 2513, Miss = 2310, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 69405
	L1D_cache_core[59]: Access = 2367, Miss = 2211, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 71198
	L1D_total_cache_accesses = 173155
	L1D_total_cache_misses = 106030
	L1D_total_cache_miss_rate = 0.6123
	L1D_total_cache_pending_hits = 37263
	L1D_total_cache_reservation_fails = 2787184
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 96713
	L1C_total_cache_misses = 1560
	L1C_total_cache_miss_rate = 0.0161
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3225
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 774907
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 59
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 5516
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 241526
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 95153
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1491162
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2688
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 13176
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 279589
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1881470
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9895
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16427
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1817, 1367, 1517, 1367, 1667, 1367, 1517, 1367, 1800, 1350, 1500, 1350, 1650, 1350, 1500, 1350, 1841, 1391, 1542, 1391, 1692, 1391, 1541, 1391, 1841, 1391, 1541, 1391, 1691, 1391, 1541, 1389, 1856, 1405, 1557, 1405, 1707, 1405, 1557, 1405, 1839, 1381, 1539, 1389, 1689, 1389, 1539, 1381, 
shader 0 total_cycles, active_cycles, idle cycles = 82189, 36317, 45871 
shader 1 total_cycles, active_cycles, idle cycles = 82189, 34059, 48130 
shader 2 total_cycles, active_cycles, idle cycles = 82189, 38239, 43949 
shader 3 total_cycles, active_cycles, idle cycles = 82189, 36996, 45193 
shader 4 total_cycles, active_cycles, idle cycles = 82189, 36167, 46021 
shader 5 total_cycles, active_cycles, idle cycles = 82189, 37499, 44689 
shader 6 total_cycles, active_cycles, idle cycles = 82189, 39820, 42368 
shader 7 total_cycles, active_cycles, idle cycles = 82189, 34950, 47239 
shader 8 total_cycles, active_cycles, idle cycles = 82189, 35886, 46302 
shader 9 total_cycles, active_cycles, idle cycles = 82189, 35968, 46221 
shader 10 total_cycles, active_cycles, idle cycles = 82189, 39114, 43074 
shader 11 total_cycles, active_cycles, idle cycles = 82189, 36422, 45767 
shader 12 total_cycles, active_cycles, idle cycles = 82189, 36119, 46070 
shader 13 total_cycles, active_cycles, idle cycles = 82189, 38261, 43928 
shader 14 total_cycles, active_cycles, idle cycles = 82189, 35358, 46831 
shader 15 total_cycles, active_cycles, idle cycles = 82189, 32777, 49412 
shader 16 total_cycles, active_cycles, idle cycles = 82189, 36334, 45854 
shader 17 total_cycles, active_cycles, idle cycles = 82189, 36990, 45199 
shader 18 total_cycles, active_cycles, idle cycles = 82189, 36901, 45288 
shader 19 total_cycles, active_cycles, idle cycles = 82189, 38453, 43736 
shader 20 total_cycles, active_cycles, idle cycles = 82189, 34853, 47336 
shader 21 total_cycles, active_cycles, idle cycles = 82189, 37066, 45122 
shader 22 total_cycles, active_cycles, idle cycles = 82189, 36040, 46148 
shader 23 total_cycles, active_cycles, idle cycles = 82189, 38577, 43611 
shader 24 total_cycles, active_cycles, idle cycles = 82189, 37172, 45016 
shader 25 total_cycles, active_cycles, idle cycles = 82189, 37591, 44598 
shader 26 total_cycles, active_cycles, idle cycles = 82189, 36530, 45659 
shader 27 total_cycles, active_cycles, idle cycles = 82189, 37091, 45098 
shader 28 total_cycles, active_cycles, idle cycles = 82189, 37843, 44345 
shader 29 total_cycles, active_cycles, idle cycles = 82189, 38563, 43626 
shader 30 total_cycles, active_cycles, idle cycles = 82189, 37873, 44315 
shader 31 total_cycles, active_cycles, idle cycles = 82189, 36135, 46053 
shader 32 total_cycles, active_cycles, idle cycles = 82189, 39605, 42584 
shader 33 total_cycles, active_cycles, idle cycles = 82189, 37045, 45143 
shader 34 total_cycles, active_cycles, idle cycles = 82189, 36666, 45523 
shader 35 total_cycles, active_cycles, idle cycles = 82189, 36069, 46120 
shader 36 total_cycles, active_cycles, idle cycles = 82189, 35084, 47105 
shader 37 total_cycles, active_cycles, idle cycles = 82189, 36796, 45392 
shader 38 total_cycles, active_cycles, idle cycles = 82189, 35511, 46678 
shader 39 total_cycles, active_cycles, idle cycles = 82189, 35203, 46986 
shader 40 total_cycles, active_cycles, idle cycles = 82189, 33591, 48597 
shader 41 total_cycles, active_cycles, idle cycles = 82189, 34864, 47324 
shader 42 total_cycles, active_cycles, idle cycles = 82189, 35190, 46999 
shader 43 total_cycles, active_cycles, idle cycles = 82189, 35727, 46461 
shader 44 total_cycles, active_cycles, idle cycles = 82189, 37276, 44912 
shader 45 total_cycles, active_cycles, idle cycles = 82189, 10274, 71914 
shader 46 total_cycles, active_cycles, idle cycles = 82189, 9472, 72716 
shader 47 total_cycles, active_cycles, idle cycles = 82189, 10104, 72085 
shader 48 total_cycles, active_cycles, idle cycles = 82189, 10606, 71583 
shader 49 total_cycles, active_cycles, idle cycles = 82189, 11002, 71187 
shader 50 total_cycles, active_cycles, idle cycles = 82189, 11507, 70681 
shader 51 total_cycles, active_cycles, idle cycles = 82189, 11147, 71041 
shader 52 total_cycles, active_cycles, idle cycles = 82189, 9852, 72336 
shader 53 total_cycles, active_cycles, idle cycles = 82189, 10330, 71858 
shader 54 total_cycles, active_cycles, idle cycles = 82189, 11077, 71112 
shader 55 total_cycles, active_cycles, idle cycles = 82189, 10796, 71393 
shader 56 total_cycles, active_cycles, idle cycles = 82189, 11133, 71056 
shader 57 total_cycles, active_cycles, idle cycles = 82189, 10132, 72057 
shader 58 total_cycles, active_cycles, idle cycles = 82189, 10268, 71921 
shader 59 total_cycles, active_cycles, idle cycles = 82189, 9795, 72394 
warps_exctd_sm 0 = 15360 
warps_exctd_sm 1 = 13824 
warps_exctd_sm 2 = 15872 
warps_exctd_sm 3 = 15104 
warps_exctd_sm 4 = 15104 
warps_exctd_sm 5 = 15552 
warps_exctd_sm 6 = 16640 
warps_exctd_sm 7 = 14592 
warps_exctd_sm 8 = 14848 
warps_exctd_sm 9 = 14720 
warps_exctd_sm 10 = 16384 
warps_exctd_sm 11 = 15040 
warps_exctd_sm 12 = 14848 
warps_exctd_sm 13 = 16128 
warps_exctd_sm 14 = 14592 
warps_exctd_sm 15 = 13824 
warps_exctd_sm 16 = 15360 
warps_exctd_sm 17 = 15328 
warps_exctd_sm 18 = 15360 
warps_exctd_sm 19 = 16128 
warps_exctd_sm 20 = 14592 
warps_exctd_sm 21 = 15360 
warps_exctd_sm 22 = 15104 
warps_exctd_sm 23 = 16128 
warps_exctd_sm 24 = 15360 
warps_exctd_sm 25 = 15584 
warps_exctd_sm 26 = 15360 
warps_exctd_sm 27 = 15232 
warps_exctd_sm 28 = 15872 
warps_exctd_sm 29 = 15872 
warps_exctd_sm 30 = 15744 
warps_exctd_sm 31 = 15104 
warps_exctd_sm 32 = 16384 
warps_exctd_sm 33 = 15616 
warps_exctd_sm 34 = 15104 
warps_exctd_sm 35 = 14848 
warps_exctd_sm 36 = 14592 
warps_exctd_sm 37 = 14848 
warps_exctd_sm 38 = 14976 
warps_exctd_sm 39 = 14592 
warps_exctd_sm 40 = 14080 
warps_exctd_sm 41 = 14336 
warps_exctd_sm 42 = 14592 
warps_exctd_sm 43 = 14848 
warps_exctd_sm 44 = 15616 
warps_exctd_sm 45 = 2784 
warps_exctd_sm 46 = 2688 
warps_exctd_sm 47 = 2752 
warps_exctd_sm 48 = 2912 
warps_exctd_sm 49 = 3008 
warps_exctd_sm 50 = 3168 
warps_exctd_sm 51 = 3072 
warps_exctd_sm 52 = 2688 
warps_exctd_sm 53 = 2784 
warps_exctd_sm 54 = 3008 
warps_exctd_sm 55 = 2848 
warps_exctd_sm 56 = 3008 
warps_exctd_sm 57 = 2752 
warps_exctd_sm 58 = 2816 
warps_exctd_sm 59 = 2656 
gpgpu_n_tot_thrd_icount = 115431456
gpgpu_n_tot_w_icount = 3607233
gpgpu_n_stall_shd_mem = 2847413
gpgpu_n_mem_read_local = 5508
gpgpu_n_mem_write_local = 13140
gpgpu_n_mem_read_global = 37441
gpgpu_n_mem_write_global = 77201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 1054844
gpgpu_n_store_insn = 1327106
gpgpu_n_shmem_insn = 5623714
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1756216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3225
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3225
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2844188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4975305	W0_Idle:426616	W0_Scoreboard:852560	W1:0	W2:442833	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:619918	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2545448
Warp Occupancy Distribution:
Stall:3280808	W0_Idle:214862	W0_Scoreboard:608137	W1:0	W2:442833	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:619918	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2230452
Warp Occupancy Distribution:
Stall:1694497	W0_Idle:211754	W0_Scoreboard:244423	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314996
warp_utilization0: 0.365844
warp_utilization1: 0.445207
warp_utilization2: 0.127753
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 299528 {8:37441,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6433896 {40:32073,72:10755,136:32181,}
traffic_breakdown_coretomem[INST_ACC_R] = 3720 {8:465,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 298112 {136:2192,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 44064 {8:5508,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1787040 {136:13140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5050632 {136:37137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 597456 {8:74682,}
traffic_breakdown_memtocore[INST_ACC_R] = 63240 {136:465,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 745552 {136:5482,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 104696 {8:13087,}
maxmrqlatency = 1026 
maxdqlatency = 0 
maxmflatency = 3243 
averagemflatency = 647 
averagemflatency_1 = 633 
averagemflatency_2= 661 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 2217 
max_icnt2sh_latency = 82188 
mrq_lat_table:29953 	1709 	2747 	4658 	11162 	15530 	16456 	9674 	2504 	256 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6900 	40535 	69127 	13817 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4131 	3331 	4628 	12283 	26934 	45982 	32428 	3683 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18822 	22788 	1050 	19 	0 	0 	0 	0 	0 	4904 	10412 	16775 	37039 	18638 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	11 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        32        32        32        32        32        32        32        32        32        32        32        24        24        42        24 
dram[1]:        30        36        32        40        32        32        32        32        32        32        32        32        26        24        32        23 
dram[2]:        32        32        32        32        32        39        32        32        32        32        32        32        28        31        23        16 
dram[3]:        32        29        32        32        32        32        32        32        32        32        32        32        40        24        50        20 
dram[4]:        32        32        40        32        36        35        32        32        32        32        32        30        40        24        40        21 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        30        23        24        26        32 
maximum service time to same row:
dram[0]:      2516      3042      3098      3168      4257      4015      2469      2153      3250      3228      3643      3947      4294      4796      4672      4667 
dram[1]:      3581      3542      2578      2652      2247      2250      3205      2314      3829      3421      4746      4043      4603      4747      5751      4752 
dram[2]:      2288      2189      2896      2416      3880      2344      2321      2184      3274      3596      3744      3917      4962      4584      4299      4492 
dram[3]:      3697      3378      3410      2486      6920      2929      3267      2789      3241      3007      3512      4835      4345      4737      4732      4767 
dram[4]:      2169      2566      3148      3232      3481      3041      2631      2900      3287      3955      3811      5391      5135      4939      4967      4816 
dram[5]:      3188      2091      3664      2150      3742      3681      2534      3060      3449      3535      4231      4272      4947      4716      7498      5067 
average row accesses per activate:
dram[0]:  2.773809  2.337379  2.450704  2.547074  2.942857  2.696793  2.751220  2.563291  2.880000  2.459460  2.708440  2.685504  2.727545  2.506297  2.953668  2.675676 
dram[1]:  2.627219  2.575243  2.718850  2.601023  3.136882  2.669516  2.684211  2.542443  2.484919  2.636564  2.667506  2.621749  2.816456  2.519704  2.847328  2.613003 
dram[2]:  2.611765  2.556373  2.634675  2.457921  3.085502  2.796353  2.584475  2.550848  2.624697  2.474895  2.610837  2.633333  2.668639  2.526718  2.884000  2.662338 
dram[3]:  2.734286  2.310185  2.781646  2.586667  3.167939  2.603400  2.816121  2.542373  2.711392  2.330709  2.670886  2.603774  2.678363  2.594805  3.056452  2.642384 
dram[4]:  2.762463  2.345154  2.751553  2.424242  2.992701  2.565826  2.788030  2.593952  2.564286  2.552017  2.894737  2.591981  2.804954  2.511222  3.102881  2.577558 
dram[5]:  2.487106  2.578049  2.762658  2.439803  2.974729  2.754335  2.717026  2.655773  2.614458  2.546025  2.778364  2.665072  2.912903  2.456098  3.000000  2.728758 
average row locality = 94650/35729 = 2.649109
average row locality_1 = 63205/25899 = 2.440442
average row locality_2 = 31445/9830 = 3.198881
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       467       481       440       489       415       456       516       552       500       540       498       507       452       488       384       403 
dram[1]:       455       518       428       496       418       464       511       560       496       544       498       515       442       504       387       419 
dram[2]:       449       510       430       487       418       461       515       553       501       543       496       518       449       489       372       402 
dram[3]:       481       504       441       475       416       460       511       549       494       547       495       515       458       495       385       403 
dram[4]:       468       492       445       474       417       461       515       546       497       552       489       518       454       499       378       392 
dram[5]:       445       526       440       487       413       471       517       557       500       557       496       520       460       490       376       416 
total reads: 45733
bank skew: 560/372 = 1.51
chip skew: 7671/7588 = 1.01
number of total write accesses:
dram[0]:       465       482       430       512       409       469       612       663       580       643       561       586       459       507       381       389 
dram[1]:       434       544       423       521       407       474       611       668       576       653       561       594       448       529       359       427 
dram[2]:       439       533       421       506       412       459       617       651       583       640       564       588       458       506       349       418 
dram[3]:       476       494       439       495       414       459       607       651       577       637       560       589       467       510       373       395 
dram[4]:       475       500       441       486       403       455       603       655       580       650       556       581       460       513       378       389 
dram[5]:       423       533       433       506       411       482       616       662       585       660       559       594       448       517       344       419 
total reads: 48981
bank skew: 668/344 = 1.94
chip skew: 8229/8125 = 1.01
average mf latency per bank:
dram[0]:        784       800       794       751       886       858       954       948       964       963       948      1026       850       818       804       799
dram[1]:        792       786       797       779       891       851       992      1005       999       977      1039      1051       873       819       841       798
dram[2]:        799       796       811       821       876       863       963      1005       994       966      1002      1030       860       818       862       806
dram[3]:        775       806       780       835       865       870       967      1005       937       989      1018      1006       852       799       840       831
dram[4]:        765       781       766       804       880       852       966       999       952       919      1010      1016       838       759       807       803
dram[5]:        821       798       765       787       892       856       986      1035       989       955      1038      1016       847       797       846       818
maximum mf latency per bank:
dram[0]:       2221      1850      1710      2109      1884      2032      1769      2332      1722      2150      2593      1738      1673      1661      1723      1884
dram[1]:       1997      2126      1590      2002      2342      2227      1882      2140      1839      1974      2141      1963      1897      2345      2026      2041
dram[2]:       2053      1984      1762      1976      1999      2048      1992      2125      2057      1827      1889      2318      1897      2313      1666      1909
dram[3]:       1816      2089      1603      1897      1776      2017      2073      2083      1614      1840      2675      2315      1875      1776      1935      2167
dram[4]:       1608      2176      1714      2464      1887      2156      1791      2114      1813      1857      2394      2512      2085      2463      1894      1914
dram[5]:       1906      2102      1872      2373      1889      1898      1927      2104      1608      2268      1837      3243      1740      1856      1711      1921

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108489 n_nop=66069 n_act=5944 n_pre=5928 n_req=10863 n_req_1=5559 n_req_2=5304 n_req_3=0 n_rd=15174 n_write=15374 bw_util=0.3835 bw_util_1=0.188 bw_util_2=0.1955 bw_util_3=0 blp=5.965589 blp_1= 2.028613 blp_2= 2.815238 blp_3= -nan
 n_activity=101808 dram_eff=0.4087 dram_eff_1=0.2003 dram_eff_2=0.2084 dram_eff_3=0
bk0: 932a 74565i bk1: 962a 70637i bk2: 880a 76591i bk3: 978a 70059i bk4: 830a 78893i bk5: 912a 72720i bk6: 1032a 65818i bk7: 1104a 58561i bk8: 1000a 71415i bk9: 1080a 63793i bk10: 996a 70563i bk11: 1014a 68228i bk12: 904a 73775i bk13: 976a 67693i bk14: 768a 80077i bk15: 806a 74851i 
bw_dist = 0.188	0.196	0.000	0.555	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1645
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108489 n_nop=65711 n_act=5980 n_pre=5965 n_req=10994 n_req_1=5489 n_req_2=5505 n_req_3=0 n_rd=15295 n_write=15538 bw_util=0.3883 bw_util_1=0.1856 bw_util_2=0.2027 bw_util_3=0 blp=5.988011 blp_1= 2.024501 blp_2= 2.778081 blp_3= -nan
 n_activity=102282 dram_eff=0.4119 dram_eff_1=0.1969 dram_eff_2=0.215 dram_eff_3=0
bk0: 908a 76600i bk1: 1034a 67356i bk2: 856a 76831i bk3: 992a 69174i bk4: 836a 77702i bk5: 927a 72989i bk6: 1022a 65574i bk7: 1120a 59020i bk8: 992a 71053i bk9: 1088a 66528i bk10: 996a 69601i bk11: 1030a 67106i bk12: 882a 74731i bk13: 1002a 66016i bk14: 774a 78568i bk15: 836a 73623i 
bw_dist = 0.186	0.203	0.000	0.554	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8051
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108489 n_nop=65989 n_act=5986 n_pre=5973 n_req=10863 n_req_1=5569 n_req_2=5294 n_req_3=0 n_rd=15172 n_write=15369 bw_util=0.3834 bw_util_1=0.1882 bw_util_2=0.1952 bw_util_3=0 blp=5.987967 blp_1= 2.045415 blp_2= 2.824532 blp_3= -nan
 n_activity=101803 dram_eff=0.4086 dram_eff_1=0.2006 dram_eff_2=0.208 dram_eff_3=0
bk0: 898a 76918i bk1: 1020a 69616i bk2: 860a 76549i bk3: 974a 67084i bk4: 836a 79223i bk5: 922a 74658i bk6: 1030a 65058i bk7: 1106a 59540i bk8: 1002a 70700i bk9: 1086a 66053i bk10: 992a 69527i bk11: 1036a 66960i bk12: 888a 73513i bk13: 974a 68524i bk14: 744a 79568i bk15: 804a 73716i 
bw_dist = 0.188	0.195	0.000	0.555	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5117
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108489 n_nop=65989 n_act=5953 n_pre=5939 n_req=10925 n_req_1=5559 n_req_2=5366 n_req_3=0 n_rd=15246 n_write=15362 bw_util=0.3858 bw_util_1=0.188 bw_util_2=0.1978 bw_util_3=0 blp=5.932496 blp_1= 2.074604 blp_2= 2.716485 blp_3= -nan
 n_activity=102337 dram_eff=0.409 dram_eff_1=0.1993 dram_eff_2=0.2097 dram_eff_3=0
bk0: 962a 74861i bk1: 1008a 70804i bk2: 882a 75294i bk3: 950a 70058i bk4: 832a 79674i bk5: 920a 72582i bk6: 1022a 68284i bk7: 1098a 59273i bk8: 988a 71825i bk9: 1094a 62960i bk10: 990a 70084i bk11: 1030a 66766i bk12: 906a 73078i bk13: 988a 69357i bk14: 770a 78923i bk15: 806a 74747i 
bw_dist = 0.188	0.198	0.000	0.557	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5091
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108489 n_nop=66152 n_act=5921 n_pre=5906 n_req=10896 n_req_1=5589 n_req_2=5307 n_req_3=0 n_rd=15180 n_write=15330 bw_util=0.3846 bw_util_1=0.1891 bw_util_2=0.1954 bw_util_3=0 blp=6.001990 blp_1= 2.043100 blp_2= 2.779663 blp_3= -nan
 n_activity=101780 dram_eff=0.4099 dram_eff_1=0.2016 dram_eff_2=0.2083 dram_eff_3=0
bk0: 934a 74188i bk1: 984a 70395i bk2: 890a 75220i bk3: 948a 69488i bk4: 834a 79277i bk5: 922a 73317i bk6: 1030a 67057i bk7: 1092a 60016i bk8: 994a 72533i bk9: 1104a 62370i bk10: 978a 69788i bk11: 1036a 67434i bk12: 902a 72062i bk13: 996a 67879i bk14: 752a 79001i bk15: 784a 75690i 
bw_dist = 0.189	0.195	0.000	0.554	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5566
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108489 n_nop=65845 n_act=5937 n_pre=5921 n_req=10983 n_req_1=5571 n_req_2=5412 n_req_3=0 n_rd=15335 n_write=15451 bw_util=0.3878 bw_util_1=0.1884 bw_util_2=0.1994 bw_util_3=0 blp=5.963240 blp_1= 2.049212 blp_2= 2.731540 blp_3= -nan
 n_activity=102330 dram_eff=0.4111 dram_eff_1=0.1997 dram_eff_2=0.2114 dram_eff_3=0
bk0: 890a 77537i bk1: 1049a 68967i bk2: 880a 76620i bk3: 974a 70007i bk4: 826a 78809i bk5: 942a 72283i bk6: 1034a 65179i bk7: 1114a 60121i bk8: 1000a 69090i bk9: 1114a 63347i bk10: 990a 70689i bk11: 1040a 66376i bk12: 918a 72605i bk13: 980a 68146i bk14: 752a 80626i bk15: 832a 75204i 
bw_dist = 0.188	0.199	0.000	0.555	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10876, Miss = 3679, Miss_rate = 0.338, Pending_hits = 683, Reservation_fails = 14779
L2_cache_bank[1]: Access = 11324, Miss = 3920, Miss_rate = 0.346, Pending_hits = 661, Reservation_fails = 13352
L2_cache_bank[2]: Access = 10795, Miss = 3650, Miss_rate = 0.338, Pending_hits = 614, Reservation_fails = 13529
L2_cache_bank[3]: Access = 11458, Miss = 4025, Miss_rate = 0.351, Pending_hits = 776, Reservation_fails = 14643
L2_cache_bank[4]: Access = 10778, Miss = 3636, Miss_rate = 0.337, Pending_hits = 621, Reservation_fails = 15771
L2_cache_bank[5]: Access = 11441, Miss = 3974, Miss_rate = 0.347, Pending_hits = 764, Reservation_fails = 14095
L2_cache_bank[6]: Access = 10892, Miss = 3693, Miss_rate = 0.339, Pending_hits = 736, Reservation_fails = 13091
L2_cache_bank[7]: Access = 11368, Miss = 3948, Miss_rate = 0.347, Pending_hits = 696, Reservation_fails = 14790
L2_cache_bank[8]: Access = 10821, Miss = 3666, Miss_rate = 0.339, Pending_hits = 735, Reservation_fails = 14576
L2_cache_bank[9]: Access = 11277, Miss = 3934, Miss_rate = 0.349, Pending_hits = 662, Reservation_fails = 14162
L2_cache_bank[10]: Access = 10782, Miss = 3650, Miss_rate = 0.339, Pending_hits = 632, Reservation_fails = 14691
L2_cache_bank[11]: Access = 11421, Miss = 4027, Miss_rate = 0.353, Pending_hits = 753, Reservation_fails = 15136
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10876, Miss = 3679 (0.338), PendingHit = 683 (0.0628)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 11324, Miss = 3920 (0.346), PendingHit = 661 (0.0584)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10795, Miss = 3650 (0.338), PendingHit = 614 (0.0569)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 11458, Miss = 4025 (0.351), PendingHit = 776 (0.0677)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10778, Miss = 3636 (0.337), PendingHit = 621 (0.0576)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 11441, Miss = 3974 (0.347), PendingHit = 764 (0.0668)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10892, Miss = 3693 (0.339), PendingHit = 736 (0.0676)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 11368, Miss = 3948 (0.347), PendingHit = 696 (0.0612)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10821, Miss = 3666 (0.339), PendingHit = 735 (0.0679)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 11277, Miss = 3934 (0.349), PendingHit = 662 (0.0587)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10782, Miss = 3650 (0.339), PendingHit = 632 (0.0586)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 11421, Miss = 4027 (0.353), PendingHit = 753 (0.0659)
L2 Cache Total Miss Rate = 0.344
Stream 1: L2 Cache Miss Rate = 0.288
Stream 2: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 95484
Stream 1: Misses  = 27489
Stream 2: Accesses  = 37749
Stream 2: Misses  = 18313
Stream 1+2: Accesses  = 133233
Stream 1+2: Misses  = 45802
Total Accesses  = 133233
MPKI-CORES
CORE_L2MPKI_0	0.358
CORE_L2MPKI_1	0.353
CORE_L2MPKI_2	0.338
CORE_L2MPKI_3	0.352
CORE_L2MPKI_4	0.342
CORE_L2MPKI_5	0.343
CORE_L2MPKI_6	0.346
CORE_L2MPKI_7	0.334
CORE_L2MPKI_8	0.366
CORE_L2MPKI_9	0.345
CORE_L2MPKI_10	0.348
CORE_L2MPKI_11	0.346
CORE_L2MPKI_12	0.351
CORE_L2MPKI_13	0.348
CORE_L2MPKI_14	0.344
CORE_L2MPKI_15	0.360
CORE_L2MPKI_16	0.347
CORE_L2MPKI_17	0.341
CORE_L2MPKI_18	0.340
CORE_L2MPKI_19	0.351
CORE_L2MPKI_20	0.340
CORE_L2MPKI_21	0.335
CORE_L2MPKI_22	0.351
CORE_L2MPKI_23	0.352
CORE_L2MPKI_24	0.340
CORE_L2MPKI_25	0.339
CORE_L2MPKI_26	0.344
CORE_L2MPKI_27	0.346
CORE_L2MPKI_28	0.350
CORE_L2MPKI_29	0.336
CORE_L2MPKI_30	0.335
CORE_L2MPKI_31	0.345
CORE_L2MPKI_32	0.341
CORE_L2MPKI_33	0.343
CORE_L2MPKI_34	0.338
CORE_L2MPKI_35	0.345
CORE_L2MPKI_36	0.318
CORE_L2MPKI_37	0.328
CORE_L2MPKI_38	0.344
CORE_L2MPKI_39	0.341
CORE_L2MPKI_40	0.348
CORE_L2MPKI_41	0.339
CORE_L2MPKI_42	0.331
CORE_L2MPKI_43	0.335
CORE_L2MPKI_44	0.343
CORE_L2MPKI_45	1.927
CORE_L2MPKI_46	1.958
CORE_L2MPKI_47	1.906
CORE_L2MPKI_48	1.845
CORE_L2MPKI_49	1.806
CORE_L2MPKI_50	1.762
CORE_L2MPKI_51	1.837
CORE_L2MPKI_52	1.816
CORE_L2MPKI_53	1.850
CORE_L2MPKI_54	1.796
CORE_L2MPKI_55	1.813
CORE_L2MPKI_56	1.821
CORE_L2MPKI_57	1.936
CORE_L2MPKI_58	1.925
CORE_L2MPKI_59	1.952
Avg_MPKI_Stream1= 0.344
Avg_MPKI_Stream2= 1.863
MISSES-CORES
CORE_MISSES_0	632
CORE_MISSES_1	586
CORE_MISSES_2	627
CORE_MISSES_3	634
CORE_MISSES_4	600
CORE_MISSES_5	625
CORE_MISSES_6	669
CORE_MISSES_7	567
CORE_MISSES_8	638
CORE_MISSES_9	604
CORE_MISSES_10	661
CORE_MISSES_11	613
CORE_MISSES_12	617
CORE_MISSES_13	646
CORE_MISSES_14	592
CORE_MISSES_15	574
CORE_MISSES_16	613
CORE_MISSES_17	613
CORE_MISSES_18	610
CORE_MISSES_19	656
CORE_MISSES_20	577
CORE_MISSES_21	604
CORE_MISSES_22	615
CORE_MISSES_23	660
CORE_MISSES_24	614
CORE_MISSES_25	619
CORE_MISSES_26	610
CORE_MISSES_27	625
CORE_MISSES_28	643
CORE_MISSES_29	629
CORE_MISSES_30	617
CORE_MISSES_31	605
CORE_MISSES_32	657
CORE_MISSES_33	616
CORE_MISSES_34	602
CORE_MISSES_35	604
CORE_MISSES_36	542
CORE_MISSES_37	588
CORE_MISSES_38	592
CORE_MISSES_39	583
CORE_MISSES_40	567
CORE_MISSES_41	575
CORE_MISSES_42	566
CORE_MISSES_43	581
CORE_MISSES_44	621
CORE_MISSES_45	1237
CORE_MISSES_46	1159
CORE_MISSES_47	1204
CORE_MISSES_48	1223
CORE_MISSES_49	1242
CORE_MISSES_50	1267
CORE_MISSES_51	1280
CORE_MISSES_52	1118
CORE_MISSES_53	1194
CORE_MISSES_54	1243
CORE_MISSES_55	1223
CORE_MISSES_56	1267
CORE_MISSES_57	1226
CORE_MISSES_58	1235
CORE_MISSES_59	1195
L2_MISSES = 45802
L2_total_cache_accesses = 133233
L2_total_cache_misses = 45802
L2_total_cache_miss_rate = 0.3438
L2_total_cache_pending_hits = 8333
L2_total_cache_reservation_fails = 172615
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5940
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4611
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 833
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163524
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 7468
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 554
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5078
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 1446
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1301
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 875
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1577
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=303369
icnt_total_pkts_simt_to_mem=377450
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     626.8422
gpu_ipc_2 =     114.6159
gpu_tot_sim_cycle_stream_1 = 303194
gpu_tot_sim_cycle_stream_2 = 303195
gpu_sim_insn_1 = 190054784
gpu_sim_insn_2 = 34750960
gpu_sim_cycle = 303198
gpu_sim_insn = 224805744
gpu_ipc =     741.4486
gpu_tot_sim_cycle = 303198
gpu_tot_sim_insn = 224805744
gpu_tot_ipc =     741.4486
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 887316
gpu_stall_icnt2sh    = 297247
gpu_total_sim_rate=302972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4325096
	L1I_total_cache_misses = 17012
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16427
L1D_cache:
	L1D_cache_core[0]: Access = 14733, Miss = 5648, Miss_rate = 0.383, Pending_hits = 2682, Reservation_fails = 197090
	L1D_cache_core[1]: Access = 14383, Miss = 5511, Miss_rate = 0.383, Pending_hits = 2557, Reservation_fails = 199607
	L1D_cache_core[2]: Access = 14873, Miss = 5656, Miss_rate = 0.380, Pending_hits = 2659, Reservation_fails = 198326
	L1D_cache_core[3]: Access = 15354, Miss = 5812, Miss_rate = 0.379, Pending_hits = 2755, Reservation_fails = 202245
	L1D_cache_core[4]: Access = 14577, Miss = 5544, Miss_rate = 0.380, Pending_hits = 2670, Reservation_fails = 198206
	L1D_cache_core[5]: Access = 14794, Miss = 5615, Miss_rate = 0.380, Pending_hits = 2816, Reservation_fails = 194737
	L1D_cache_core[6]: Access = 14823, Miss = 5700, Miss_rate = 0.385, Pending_hits = 2692, Reservation_fails = 198627
	L1D_cache_core[7]: Access = 14610, Miss = 5541, Miss_rate = 0.379, Pending_hits = 2689, Reservation_fails = 199839
	L1D_cache_core[8]: Access = 14625, Miss = 5558, Miss_rate = 0.380, Pending_hits = 2645, Reservation_fails = 195391
	L1D_cache_core[9]: Access = 14385, Miss = 5392, Miss_rate = 0.375, Pending_hits = 2574, Reservation_fails = 204305
	L1D_cache_core[10]: Access = 15480, Miss = 6051, Miss_rate = 0.391, Pending_hits = 2770, Reservation_fails = 201596
	L1D_cache_core[11]: Access = 14855, Miss = 5648, Miss_rate = 0.380, Pending_hits = 2612, Reservation_fails = 197555
	L1D_cache_core[12]: Access = 15217, Miss = 5776, Miss_rate = 0.380, Pending_hits = 2690, Reservation_fails = 199055
	L1D_cache_core[13]: Access = 15278, Miss = 5747, Miss_rate = 0.376, Pending_hits = 2770, Reservation_fails = 197892
	L1D_cache_core[14]: Access = 14438, Miss = 5458, Miss_rate = 0.378, Pending_hits = 2588, Reservation_fails = 202662
	L1D_cache_core[15]: Access = 14346, Miss = 5430, Miss_rate = 0.379, Pending_hits = 2628, Reservation_fails = 201881
	L1D_cache_core[16]: Access = 14586, Miss = 5404, Miss_rate = 0.370, Pending_hits = 2575, Reservation_fails = 201981
	L1D_cache_core[17]: Access = 14422, Miss = 5457, Miss_rate = 0.378, Pending_hits = 2647, Reservation_fails = 202765
	L1D_cache_core[18]: Access = 14629, Miss = 5556, Miss_rate = 0.380, Pending_hits = 2691, Reservation_fails = 202469
	L1D_cache_core[19]: Access = 14785, Miss = 5624, Miss_rate = 0.380, Pending_hits = 2701, Reservation_fails = 200806
	L1D_cache_core[20]: Access = 14505, Miss = 5672, Miss_rate = 0.391, Pending_hits = 2602, Reservation_fails = 199676
	L1D_cache_core[21]: Access = 14549, Miss = 5444, Miss_rate = 0.374, Pending_hits = 2539, Reservation_fails = 202935
	L1D_cache_core[22]: Access = 14966, Miss = 5544, Miss_rate = 0.370, Pending_hits = 2706, Reservation_fails = 207704
	L1D_cache_core[23]: Access = 14787, Miss = 5616, Miss_rate = 0.380, Pending_hits = 2718, Reservation_fails = 199048
	L1D_cache_core[24]: Access = 14059, Miss = 5456, Miss_rate = 0.388, Pending_hits = 2536, Reservation_fails = 198938
	L1D_cache_core[25]: Access = 14500, Miss = 5624, Miss_rate = 0.388, Pending_hits = 2635, Reservation_fails = 197265
	L1D_cache_core[26]: Access = 14569, Miss = 5609, Miss_rate = 0.385, Pending_hits = 2659, Reservation_fails = 202718
	L1D_cache_core[27]: Access = 14622, Miss = 5589, Miss_rate = 0.382, Pending_hits = 2629, Reservation_fails = 200289
	L1D_cache_core[28]: Access = 14945, Miss = 5678, Miss_rate = 0.380, Pending_hits = 2726, Reservation_fails = 199581
	L1D_cache_core[29]: Access = 15244, Miss = 5709, Miss_rate = 0.375, Pending_hits = 2680, Reservation_fails = 199688
	L1D_cache_core[30]: Access = 14693, Miss = 5704, Miss_rate = 0.388, Pending_hits = 2691, Reservation_fails = 199272
	L1D_cache_core[31]: Access = 14670, Miss = 5572, Miss_rate = 0.380, Pending_hits = 2686, Reservation_fails = 196477
	L1D_cache_core[32]: Access = 14873, Miss = 5667, Miss_rate = 0.381, Pending_hits = 2770, Reservation_fails = 199759
	L1D_cache_core[33]: Access = 14441, Miss = 5443, Miss_rate = 0.377, Pending_hits = 2655, Reservation_fails = 202584
	L1D_cache_core[34]: Access = 14616, Miss = 5541, Miss_rate = 0.379, Pending_hits = 2606, Reservation_fails = 198628
	L1D_cache_core[35]: Access = 14867, Miss = 5545, Miss_rate = 0.373, Pending_hits = 2624, Reservation_fails = 202037
	L1D_cache_core[36]: Access = 14614, Miss = 5580, Miss_rate = 0.382, Pending_hits = 2634, Reservation_fails = 206315
	L1D_cache_core[37]: Access = 14525, Miss = 5544, Miss_rate = 0.382, Pending_hits = 2552, Reservation_fails = 200591
	L1D_cache_core[38]: Access = 14594, Miss = 5549, Miss_rate = 0.380, Pending_hits = 2689, Reservation_fails = 195583
	L1D_cache_core[39]: Access = 14446, Miss = 5411, Miss_rate = 0.375, Pending_hits = 2634, Reservation_fails = 200022
	L1D_cache_core[40]: Access = 14845, Miss = 5524, Miss_rate = 0.372, Pending_hits = 2684, Reservation_fails = 201706
	L1D_cache_core[41]: Access = 14692, Miss = 5627, Miss_rate = 0.383, Pending_hits = 2577, Reservation_fails = 202350
	L1D_cache_core[42]: Access = 14683, Miss = 5526, Miss_rate = 0.376, Pending_hits = 2586, Reservation_fails = 205076
	L1D_cache_core[43]: Access = 14428, Miss = 5452, Miss_rate = 0.378, Pending_hits = 2605, Reservation_fails = 206211
	L1D_cache_core[44]: Access = 14585, Miss = 5649, Miss_rate = 0.387, Pending_hits = 2696, Reservation_fails = 201800
	L1D_cache_core[45]: Access = 8652, Miss = 7995, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 277500
	L1D_cache_core[46]: Access = 8764, Miss = 8086, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 263321
	L1D_cache_core[47]: Access = 8440, Miss = 7757, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 259423
	L1D_cache_core[48]: Access = 10300, Miss = 9481, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 253941
	L1D_cache_core[49]: Access = 10112, Miss = 9305, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 260391
	L1D_cache_core[50]: Access = 9429, Miss = 8704, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 250581
	L1D_cache_core[51]: Access = 8756, Miss = 8083, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 271608
	L1D_cache_core[52]: Access = 8828, Miss = 8164, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 264187
	L1D_cache_core[53]: Access = 8870, Miss = 8160, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 256607
	L1D_cache_core[54]: Access = 9796, Miss = 9032, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 264346
	L1D_cache_core[55]: Access = 10191, Miss = 9341, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 253537
	L1D_cache_core[56]: Access = 10159, Miss = 9335, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 257283
	L1D_cache_core[57]: Access = 8310, Miss = 7639, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 268624
	L1D_cache_core[58]: Access = 8726, Miss = 8019, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 269975
	L1D_cache_core[59]: Access = 8444, Miss = 7773, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 264602
	L1D_total_cache_accesses = 799288
	L1D_total_cache_misses = 378277
	L1D_total_cache_miss_rate = 0.4733
	L1D_total_cache_pending_hits = 119530
	L1D_total_cache_reservation_fails = 12959214
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 315967
	L1C_total_cache_misses = 1560
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3225
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 119522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 172113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4798304
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 152
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 20192
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 932380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 314407
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6163444
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10751
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45656
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 1065086
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4308084
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17012
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16427
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3967, 3267, 3492, 3267, 3717, 3267, 3492, 3267, 3942, 3267, 3492, 3267, 3717, 3267, 3492, 3267, 4122, 3402, 3642, 3402, 3882, 3402, 3642, 3402, 4122, 3402, 3642, 3402, 3882, 3402, 3642, 3402, 4122, 3402, 3642, 3402, 3882, 3402, 3642, 3402, 2880, 2160, 2400, 2160, 2640, 2160, 2400, 2160, 
shader 0 total_cycles, active_cycles, idle cycles = 303198, 80547, 222650 
shader 1 total_cycles, active_cycles, idle cycles = 303198, 76387, 226810 
shader 2 total_cycles, active_cycles, idle cycles = 303198, 79902, 223296 
shader 3 total_cycles, active_cycles, idle cycles = 303198, 82507, 220690 
shader 4 total_cycles, active_cycles, idle cycles = 303198, 78757, 224440 
shader 5 total_cycles, active_cycles, idle cycles = 303198, 80218, 222979 
shader 6 total_cycles, active_cycles, idle cycles = 303198, 81720, 221478 
shader 7 total_cycles, active_cycles, idle cycles = 303198, 77848, 225349 
shader 8 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 9 total_cycles, active_cycles, idle cycles = 303198, 76387, 226810 
shader 10 total_cycles, active_cycles, idle cycles = 303198, 84285, 218913 
shader 11 total_cycles, active_cycles, idle cycles = 303198, 79902, 223296 
shader 12 total_cycles, active_cycles, idle cycles = 303198, 80730, 222468 
shader 13 total_cycles, active_cycles, idle cycles = 303198, 82824, 220374 
shader 14 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 15 total_cycles, active_cycles, idle cycles = 303198, 75795, 227403 
shader 16 total_cycles, active_cycles, idle cycles = 303198, 77848, 225349 
shader 17 total_cycles, active_cycles, idle cycles = 303198, 77889, 225309 
shader 18 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 19 total_cycles, active_cycles, idle cycles = 303198, 81127, 222070 
shader 20 total_cycles, active_cycles, idle cycles = 303198, 77572, 225625 
shader 21 total_cycles, active_cycles, idle cycles = 303198, 78165, 225033 
shader 22 total_cycles, active_cycles, idle cycles = 303198, 77767, 225430 
shader 23 total_cycles, active_cycles, idle cycles = 303198, 81127, 222070 
shader 24 total_cycles, active_cycles, idle cycles = 303198, 77970, 225228 
shader 25 total_cycles, active_cycles, idle cycles = 303198, 79983, 223215 
shader 26 total_cycles, active_cycles, idle cycles = 303198, 78757, 224440 
shader 27 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 28 total_cycles, active_cycles, idle cycles = 303198, 81087, 222111 
shader 29 total_cycles, active_cycles, idle cycles = 303198, 81322, 221875 
shader 30 total_cycles, active_cycles, idle cycles = 303198, 79942, 223255 
shader 31 total_cycles, active_cycles, idle cycles = 303198, 79942, 223255 
shader 32 total_cycles, active_cycles, idle cycles = 303198, 82312, 220885 
shader 33 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 34 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 35 total_cycles, active_cycles, idle cycles = 303198, 76582, 226615 
shader 36 total_cycles, active_cycles, idle cycles = 303198, 76939, 226258 
shader 37 total_cycles, active_cycles, idle cycles = 303198, 78165, 225033 
shader 38 total_cycles, active_cycles, idle cycles = 303198, 77848, 225349 
shader 39 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 40 total_cycles, active_cycles, idle cycles = 303198, 76582, 226615 
shader 41 total_cycles, active_cycles, idle cycles = 303198, 79033, 224164 
shader 42 total_cycles, active_cycles, idle cycles = 303198, 77532, 225666 
shader 43 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 44 total_cycles, active_cycles, idle cycles = 303198, 78757, 224440 
shader 45 total_cycles, active_cycles, idle cycles = 303198, 35481, 267716 
shader 46 total_cycles, active_cycles, idle cycles = 303198, 36375, 266822 
shader 47 total_cycles, active_cycles, idle cycles = 303198, 35007, 268191 
shader 48 total_cycles, active_cycles, idle cycles = 303198, 42871, 260326 
shader 49 total_cycles, active_cycles, idle cycles = 303198, 42030, 261167 
shader 50 total_cycles, active_cycles, idle cycles = 303198, 39125, 264072 
shader 51 total_cycles, active_cycles, idle cycles = 303198, 35988, 267209 
shader 52 total_cycles, active_cycles, idle cycles = 303198, 36323, 266875 
shader 53 total_cycles, active_cycles, idle cycles = 303198, 37120, 266077 
shader 54 total_cycles, active_cycles, idle cycles = 303198, 40703, 262495 
shader 55 total_cycles, active_cycles, idle cycles = 303198, 42295, 260902 
shader 56 total_cycles, active_cycles, idle cycles = 303198, 42153, 261045 
shader 57 total_cycles, active_cycles, idle cycles = 303198, 34077, 269120 
shader 58 total_cycles, active_cycles, idle cycles = 303198, 36072, 267126 
shader 59 total_cycles, active_cycles, idle cycles = 303198, 34899, 268299 
warps_exctd_sm 0 = 47104 
warps_exctd_sm 1 = 45312 
warps_exctd_sm 2 = 47104 
warps_exctd_sm 3 = 48640 
warps_exctd_sm 4 = 46336 
warps_exctd_sm 5 = 47104 
warps_exctd_sm 6 = 47616 
warps_exctd_sm 7 = 46080 
warps_exctd_sm 8 = 46592 
warps_exctd_sm 9 = 45312 
warps_exctd_sm 10 = 49408 
warps_exctd_sm 11 = 47104 
warps_exctd_sm 12 = 47872 
warps_exctd_sm 13 = 48640 
warps_exctd_sm 14 = 45568 
warps_exctd_sm 15 = 45056 
warps_exctd_sm 16 = 46080 
warps_exctd_sm 17 = 45824 
warps_exctd_sm 18 = 46592 
warps_exctd_sm 19 = 47360 
warps_exctd_sm 20 = 45824 
warps_exctd_sm 21 = 46080 
warps_exctd_sm 22 = 46592 
warps_exctd_sm 23 = 47360 
warps_exctd_sm 24 = 45312 
warps_exctd_sm 25 = 46592 
warps_exctd_sm 26 = 46336 
warps_exctd_sm 27 = 46592 
warps_exctd_sm 28 = 47616 
warps_exctd_sm 29 = 48128 
warps_exctd_sm 30 = 46848 
warps_exctd_sm 31 = 46848 
warps_exctd_sm 32 = 47872 
warps_exctd_sm 33 = 45568 
warps_exctd_sm 34 = 46592 
warps_exctd_sm 35 = 46080 
warps_exctd_sm 36 = 45824 
warps_exctd_sm 37 = 46080 
warps_exctd_sm 38 = 46080 
warps_exctd_sm 39 = 45568 
warps_exctd_sm 40 = 46080 
warps_exctd_sm 41 = 46592 
warps_exctd_sm 42 = 46080 
warps_exctd_sm 43 = 45568 
warps_exctd_sm 44 = 46336 
warps_exctd_sm 45 = 10208 
warps_exctd_sm 46 = 10208 
warps_exctd_sm 47 = 9856 
warps_exctd_sm 48 = 12032 
warps_exctd_sm 49 = 11808 
warps_exctd_sm 50 = 10976 
warps_exctd_sm 51 = 10272 
warps_exctd_sm 52 = 10368 
warps_exctd_sm 53 = 10272 
warps_exctd_sm 54 = 11264 
warps_exctd_sm 55 = 11936 
warps_exctd_sm 56 = 11776 
warps_exctd_sm 57 = 9792 
warps_exctd_sm 58 = 10240 
warps_exctd_sm 59 = 9888 
gpgpu_n_tot_thrd_icount = 264177120
gpgpu_n_tot_w_icount = 8255535
gpgpu_n_stall_shd_mem = 13238528
gpgpu_n_mem_read_local = 20186
gpgpu_n_mem_write_local = 45639
gpgpu_n_mem_read_global = 172107
gpgpu_n_mem_write_global = 279205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 9438256
gpgpu_n_store_insn = 5338176
gpgpu_n_shmem_insn = 8323072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8144864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3225
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3225
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13235303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21225633	W0_Idle:3153716	W0_Scoreboard:3748587	W1:0	W2:655360	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:980803	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6619661
Warp Occupancy Distribution:
Stall:15044753	W0_Idle:2299675	W0_Scoreboard:2828615	W1:0	W2:655360	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:921625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5537792
Warp Occupancy Distribution:
Stall:6180880	W0_Idle:854041	W0_Scoreboard:919972	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59178	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1081869
warp_utilization0: 0.226910
warp_utilization1: 0.260731
warp_utilization2: 0.125446
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1376856 {8:172107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25653376 {40:81920,72:49152,136:138512,}
traffic_breakdown_coretomem[INST_ACC_R] = 11144 {8:1393,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 1308456 {136:9621,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 161488 {8:20186,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 6206904 {136:45639,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23394584 {136:172019,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2155808 {8:269476,}
traffic_breakdown_memtocore[INST_ACC_R] = 188632 {136:1387,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 2739312 {136:20142,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 364352 {8:45544,}
maxmrqlatency = 1560 
maxdqlatency = 0 
maxmflatency = 3703 
averagemflatency = 700 
averagemflatency_1 = 692 
averagemflatency_2= 709 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 76 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 303197 
mrq_lat_table:119847 	6020 	10844 	18020 	43225 	63723 	68522 	43533 	12931 	1210 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20243 	150612 	256843 	76681 	2859 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8087 	7241 	11289 	40778 	104740 	185446 	139508 	20976 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79796 	106672 	5714 	38 	0 	0 	0 	0 	0 	4904 	10412 	16775 	37039 	68780 	134240 	42868 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	53 	511 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        32        32        32        32        32        32        32        32        32        32        32        24        24        42        34 
dram[1]:        30        36        32        40        32        32        32        41        32        32        32        32        26        26        32        32 
dram[2]:        32        33        32        32        32        39        32        32        32        45        32        32        28        31        30        33 
dram[3]:        32        32        43        32        32        32        39        32        32        32        32        32        40        24        50        20 
dram[4]:        32        32        46        32        36        35        51        32        32        32        35        30        40        25        48        23 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        30        27        24        26        32 
maximum service time to same row:
dram[0]:      2516      3042      3098      3168      4257      4015      2911      2467      3250      3228      4138      3947      4294      4796      4672      4667 
dram[1]:      3581      3542      2578      2652      4273      2250      3205      2314      3829      3421      4746      4043      4603      4747      5751      4752 
dram[2]:      2288      2189      2896      2416      3880      2344      2795      2184      3274      3596      3744      3917      4962      4584      4299      4492 
dram[3]:      3954      3378      3410      2486      6920      2929      3267      2789      3241      3007      3512      4835      4345      4737      4732      4767 
dram[4]:      3440      2566      3148      3232      3527      3041      3571      2900      3287      3955      3811      5391      5135      4939      4967      4816 
dram[5]:      3188      2200      3664      2150      3742      3681      3523      3060      3449      3535      4231      4272      4947      4716      7498      5067 
average row accesses per activate:
dram[0]:  2.474680  2.257202  2.413752  2.356358  2.787832  2.470173  2.569375  2.379347  2.592298  2.334239  2.555408  2.378698  2.552835  2.379775  2.733333  2.471831 
dram[1]:  2.491985  2.307652  2.482265  2.403836  2.797329  2.604930  2.573853  2.397597  2.405904  2.458262  2.537954  2.494724  2.532567  2.390940  2.766795  2.536506 
dram[2]:  2.430127  2.371011  2.455665  2.325797  2.718654  2.675034  2.525371  2.441437  2.529603  2.405990  2.495760  2.438447  2.594737  2.381455  2.681203  2.526042 
dram[3]:  2.544828  2.250256  2.566730  2.355042  2.824841  2.421182  2.654474  2.456219  2.596644  2.388280  2.478149  2.427887  2.564737  2.357182  2.780525  2.487821 
dram[4]:  2.431777  2.289802  2.501838  2.307732  2.786331  2.462904  2.640574  2.463057  2.499675  2.392168  2.647632  2.338953  2.570767  2.307278  2.755930  2.433606 
dram[5]:  2.405244  2.340075  2.476044  2.341602  2.813898  2.628762  2.532116  2.524194  2.439498  2.382991  2.563895  2.494763  2.554600  2.420112  2.682159  2.592968 
average row locality = 387890/156017 = 2.486203
average row locality_1 = 268838/115420 = 2.329215
average row locality_2 = 119052/40597 = 2.932532
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1937      2093      1949      2146      1764      1887      1948      2111      1875      2057      1858      1936      1901      2021      1766      1872 
dram[1]:      1942      2098      1914      2143      1762      1926      1941      2084      1885      2066      1857      1941      1895      2039      1754      1894 
dram[2]:      1931      2100      1916      2150      1757      1934      1933      2101      1869      2084      1838      1938      1882      2039      1745      1888 
dram[3]:      1942      2104      1939      2138      1749      1940      1928      2086      1860      2090      1862      1958      1888      2061      1762      1887 
dram[4]:      1923      2105      1958      2133      1757      1913      1927      2068      1852      2075      1829      1933      1863      2035      1762      1872 
dram[5]:      1944      2104      1943      2151      1741      1933      1911      2074      1872      2049      1826      1949      1853      2060      1753      1857 
total reads: 186586
bank skew: 2151/1741 = 1.24
chip skew: 31194/31005 = 1.01
number of total write accesses:
dram[0]:      2119      2296      2123      2370      1811      1964      2163      2336      2029      2239      1993      2084      2061      2215      1842      1989 
dram[1]:      2105      2305      2075      2369      1799      1984      2154      2306      2027      2263      1990      2078      2073      2236      1829      1997 
dram[2]:      2088      2284      2072      2376      1799      2009      2148      2318      2019      2254      1988      2083      2062      2250      1821      1992 
dram[3]:      2117      2294      2119      2346      1799      1992      2136      2318      2009      2272      1994      2099      2054      2256      1836      1994 
dram[4]:      2087      2303      2125      2350      1790      1971      2121      2300      1997      2262      1973      2090      2024      2245      1840      1995 
dram[5]:      2092      2293      2099      2381      1782      2001      2110      2308      2019      2238      1966      2100      2007      2272      1825      1978 
total reads: 201366
bank skew: 2381/1782 = 1.34
chip skew: 33635/33471 = 1.00
average mf latency per bank:
dram[0]:        869       854       856       866       901       909       917       918       942       936       937       967       939       956       984       965
dram[1]:        862       852       866       847       904       887       928       936       929       926       944      1009       925       959       961       957
dram[2]:        833       857       844       848       891       892       909       932       925       907       925       960       928       937       962       958
dram[3]:        858       869       856       879       912       907       920       954       938       939       956       979       952       946       993       980
dram[4]:        852       843       842       844       910       889       927       949       932       901       949       968       960       943       986       961
dram[5]:        848       849       851       835       920       887       941       933       943       919       948       942       963       932       947       962
maximum mf latency per bank:
dram[0]:       2518      3317      2898      3632      2692      3243      2617      3112      2912      3234      3001      2774      3360      3497      2730      3234
dram[1]:       3207      3125      3646      3195      3148      2445      3224      3305      2979      2878      3244      2732      3697      3099      2846      2622
dram[2]:       2749      2680      3474      3111      3219      2619      2830      2993      2927      2868      3061      2632      3397      2791      3200      2795
dram[3]:       2912      2982      3102      3373      3469      2921      2985      2964      2752      2689      3240      2908      3517      2675      3012      2978
dram[4]:       2868      2819      3151      3242      3151      2754      3159      3263      3161      2826      3316      3234      3057      2806      2955      3049
dram[5]:       3233      3192      3703      3229      3161      3100      3173      3421      2999      3281      2490      3270      3316      2993      3053      3474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220222 n_act=26247 n_pre=26232 n_req=42966 n_req_1=22632 n_req_2=20334 n_req_3=0 n_rd=62226 n_write=65294 bw_util=0.4195 bw_util_1=0.2165 bw_util_2=0.2031 bw_util_3=0 blp=7.177340 blp_1= 2.464824 blp_2= 2.930070 blp_3= -nan
 n_activity=392185 dram_eff=0.4281 dram_eff_1=0.2209 dram_eff_2=0.2072 dram_eff_3=0
bk0: 3874a 237225i bk1: 4184a 211881i bk2: 3898a 228170i bk3: 4284a 199878i bk4: 3526a 251171i bk5: 3774a 230673i bk6: 3896a 219940i bk7: 4222a 186584i bk8: 3750a 246173i bk9: 4110a 216654i bk10: 3716a 244010i bk11: 3872a 225112i bk12: 3802a 230161i bk13: 4042a 209042i bk14: 3532a 246161i bk15: 3744a 225601i 
bw_dist = 0.216	0.203	0.000	0.560	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6943
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220904 n_act=25906 n_pre=25890 n_req=43058 n_req_1=22487 n_req_2=20571 n_req_3=0 n_rd=62270 n_write=65251 bw_util=0.4207 bw_util_1=0.2152 bw_util_2=0.2055 bw_util_3=0 blp=7.062734 blp_1= 2.426982 blp_2= 2.820157 blp_3= -nan
 n_activity=392930 dram_eff=0.4285 dram_eff_1=0.2191 dram_eff_2=0.2093 dram_eff_3=0
bk0: 3879a 240376i bk1: 4196a 212680i bk2: 3828a 234013i bk3: 4286a 205078i bk4: 3524a 252327i bk5: 3852a 231730i bk6: 3882a 220137i bk7: 4168a 199594i bk8: 3770a 243873i bk9: 4132a 220360i bk10: 3710a 243513i bk11: 3882a 230287i bk12: 3787a 233073i bk13: 4078a 209578i bk14: 3508a 246344i bk15: 3788a 222512i 
bw_dist = 0.215	0.206	0.000	0.561	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7206
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220839 n_act=25989 n_pre=25973 n_req=42998 n_req_1=22557 n_req_2=20441 n_req_3=0 n_rd=62207 n_write=65213 bw_util=0.4202 bw_util_1=0.2159 bw_util_2=0.2043 bw_util_3=0 blp=7.094898 blp_1= 2.441976 blp_2= 2.904964 blp_3= -nan
 n_activity=392149 dram_eff=0.4288 dram_eff_1=0.2203 dram_eff_2=0.2085 dram_eff_3=0
bk0: 3859a 240217i bk1: 4200a 220488i bk2: 3832a 232886i bk3: 4300a 197852i bk4: 3514a 251019i bk5: 3868a 230396i bk6: 3866a 219766i bk7: 4202a 194603i bk8: 3738a 246915i bk9: 4168a 220497i bk10: 3676a 243552i bk11: 3876a 231104i bk12: 3764a 233300i bk13: 4078a 208141i bk14: 3490a 247636i bk15: 3776a 224603i 
bw_dist = 0.216	0.204	0.000	0.560	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5995
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220495 n_act=26002 n_pre=25987 n_req=43183 n_req_1=22649 n_req_2=20534 n_req_3=0 n_rd=62382 n_write=65355 bw_util=0.422 bw_util_1=0.2168 bw_util_2=0.2052 bw_util_3=0 blp=7.136185 blp_1= 2.486307 blp_2= 2.848891 blp_3= -nan
 n_activity=392893 dram_eff=0.4299 dram_eff_1=0.2209 dram_eff_2=0.209 dram_eff_3=0
bk0: 3884a 241022i bk1: 4208a 212678i bk2: 3878a 232947i bk3: 4276a 197084i bk4: 3498a 251637i bk5: 3880a 222277i bk6: 3856a 225830i bk7: 4172a 193146i bk8: 3720a 252584i bk9: 4178a 218790i bk10: 3724a 239778i bk11: 3916a 223997i bk12: 3776a 233327i bk13: 4118a 206192i bk14: 3524a 244732i bk15: 3774a 221891i 
bw_dist = 0.217	0.205	0.000	0.560	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7987
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=221113 n_act=26067 n_pre=26053 n_req=42800 n_req_1=22562 n_req_2=20238 n_req_3=0 n_rd=62000 n_write=64988 bw_util=0.418 bw_util_1=0.2159 bw_util_2=0.2021 bw_util_3=0 blp=7.108387 blp_1= 2.452453 blp_2= 2.870771 blp_3= -nan
 n_activity=392029 dram_eff=0.4267 dram_eff_1=0.2204 dram_eff_2=0.2063 dram_eff_3=0
bk0: 3846a 239528i bk1: 4208a 212396i bk2: 3916a 229532i bk3: 4261a 198266i bk4: 3514a 253354i bk5: 3826a 228420i bk6: 3854a 224696i bk7: 4136a 194684i bk8: 3702a 251488i bk9: 4150a 216881i bk10: 3657a 244718i bk11: 3866a 228039i bk12: 3726a 237435i bk13: 4070a 208237i bk14: 3524a 245259i bk15: 3744a 224758i 
bw_dist = 0.216	0.202	0.000	0.562	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6638
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=221609 n_act=25799 n_pre=25785 n_req=42723 n_req_1=22533 n_req_2=20190 n_req_3=0 n_rd=62030 n_write=64998 bw_util=0.4173 bw_util_1=0.2156 bw_util_2=0.2016 bw_util_3=0 blp=6.983851 blp_1= 2.413406 blp_2= 2.800097 blp_3= -nan
 n_activity=392916 dram_eff=0.425 dram_eff_1=0.2197 dram_eff_2=0.2054 dram_eff_3=0
bk0: 3888a 237826i bk1: 4208a 219461i bk2: 3878a 232202i bk3: 4300a 202955i bk4: 3482a 254265i bk5: 3866a 229097i bk6: 3822a 223315i bk7: 4148a 200058i bk8: 3744a 247172i bk9: 4098a 223836i bk10: 3652a 250779i bk11: 3898a 231902i bk12: 3706a 237873i bk13: 4120a 207273i bk14: 3506a 251324i bk15: 3714a 230559i 
bw_dist = 0.216	0.202	0.000	0.564	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4322

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42499, Miss = 15004, Miss_rate = 0.353, Pending_hits = 1933, Reservation_fails = 22911
L2_cache_bank[1]: Access = 43730, Miss = 16125, Miss_rate = 0.369, Pending_hits = 1750, Reservation_fails = 22567
L2_cache_bank[2]: Access = 42512, Miss = 14955, Miss_rate = 0.352, Pending_hits = 1717, Reservation_fails = 22987
L2_cache_bank[3]: Access = 44326, Miss = 16191, Miss_rate = 0.365, Pending_hits = 2065, Reservation_fails = 24132
L2_cache_bank[4]: Access = 42339, Miss = 14872, Miss_rate = 0.351, Pending_hits = 1727, Reservation_fails = 25165
L2_cache_bank[5]: Access = 44062, Miss = 16239, Miss_rate = 0.369, Pending_hits = 2075, Reservation_fails = 22098
L2_cache_bank[6]: Access = 42640, Miss = 14932, Miss_rate = 0.350, Pending_hits = 2063, Reservation_fails = 21991
L2_cache_bank[7]: Access = 44293, Miss = 16270, Miss_rate = 0.367, Pending_hits = 1813, Reservation_fails = 25266
L2_cache_bank[8]: Access = 42076, Miss = 14875, Miss_rate = 0.354, Pending_hits = 2062, Reservation_fails = 24684
L2_cache_bank[9]: Access = 43841, Miss = 16145, Miss_rate = 0.368, Pending_hits = 1757, Reservation_fails = 24238
L2_cache_bank[10]: Access = 42082, Miss = 14849, Miss_rate = 0.353, Pending_hits = 1604, Reservation_fails = 23548
L2_cache_bank[11]: Access = 43943, Miss = 16187, Miss_rate = 0.368, Pending_hits = 2104, Reservation_fails = 26345
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42499, Miss = 15004 (0.353), PendingHit = 1933 (0.0455)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43730, Miss = 16125 (0.369), PendingHit = 1750 (0.04)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42512, Miss = 14955 (0.352), PendingHit = 1717 (0.0404)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44326, Miss = 16191 (0.365), PendingHit = 2065 (0.0466)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42339, Miss = 14872 (0.351), PendingHit = 1727 (0.0408)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44062, Miss = 16239 (0.369), PendingHit = 2075 (0.0471)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42640, Miss = 14932 (0.35), PendingHit = 2063 (0.0484)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44293, Miss = 16270 (0.367), PendingHit = 1813 (0.0409)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42076, Miss = 14875 (0.354), PendingHit = 2062 (0.049)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43841, Miss = 16145 (0.368), PendingHit = 1757 (0.0401)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42082, Miss = 14849 (0.353), PendingHit = 1604 (0.0381)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43943, Miss = 16187 (0.368), PendingHit = 2104 (0.0479)
L2 Cache Total Miss Rate = 0.360
Stream 1: L2 Cache Miss Rate = 0.312
Stream 2: L2 Cache Miss Rate = 0.494
Stream 1: Accesses  = 381316
Stream 1: Misses  = 118946
Stream 2: Accesses  = 137027
Stream 2: Misses  = 67698
Stream 1+2: Accesses  = 518343
Stream 1+2: Misses  = 186644
Total Accesses  = 518343
MPKI-CORES
CORE_L2MPKI_0	0.638
CORE_L2MPKI_1	0.657
CORE_L2MPKI_2	0.623
CORE_L2MPKI_3	0.633
CORE_L2MPKI_4	0.632
CORE_L2MPKI_5	0.618
CORE_L2MPKI_6	0.618
CORE_L2MPKI_7	0.639
CORE_L2MPKI_8	0.623
CORE_L2MPKI_9	0.641
CORE_L2MPKI_10	0.620
CORE_L2MPKI_11	0.628
CORE_L2MPKI_12	0.620
CORE_L2MPKI_13	0.619
CORE_L2MPKI_14	0.621
CORE_L2MPKI_15	0.656
CORE_L2MPKI_16	0.631
CORE_L2MPKI_17	0.618
CORE_L2MPKI_18	0.634
CORE_L2MPKI_19	0.624
CORE_L2MPKI_20	0.625
CORE_L2MPKI_21	0.607
CORE_L2MPKI_22	0.641
CORE_L2MPKI_23	0.619
CORE_L2MPKI_24	0.622
CORE_L2MPKI_25	0.616
CORE_L2MPKI_26	0.617
CORE_L2MPKI_27	0.625
CORE_L2MPKI_28	0.619
CORE_L2MPKI_29	0.619
CORE_L2MPKI_30	0.605
CORE_L2MPKI_31	0.627
CORE_L2MPKI_32	0.603
CORE_L2MPKI_33	0.623
CORE_L2MPKI_34	0.622
CORE_L2MPKI_35	0.658
CORE_L2MPKI_36	0.615
CORE_L2MPKI_37	0.623
CORE_L2MPKI_38	0.637
CORE_L2MPKI_39	0.629
CORE_L2MPKI_40	0.643
CORE_L2MPKI_41	0.623
CORE_L2MPKI_42	0.609
CORE_L2MPKI_43	0.622
CORE_L2MPKI_44	0.628
CORE_L2MPKI_45	2.051
CORE_L2MPKI_46	2.065
CORE_L2MPKI_47	2.038
CORE_L2MPKI_48	1.881
CORE_L2MPKI_49	1.867
CORE_L2MPKI_50	1.874
CORE_L2MPKI_51	1.933
CORE_L2MPKI_52	1.896
CORE_L2MPKI_53	1.910
CORE_L2MPKI_54	1.872
CORE_L2MPKI_55	1.857
CORE_L2MPKI_56	1.878
CORE_L2MPKI_57	2.084
CORE_L2MPKI_58	2.050
CORE_L2MPKI_59	2.046
Avg_MPKI_Stream1= 0.626
Avg_MPKI_Stream2= 1.954
MISSES-CORES
CORE_MISSES_0	2738
CORE_MISSES_1	2689
CORE_MISSES_2	2661
CORE_MISSES_3	2791
CORE_MISSES_4	2656
CORE_MISSES_5	2645
CORE_MISSES_6	2688
CORE_MISSES_7	2661
CORE_MISSES_8	2639
CORE_MISSES_9	2621
CORE_MISSES_10	2785
CORE_MISSES_11	2680
CORE_MISSES_12	2680
CORE_MISSES_13	2735
CORE_MISSES_14	2559
CORE_MISSES_15	2666
CORE_MISSES_16	2628
CORE_MISSES_17	2568
CORE_MISSES_18	2682
CORE_MISSES_19	2695
CORE_MISSES_20	2590
CORE_MISSES_21	2533
CORE_MISSES_22	2679
CORE_MISSES_23	2672
CORE_MISSES_24	2579
CORE_MISSES_25	2621
CORE_MISSES_26	2594
CORE_MISSES_27	2646
CORE_MISSES_28	2679
CORE_MISSES_29	2694
CORE_MISSES_30	2577
CORE_MISSES_31	2673
CORE_MISSES_32	2638
CORE_MISSES_33	2565
CORE_MISSES_34	2632
CORE_MISSES_35	2712
CORE_MISSES_36	2539
CORE_MISSES_37	2603
CORE_MISSES_38	2652
CORE_MISSES_39	2591
CORE_MISSES_40	2650
CORE_MISSES_41	2631
CORE_MISSES_42	2529
CORE_MISSES_43	2560
CORE_MISSES_44	2640
CORE_MISSES_45	4447
CORE_MISSES_46	4570
CORE_MISSES_47	4349
CORE_MISSES_48	4889
CORE_MISSES_49	4765
CORE_MISSES_50	4476
CORE_MISSES_51	4252
CORE_MISSES_52	4209
CORE_MISSES_53	4310
CORE_MISSES_54	4649
CORE_MISSES_55	4765
CORE_MISSES_56	4816
CORE_MISSES_57	4336
CORE_MISSES_58	4512
CORE_MISSES_59	4353
L2_MISSES = 186644
L2_total_cache_accesses = 518343
L2_total_cache_misses = 186644
L2_total_cache_miss_rate = 0.3601
L2_total_cache_pending_hits = 22670
L2_total_cache_reservation_fails = 285932
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19739
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 16285
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 147
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 3715
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 193
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260495
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 25017
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2229
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 18327
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 3131
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4784
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 4803
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 240
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1292
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2034
L2_cache_data_port_util = 0.358
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1282940
icnt_total_pkts_simt_to_mem=1473902
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     626.8422
gpu_ipc_2 =     114.6159
gpu_tot_sim_cycle_stream_1 = 303194
gpu_tot_sim_cycle_stream_2 = 303195
gpu_sim_insn_1 = 190054784
gpu_sim_insn_2 = 34750960
gpu_sim_cycle = 303198
gpu_sim_insn = 224805744
gpu_ipc =     741.4486
gpu_tot_sim_cycle = 303198
gpu_tot_sim_insn = 224805744
gpu_tot_ipc =     741.4486
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 887316
gpu_stall_icnt2sh    = 297247
gpu_total_sim_rate=302972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4325096
	L1I_total_cache_misses = 17012
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16427
L1D_cache:
	L1D_cache_core[0]: Access = 14733, Miss = 5648, Miss_rate = 0.383, Pending_hits = 2682, Reservation_fails = 197090
	L1D_cache_core[1]: Access = 14383, Miss = 5511, Miss_rate = 0.383, Pending_hits = 2557, Reservation_fails = 199607
	L1D_cache_core[2]: Access = 14873, Miss = 5656, Miss_rate = 0.380, Pending_hits = 2659, Reservation_fails = 198326
	L1D_cache_core[3]: Access = 15354, Miss = 5812, Miss_rate = 0.379, Pending_hits = 2755, Reservation_fails = 202245
	L1D_cache_core[4]: Access = 14577, Miss = 5544, Miss_rate = 0.380, Pending_hits = 2670, Reservation_fails = 198206
	L1D_cache_core[5]: Access = 14794, Miss = 5615, Miss_rate = 0.380, Pending_hits = 2816, Reservation_fails = 194737
	L1D_cache_core[6]: Access = 14823, Miss = 5700, Miss_rate = 0.385, Pending_hits = 2692, Reservation_fails = 198627
	L1D_cache_core[7]: Access = 14610, Miss = 5541, Miss_rate = 0.379, Pending_hits = 2689, Reservation_fails = 199839
	L1D_cache_core[8]: Access = 14625, Miss = 5558, Miss_rate = 0.380, Pending_hits = 2645, Reservation_fails = 195391
	L1D_cache_core[9]: Access = 14385, Miss = 5392, Miss_rate = 0.375, Pending_hits = 2574, Reservation_fails = 204305
	L1D_cache_core[10]: Access = 15480, Miss = 6051, Miss_rate = 0.391, Pending_hits = 2770, Reservation_fails = 201596
	L1D_cache_core[11]: Access = 14855, Miss = 5648, Miss_rate = 0.380, Pending_hits = 2612, Reservation_fails = 197555
	L1D_cache_core[12]: Access = 15217, Miss = 5776, Miss_rate = 0.380, Pending_hits = 2690, Reservation_fails = 199055
	L1D_cache_core[13]: Access = 15278, Miss = 5747, Miss_rate = 0.376, Pending_hits = 2770, Reservation_fails = 197892
	L1D_cache_core[14]: Access = 14438, Miss = 5458, Miss_rate = 0.378, Pending_hits = 2588, Reservation_fails = 202662
	L1D_cache_core[15]: Access = 14346, Miss = 5430, Miss_rate = 0.379, Pending_hits = 2628, Reservation_fails = 201881
	L1D_cache_core[16]: Access = 14586, Miss = 5404, Miss_rate = 0.370, Pending_hits = 2575, Reservation_fails = 201981
	L1D_cache_core[17]: Access = 14422, Miss = 5457, Miss_rate = 0.378, Pending_hits = 2647, Reservation_fails = 202765
	L1D_cache_core[18]: Access = 14629, Miss = 5556, Miss_rate = 0.380, Pending_hits = 2691, Reservation_fails = 202469
	L1D_cache_core[19]: Access = 14785, Miss = 5624, Miss_rate = 0.380, Pending_hits = 2701, Reservation_fails = 200806
	L1D_cache_core[20]: Access = 14505, Miss = 5672, Miss_rate = 0.391, Pending_hits = 2602, Reservation_fails = 199676
	L1D_cache_core[21]: Access = 14549, Miss = 5444, Miss_rate = 0.374, Pending_hits = 2539, Reservation_fails = 202935
	L1D_cache_core[22]: Access = 14966, Miss = 5544, Miss_rate = 0.370, Pending_hits = 2706, Reservation_fails = 207704
	L1D_cache_core[23]: Access = 14787, Miss = 5616, Miss_rate = 0.380, Pending_hits = 2718, Reservation_fails = 199048
	L1D_cache_core[24]: Access = 14059, Miss = 5456, Miss_rate = 0.388, Pending_hits = 2536, Reservation_fails = 198938
	L1D_cache_core[25]: Access = 14500, Miss = 5624, Miss_rate = 0.388, Pending_hits = 2635, Reservation_fails = 197265
	L1D_cache_core[26]: Access = 14569, Miss = 5609, Miss_rate = 0.385, Pending_hits = 2659, Reservation_fails = 202718
	L1D_cache_core[27]: Access = 14622, Miss = 5589, Miss_rate = 0.382, Pending_hits = 2629, Reservation_fails = 200289
	L1D_cache_core[28]: Access = 14945, Miss = 5678, Miss_rate = 0.380, Pending_hits = 2726, Reservation_fails = 199581
	L1D_cache_core[29]: Access = 15244, Miss = 5709, Miss_rate = 0.375, Pending_hits = 2680, Reservation_fails = 199688
	L1D_cache_core[30]: Access = 14693, Miss = 5704, Miss_rate = 0.388, Pending_hits = 2691, Reservation_fails = 199272
	L1D_cache_core[31]: Access = 14670, Miss = 5572, Miss_rate = 0.380, Pending_hits = 2686, Reservation_fails = 196477
	L1D_cache_core[32]: Access = 14873, Miss = 5667, Miss_rate = 0.381, Pending_hits = 2770, Reservation_fails = 199759
	L1D_cache_core[33]: Access = 14441, Miss = 5443, Miss_rate = 0.377, Pending_hits = 2655, Reservation_fails = 202584
	L1D_cache_core[34]: Access = 14616, Miss = 5541, Miss_rate = 0.379, Pending_hits = 2606, Reservation_fails = 198628
	L1D_cache_core[35]: Access = 14867, Miss = 5545, Miss_rate = 0.373, Pending_hits = 2624, Reservation_fails = 202037
	L1D_cache_core[36]: Access = 14614, Miss = 5580, Miss_rate = 0.382, Pending_hits = 2634, Reservation_fails = 206315
	L1D_cache_core[37]: Access = 14525, Miss = 5544, Miss_rate = 0.382, Pending_hits = 2552, Reservation_fails = 200591
	L1D_cache_core[38]: Access = 14594, Miss = 5549, Miss_rate = 0.380, Pending_hits = 2689, Reservation_fails = 195583
	L1D_cache_core[39]: Access = 14446, Miss = 5411, Miss_rate = 0.375, Pending_hits = 2634, Reservation_fails = 200022
	L1D_cache_core[40]: Access = 14845, Miss = 5524, Miss_rate = 0.372, Pending_hits = 2684, Reservation_fails = 201706
	L1D_cache_core[41]: Access = 14692, Miss = 5627, Miss_rate = 0.383, Pending_hits = 2577, Reservation_fails = 202350
	L1D_cache_core[42]: Access = 14683, Miss = 5526, Miss_rate = 0.376, Pending_hits = 2586, Reservation_fails = 205076
	L1D_cache_core[43]: Access = 14428, Miss = 5452, Miss_rate = 0.378, Pending_hits = 2605, Reservation_fails = 206211
	L1D_cache_core[44]: Access = 14585, Miss = 5649, Miss_rate = 0.387, Pending_hits = 2696, Reservation_fails = 201800
	L1D_cache_core[45]: Access = 8652, Miss = 7995, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 277500
	L1D_cache_core[46]: Access = 8764, Miss = 8086, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 263321
	L1D_cache_core[47]: Access = 8440, Miss = 7757, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 259423
	L1D_cache_core[48]: Access = 10300, Miss = 9481, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 253941
	L1D_cache_core[49]: Access = 10112, Miss = 9305, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 260391
	L1D_cache_core[50]: Access = 9429, Miss = 8704, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 250581
	L1D_cache_core[51]: Access = 8756, Miss = 8083, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 271608
	L1D_cache_core[52]: Access = 8828, Miss = 8164, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 264187
	L1D_cache_core[53]: Access = 8870, Miss = 8160, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 256607
	L1D_cache_core[54]: Access = 9796, Miss = 9032, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 264346
	L1D_cache_core[55]: Access = 10191, Miss = 9341, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 253537
	L1D_cache_core[56]: Access = 10159, Miss = 9335, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 257283
	L1D_cache_core[57]: Access = 8310, Miss = 7639, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 268624
	L1D_cache_core[58]: Access = 8726, Miss = 8019, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 269975
	L1D_cache_core[59]: Access = 8444, Miss = 7773, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 264602
	L1D_total_cache_accesses = 799288
	L1D_total_cache_misses = 378277
	L1D_total_cache_miss_rate = 0.4733
	L1D_total_cache_pending_hits = 119530
	L1D_total_cache_reservation_fails = 12959214
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 315967
	L1C_total_cache_misses = 1560
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3225
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 119522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 172113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4798304
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 152
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 20192
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 932380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 314407
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6163444
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10751
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45656
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 1065086
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4308084
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17012
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16427
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3967, 3267, 3492, 3267, 3717, 3267, 3492, 3267, 3942, 3267, 3492, 3267, 3717, 3267, 3492, 3267, 4122, 3402, 3642, 3402, 3882, 3402, 3642, 3402, 4122, 3402, 3642, 3402, 3882, 3402, 3642, 3402, 4122, 3402, 3642, 3402, 3882, 3402, 3642, 3402, 2880, 2160, 2400, 2160, 2640, 2160, 2400, 2160, 
shader 0 total_cycles, active_cycles, idle cycles = 303198, 80547, 222650 
shader 1 total_cycles, active_cycles, idle cycles = 303198, 76387, 226810 
shader 2 total_cycles, active_cycles, idle cycles = 303198, 79902, 223296 
shader 3 total_cycles, active_cycles, idle cycles = 303198, 82507, 220690 
shader 4 total_cycles, active_cycles, idle cycles = 303198, 78757, 224440 
shader 5 total_cycles, active_cycles, idle cycles = 303198, 80218, 222979 
shader 6 total_cycles, active_cycles, idle cycles = 303198, 81720, 221478 
shader 7 total_cycles, active_cycles, idle cycles = 303198, 77848, 225349 
shader 8 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 9 total_cycles, active_cycles, idle cycles = 303198, 76387, 226810 
shader 10 total_cycles, active_cycles, idle cycles = 303198, 84285, 218913 
shader 11 total_cycles, active_cycles, idle cycles = 303198, 79902, 223296 
shader 12 total_cycles, active_cycles, idle cycles = 303198, 80730, 222468 
shader 13 total_cycles, active_cycles, idle cycles = 303198, 82824, 220374 
shader 14 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 15 total_cycles, active_cycles, idle cycles = 303198, 75795, 227403 
shader 16 total_cycles, active_cycles, idle cycles = 303198, 77848, 225349 
shader 17 total_cycles, active_cycles, idle cycles = 303198, 77889, 225309 
shader 18 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 19 total_cycles, active_cycles, idle cycles = 303198, 81127, 222070 
shader 20 total_cycles, active_cycles, idle cycles = 303198, 77572, 225625 
shader 21 total_cycles, active_cycles, idle cycles = 303198, 78165, 225033 
shader 22 total_cycles, active_cycles, idle cycles = 303198, 77767, 225430 
shader 23 total_cycles, active_cycles, idle cycles = 303198, 81127, 222070 
shader 24 total_cycles, active_cycles, idle cycles = 303198, 77970, 225228 
shader 25 total_cycles, active_cycles, idle cycles = 303198, 79983, 223215 
shader 26 total_cycles, active_cycles, idle cycles = 303198, 78757, 224440 
shader 27 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 28 total_cycles, active_cycles, idle cycles = 303198, 81087, 222111 
shader 29 total_cycles, active_cycles, idle cycles = 303198, 81322, 221875 
shader 30 total_cycles, active_cycles, idle cycles = 303198, 79942, 223255 
shader 31 total_cycles, active_cycles, idle cycles = 303198, 79942, 223255 
shader 32 total_cycles, active_cycles, idle cycles = 303198, 82312, 220885 
shader 33 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 34 total_cycles, active_cycles, idle cycles = 303198, 79350, 223848 
shader 35 total_cycles, active_cycles, idle cycles = 303198, 76582, 226615 
shader 36 total_cycles, active_cycles, idle cycles = 303198, 76939, 226258 
shader 37 total_cycles, active_cycles, idle cycles = 303198, 78165, 225033 
shader 38 total_cycles, active_cycles, idle cycles = 303198, 77848, 225349 
shader 39 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 40 total_cycles, active_cycles, idle cycles = 303198, 76582, 226615 
shader 41 total_cycles, active_cycles, idle cycles = 303198, 79033, 224164 
shader 42 total_cycles, active_cycles, idle cycles = 303198, 77532, 225666 
shader 43 total_cycles, active_cycles, idle cycles = 303198, 76980, 226218 
shader 44 total_cycles, active_cycles, idle cycles = 303198, 78757, 224440 
shader 45 total_cycles, active_cycles, idle cycles = 303198, 35481, 267716 
shader 46 total_cycles, active_cycles, idle cycles = 303198, 36375, 266822 
shader 47 total_cycles, active_cycles, idle cycles = 303198, 35007, 268191 
shader 48 total_cycles, active_cycles, idle cycles = 303198, 42871, 260326 
shader 49 total_cycles, active_cycles, idle cycles = 303198, 42030, 261167 
shader 50 total_cycles, active_cycles, idle cycles = 303198, 39125, 264072 
shader 51 total_cycles, active_cycles, idle cycles = 303198, 35988, 267209 
shader 52 total_cycles, active_cycles, idle cycles = 303198, 36323, 266875 
shader 53 total_cycles, active_cycles, idle cycles = 303198, 37120, 266077 
shader 54 total_cycles, active_cycles, idle cycles = 303198, 40703, 262495 
shader 55 total_cycles, active_cycles, idle cycles = 303198, 42295, 260902 
shader 56 total_cycles, active_cycles, idle cycles = 303198, 42153, 261045 
shader 57 total_cycles, active_cycles, idle cycles = 303198, 34077, 269120 
shader 58 total_cycles, active_cycles, idle cycles = 303198, 36072, 267126 
shader 59 total_cycles, active_cycles, idle cycles = 303198, 34899, 268299 
warps_exctd_sm 0 = 47104 
warps_exctd_sm 1 = 45312 
warps_exctd_sm 2 = 47104 
warps_exctd_sm 3 = 48640 
warps_exctd_sm 4 = 46336 
warps_exctd_sm 5 = 47104 
warps_exctd_sm 6 = 47616 
warps_exctd_sm 7 = 46080 
warps_exctd_sm 8 = 46592 
warps_exctd_sm 9 = 45312 
warps_exctd_sm 10 = 49408 
warps_exctd_sm 11 = 47104 
warps_exctd_sm 12 = 47872 
warps_exctd_sm 13 = 48640 
warps_exctd_sm 14 = 45568 
warps_exctd_sm 15 = 45056 
warps_exctd_sm 16 = 46080 
warps_exctd_sm 17 = 45824 
warps_exctd_sm 18 = 46592 
warps_exctd_sm 19 = 47360 
warps_exctd_sm 20 = 45824 
warps_exctd_sm 21 = 46080 
warps_exctd_sm 22 = 46592 
warps_exctd_sm 23 = 47360 
warps_exctd_sm 24 = 45312 
warps_exctd_sm 25 = 46592 
warps_exctd_sm 26 = 46336 
warps_exctd_sm 27 = 46592 
warps_exctd_sm 28 = 47616 
warps_exctd_sm 29 = 48128 
warps_exctd_sm 30 = 46848 
warps_exctd_sm 31 = 46848 
warps_exctd_sm 32 = 47872 
warps_exctd_sm 33 = 45568 
warps_exctd_sm 34 = 46592 
warps_exctd_sm 35 = 46080 
warps_exctd_sm 36 = 45824 
warps_exctd_sm 37 = 46080 
warps_exctd_sm 38 = 46080 
warps_exctd_sm 39 = 45568 
warps_exctd_sm 40 = 46080 
warps_exctd_sm 41 = 46592 
warps_exctd_sm 42 = 46080 
warps_exctd_sm 43 = 45568 
warps_exctd_sm 44 = 46336 
warps_exctd_sm 45 = 10208 
warps_exctd_sm 46 = 10208 
warps_exctd_sm 47 = 9856 
warps_exctd_sm 48 = 12032 
warps_exctd_sm 49 = 11808 
warps_exctd_sm 50 = 10976 
warps_exctd_sm 51 = 10272 
warps_exctd_sm 52 = 10368 
warps_exctd_sm 53 = 10272 
warps_exctd_sm 54 = 11264 
warps_exctd_sm 55 = 11936 
warps_exctd_sm 56 = 11776 
warps_exctd_sm 57 = 9792 
warps_exctd_sm 58 = 10240 
warps_exctd_sm 59 = 9888 
gpgpu_n_tot_thrd_icount = 264177120
gpgpu_n_tot_w_icount = 8255535
gpgpu_n_stall_shd_mem = 13238528
gpgpu_n_mem_read_local = 20186
gpgpu_n_mem_write_local = 45639
gpgpu_n_mem_read_global = 172107
gpgpu_n_mem_write_global = 279205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 9438256
gpgpu_n_store_insn = 5338176
gpgpu_n_shmem_insn = 8323072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8144864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3225
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3225
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13235303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21225633	W0_Idle:3153716	W0_Scoreboard:3748587	W1:0	W2:655360	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:980803	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6619661
Warp Occupancy Distribution:
Stall:15044753	W0_Idle:2299675	W0_Scoreboard:2828615	W1:0	W2:655360	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:921625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5537792
Warp Occupancy Distribution:
Stall:6180880	W0_Idle:854041	W0_Scoreboard:919972	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59178	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1081869
warp_utilization0: 0.226910
warp_utilization1: 0.260731
warp_utilization2: 0.125446
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1376856 {8:172107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25653376 {40:81920,72:49152,136:138512,}
traffic_breakdown_coretomem[INST_ACC_R] = 11144 {8:1393,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 1308456 {136:9621,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 161488 {8:20186,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 6206904 {136:45639,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23394584 {136:172019,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2155808 {8:269476,}
traffic_breakdown_memtocore[INST_ACC_R] = 188632 {136:1387,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 2739312 {136:20142,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 364352 {8:45544,}
maxmrqlatency = 1560 
maxdqlatency = 0 
maxmflatency = 3703 
averagemflatency = 700 
averagemflatency_1 = 692 
averagemflatency_2= 709 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 76 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 303197 
mrq_lat_table:119847 	6020 	10844 	18020 	43225 	63723 	68522 	43533 	12931 	1210 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20243 	150612 	256843 	76681 	2859 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8087 	7241 	11289 	40778 	104740 	185446 	139508 	20976 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79796 	106672 	5714 	38 	0 	0 	0 	0 	0 	4904 	10412 	16775 	37039 	68780 	134240 	42868 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	53 	511 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        32        32        32        32        32        32        32        32        32        32        32        24        24        42        34 
dram[1]:        30        36        32        40        32        32        32        41        32        32        32        32        26        26        32        32 
dram[2]:        32        33        32        32        32        39        32        32        32        45        32        32        28        31        30        33 
dram[3]:        32        32        43        32        32        32        39        32        32        32        32        32        40        24        50        20 
dram[4]:        32        32        46        32        36        35        51        32        32        32        35        30        40        25        48        23 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        30        27        24        26        32 
maximum service time to same row:
dram[0]:      2516      3042      3098      3168      4257      4015      2911      2467      3250      3228      4138      3947      4294      4796      4672      4667 
dram[1]:      3581      3542      2578      2652      4273      2250      3205      2314      3829      3421      4746      4043      4603      4747      5751      4752 
dram[2]:      2288      2189      2896      2416      3880      2344      2795      2184      3274      3596      3744      3917      4962      4584      4299      4492 
dram[3]:      3954      3378      3410      2486      6920      2929      3267      2789      3241      3007      3512      4835      4345      4737      4732      4767 
dram[4]:      3440      2566      3148      3232      3527      3041      3571      2900      3287      3955      3811      5391      5135      4939      4967      4816 
dram[5]:      3188      2200      3664      2150      3742      3681      3523      3060      3449      3535      4231      4272      4947      4716      7498      5067 
average row accesses per activate:
dram[0]:  2.474680  2.257202  2.413752  2.356358  2.787832  2.470173  2.569375  2.379347  2.592298  2.334239  2.555408  2.378698  2.552835  2.379775  2.733333  2.471831 
dram[1]:  2.491985  2.307652  2.482265  2.403836  2.797329  2.604930  2.573853  2.397597  2.405904  2.458262  2.537954  2.494724  2.532567  2.390940  2.766795  2.536506 
dram[2]:  2.430127  2.371011  2.455665  2.325797  2.718654  2.675034  2.525371  2.441437  2.529603  2.405990  2.495760  2.438447  2.594737  2.381455  2.681203  2.526042 
dram[3]:  2.544828  2.250256  2.566730  2.355042  2.824841  2.421182  2.654474  2.456219  2.596644  2.388280  2.478149  2.427887  2.564737  2.357182  2.780525  2.487821 
dram[4]:  2.431777  2.289802  2.501838  2.307732  2.786331  2.462904  2.640574  2.463057  2.499675  2.392168  2.647632  2.338953  2.570767  2.307278  2.755930  2.433606 
dram[5]:  2.405244  2.340075  2.476044  2.341602  2.813898  2.628762  2.532116  2.524194  2.439498  2.382991  2.563895  2.494763  2.554600  2.420112  2.682159  2.592968 
average row locality = 387890/156017 = 2.486203
average row locality_1 = 268838/115420 = 2.329215
average row locality_2 = 119052/40597 = 2.932532
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1937      2093      1949      2146      1764      1887      1948      2111      1875      2057      1858      1936      1901      2021      1766      1872 
dram[1]:      1942      2098      1914      2143      1762      1926      1941      2084      1885      2066      1857      1941      1895      2039      1754      1894 
dram[2]:      1931      2100      1916      2150      1757      1934      1933      2101      1869      2084      1838      1938      1882      2039      1745      1888 
dram[3]:      1942      2104      1939      2138      1749      1940      1928      2086      1860      2090      1862      1958      1888      2061      1762      1887 
dram[4]:      1923      2105      1958      2133      1757      1913      1927      2068      1852      2075      1829      1933      1863      2035      1762      1872 
dram[5]:      1944      2104      1943      2151      1741      1933      1911      2074      1872      2049      1826      1949      1853      2060      1753      1857 
total reads: 186586
bank skew: 2151/1741 = 1.24
chip skew: 31194/31005 = 1.01
number of total write accesses:
dram[0]:      2119      2296      2123      2370      1811      1964      2163      2336      2029      2239      1993      2084      2061      2215      1842      1989 
dram[1]:      2105      2305      2075      2369      1799      1984      2154      2306      2027      2263      1990      2078      2073      2236      1829      1997 
dram[2]:      2088      2284      2072      2376      1799      2009      2148      2318      2019      2254      1988      2083      2062      2250      1821      1992 
dram[3]:      2117      2294      2119      2346      1799      1992      2136      2318      2009      2272      1994      2099      2054      2256      1836      1994 
dram[4]:      2087      2303      2125      2350      1790      1971      2121      2300      1997      2262      1973      2090      2024      2245      1840      1995 
dram[5]:      2092      2293      2099      2381      1782      2001      2110      2308      2019      2238      1966      2100      2007      2272      1825      1978 
total reads: 201366
bank skew: 2381/1782 = 1.34
chip skew: 33635/33471 = 1.00
average mf latency per bank:
dram[0]:        869       854       856       866       901       909       917       918       942       936       937       967       939       956       984       965
dram[1]:        862       852       866       847       904       887       928       936       929       926       944      1009       925       959       961       957
dram[2]:        833       857       844       848       891       892       909       932       925       907       925       960       928       937       962       958
dram[3]:        858       869       856       879       912       907       920       954       938       939       956       979       952       946       993       980
dram[4]:        852       843       842       844       910       889       927       949       932       901       949       968       960       943       986       961
dram[5]:        848       849       851       835       920       887       941       933       943       919       948       942       963       932       947       962
maximum mf latency per bank:
dram[0]:       2518      3317      2898      3632      2692      3243      2617      3112      2912      3234      3001      2774      3360      3497      2730      3234
dram[1]:       3207      3125      3646      3195      3148      2445      3224      3305      2979      2878      3244      2732      3697      3099      2846      2622
dram[2]:       2749      2680      3474      3111      3219      2619      2830      2993      2927      2868      3061      2632      3397      2791      3200      2795
dram[3]:       2912      2982      3102      3373      3469      2921      2985      2964      2752      2689      3240      2908      3517      2675      3012      2978
dram[4]:       2868      2819      3151      3242      3151      2754      3159      3263      3161      2826      3316      3234      3057      2806      2955      3049
dram[5]:       3233      3192      3703      3229      3161      3100      3173      3421      2999      3281      2490      3270      3316      2993      3053      3474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220222 n_act=26247 n_pre=26232 n_req=42966 n_req_1=22632 n_req_2=20334 n_req_3=0 n_rd=62226 n_write=65294 bw_util=0.4195 bw_util_1=0.2165 bw_util_2=0.2031 bw_util_3=0 blp=7.177340 blp_1= 2.464824 blp_2= 2.930070 blp_3= -nan
 n_activity=392185 dram_eff=0.4281 dram_eff_1=0.2209 dram_eff_2=0.2072 dram_eff_3=0
bk0: 3874a 237225i bk1: 4184a 211881i bk2: 3898a 228170i bk3: 4284a 199878i bk4: 3526a 251171i bk5: 3774a 230673i bk6: 3896a 219940i bk7: 4222a 186584i bk8: 3750a 246173i bk9: 4110a 216654i bk10: 3716a 244010i bk11: 3872a 225112i bk12: 3802a 230161i bk13: 4042a 209042i bk14: 3532a 246161i bk15: 3744a 225601i 
bw_dist = 0.216	0.203	0.000	0.560	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6943
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220904 n_act=25906 n_pre=25890 n_req=43058 n_req_1=22487 n_req_2=20571 n_req_3=0 n_rd=62270 n_write=65251 bw_util=0.4207 bw_util_1=0.2152 bw_util_2=0.2055 bw_util_3=0 blp=7.062734 blp_1= 2.426982 blp_2= 2.820157 blp_3= -nan
 n_activity=392930 dram_eff=0.4285 dram_eff_1=0.2191 dram_eff_2=0.2093 dram_eff_3=0
bk0: 3879a 240376i bk1: 4196a 212680i bk2: 3828a 234013i bk3: 4286a 205078i bk4: 3524a 252327i bk5: 3852a 231730i bk6: 3882a 220137i bk7: 4168a 199594i bk8: 3770a 243873i bk9: 4132a 220360i bk10: 3710a 243513i bk11: 3882a 230287i bk12: 3787a 233073i bk13: 4078a 209578i bk14: 3508a 246344i bk15: 3788a 222512i 
bw_dist = 0.215	0.206	0.000	0.561	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7206
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220839 n_act=25989 n_pre=25973 n_req=42998 n_req_1=22557 n_req_2=20441 n_req_3=0 n_rd=62207 n_write=65213 bw_util=0.4202 bw_util_1=0.2159 bw_util_2=0.2043 bw_util_3=0 blp=7.094898 blp_1= 2.441976 blp_2= 2.904964 blp_3= -nan
 n_activity=392149 dram_eff=0.4288 dram_eff_1=0.2203 dram_eff_2=0.2085 dram_eff_3=0
bk0: 3859a 240217i bk1: 4200a 220488i bk2: 3832a 232886i bk3: 4300a 197852i bk4: 3514a 251019i bk5: 3868a 230396i bk6: 3866a 219766i bk7: 4202a 194603i bk8: 3738a 246915i bk9: 4168a 220497i bk10: 3676a 243552i bk11: 3876a 231104i bk12: 3764a 233300i bk13: 4078a 208141i bk14: 3490a 247636i bk15: 3776a 224603i 
bw_dist = 0.216	0.204	0.000	0.560	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5995
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=220495 n_act=26002 n_pre=25987 n_req=43183 n_req_1=22649 n_req_2=20534 n_req_3=0 n_rd=62382 n_write=65355 bw_util=0.422 bw_util_1=0.2168 bw_util_2=0.2052 bw_util_3=0 blp=7.136185 blp_1= 2.486307 blp_2= 2.848891 blp_3= -nan
 n_activity=392893 dram_eff=0.4299 dram_eff_1=0.2209 dram_eff_2=0.209 dram_eff_3=0
bk0: 3884a 241022i bk1: 4208a 212678i bk2: 3878a 232947i bk3: 4276a 197084i bk4: 3498a 251637i bk5: 3880a 222277i bk6: 3856a 225830i bk7: 4172a 193146i bk8: 3720a 252584i bk9: 4178a 218790i bk10: 3724a 239778i bk11: 3916a 223997i bk12: 3776a 233327i bk13: 4118a 206192i bk14: 3524a 244732i bk15: 3774a 221891i 
bw_dist = 0.217	0.205	0.000	0.560	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7987
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=221113 n_act=26067 n_pre=26053 n_req=42800 n_req_1=22562 n_req_2=20238 n_req_3=0 n_rd=62000 n_write=64988 bw_util=0.418 bw_util_1=0.2159 bw_util_2=0.2021 bw_util_3=0 blp=7.108387 blp_1= 2.452453 blp_2= 2.870771 blp_3= -nan
 n_activity=392029 dram_eff=0.4267 dram_eff_1=0.2204 dram_eff_2=0.2063 dram_eff_3=0
bk0: 3846a 239528i bk1: 4208a 212396i bk2: 3916a 229532i bk3: 4261a 198266i bk4: 3514a 253354i bk5: 3826a 228420i bk6: 3854a 224696i bk7: 4136a 194684i bk8: 3702a 251488i bk9: 4150a 216881i bk10: 3657a 244718i bk11: 3866a 228039i bk12: 3726a 237435i bk13: 4070a 208237i bk14: 3524a 245259i bk15: 3744a 224758i 
bw_dist = 0.216	0.202	0.000	0.562	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6638
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400221 n_nop=221609 n_act=25799 n_pre=25785 n_req=42723 n_req_1=22533 n_req_2=20190 n_req_3=0 n_rd=62030 n_write=64998 bw_util=0.4173 bw_util_1=0.2156 bw_util_2=0.2016 bw_util_3=0 blp=6.983851 blp_1= 2.413406 blp_2= 2.800097 blp_3= -nan
 n_activity=392916 dram_eff=0.425 dram_eff_1=0.2197 dram_eff_2=0.2054 dram_eff_3=0
bk0: 3888a 237826i bk1: 4208a 219461i bk2: 3878a 232202i bk3: 4300a 202955i bk4: 3482a 254265i bk5: 3866a 229097i bk6: 3822a 223315i bk7: 4148a 200058i bk8: 3744a 247172i bk9: 4098a 223836i bk10: 3652a 250779i bk11: 3898a 231902i bk12: 3706a 237873i bk13: 4120a 207273i bk14: 3506a 251324i bk15: 3714a 230559i 
bw_dist = 0.216	0.202	0.000	0.564	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4322

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42499, Miss = 15004, Miss_rate = 0.353, Pending_hits = 1933, Reservation_fails = 22911
L2_cache_bank[1]: Access = 43730, Miss = 16125, Miss_rate = 0.369, Pending_hits = 1750, Reservation_fails = 22567
L2_cache_bank[2]: Access = 42512, Miss = 14955, Miss_rate = 0.352, Pending_hits = 1717, Reservation_fails = 22987
L2_cache_bank[3]: Access = 44326, Miss = 16191, Miss_rate = 0.365, Pending_hits = 2065, Reservation_fails = 24132
L2_cache_bank[4]: Access = 42339, Miss = 14872, Miss_rate = 0.351, Pending_hits = 1727, Reservation_fails = 25165
L2_cache_bank[5]: Access = 44062, Miss = 16239, Miss_rate = 0.369, Pending_hits = 2075, Reservation_fails = 22098
L2_cache_bank[6]: Access = 42640, Miss = 14932, Miss_rate = 0.350, Pending_hits = 2063, Reservation_fails = 21991
L2_cache_bank[7]: Access = 44293, Miss = 16270, Miss_rate = 0.367, Pending_hits = 1813, Reservation_fails = 25266
L2_cache_bank[8]: Access = 42076, Miss = 14875, Miss_rate = 0.354, Pending_hits = 2062, Reservation_fails = 24684
L2_cache_bank[9]: Access = 43841, Miss = 16145, Miss_rate = 0.368, Pending_hits = 1757, Reservation_fails = 24238
L2_cache_bank[10]: Access = 42082, Miss = 14849, Miss_rate = 0.353, Pending_hits = 1604, Reservation_fails = 23548
L2_cache_bank[11]: Access = 43943, Miss = 16187, Miss_rate = 0.368, Pending_hits = 2104, Reservation_fails = 26345
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42499, Miss = 15004 (0.353), PendingHit = 1933 (0.0455)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43730, Miss = 16125 (0.369), PendingHit = 1750 (0.04)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42512, Miss = 14955 (0.352), PendingHit = 1717 (0.0404)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44326, Miss = 16191 (0.365), PendingHit = 2065 (0.0466)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42339, Miss = 14872 (0.351), PendingHit = 1727 (0.0408)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44062, Miss = 16239 (0.369), PendingHit = 2075 (0.0471)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42640, Miss = 14932 (0.35), PendingHit = 2063 (0.0484)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44293, Miss = 16270 (0.367), PendingHit = 1813 (0.0409)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42076, Miss = 14875 (0.354), PendingHit = 2062 (0.049)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43841, Miss = 16145 (0.368), PendingHit = 1757 (0.0401)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42082, Miss = 14849 (0.353), PendingHit = 1604 (0.0381)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43943, Miss = 16187 (0.368), PendingHit = 2104 (0.0479)
L2 Cache Total Miss Rate = 0.360
Stream 1: L2 Cache Miss Rate = 0.312
Stream 2: L2 Cache Miss Rate = 0.494
Stream 1: Accesses  = 381316
Stream 1: Misses  = 118946
Stream 2: Accesses  = 137027
Stream 2: Misses  = 67698
Stream 1+2: Accesses  = 518343
Stream 1+2: Misses  = 186644
Total Accesses  = 518343
MPKI-CORES
CORE_L2MPKI_0	0.638
CORE_L2MPKI_1	0.657
CORE_L2MPKI_2	0.623
CORE_L2MPKI_3	0.633
CORE_L2MPKI_4	0.632
CORE_L2MPKI_5	0.618
CORE_L2MPKI_6	0.618
CORE_L2MPKI_7	0.639
CORE_L2MPKI_8	0.623
CORE_L2MPKI_9	0.641
CORE_L2MPKI_10	0.620
CORE_L2MPKI_11	0.628
CORE_L2MPKI_12	0.620
CORE_L2MPKI_13	0.619
CORE_L2MPKI_14	0.621
CORE_L2MPKI_15	0.656
CORE_L2MPKI_16	0.631
CORE_L2MPKI_17	0.618
CORE_L2MPKI_18	0.634
CORE_L2MPKI_19	0.624
CORE_L2MPKI_20	0.625
CORE_L2MPKI_21	0.607
CORE_L2MPKI_22	0.641
CORE_L2MPKI_23	0.619
CORE_L2MPKI_24	0.622
CORE_L2MPKI_25	0.616
CORE_L2MPKI_26	0.617
CORE_L2MPKI_27	0.625
CORE_L2MPKI_28	0.619
CORE_L2MPKI_29	0.619
CORE_L2MPKI_30	0.605
CORE_L2MPKI_31	0.627
CORE_L2MPKI_32	0.603
CORE_L2MPKI_33	0.623
CORE_L2MPKI_34	0.622
CORE_L2MPKI_35	0.658
CORE_L2MPKI_36	0.615
CORE_L2MPKI_37	0.623
CORE_L2MPKI_38	0.637
CORE_L2MPKI_39	0.629
CORE_L2MPKI_40	0.643
CORE_L2MPKI_41	0.623
CORE_L2MPKI_42	0.609
CORE_L2MPKI_43	0.622
CORE_L2MPKI_44	0.628
CORE_L2MPKI_45	2.051
CORE_L2MPKI_46	2.065
CORE_L2MPKI_47	2.038
CORE_L2MPKI_48	1.881
CORE_L2MPKI_49	1.867
CORE_L2MPKI_50	1.874
CORE_L2MPKI_51	1.933
CORE_L2MPKI_52	1.896
CORE_L2MPKI_53	1.910
CORE_L2MPKI_54	1.872
CORE_L2MPKI_55	1.857
CORE_L2MPKI_56	1.878
CORE_L2MPKI_57	2.084
CORE_L2MPKI_58	2.050
CORE_L2MPKI_59	2.046
Avg_MPKI_Stream1= 0.626
Avg_MPKI_Stream2= 1.954
MISSES-CORES
CORE_MISSES_0	2738
CORE_MISSES_1	2689
CORE_MISSES_2	2661
CORE_MISSES_3	2791
CORE_MISSES_4	2656
CORE_MISSES_5	2645
CORE_MISSES_6	2688
CORE_MISSES_7	2661
CORE_MISSES_8	2639
CORE_MISSES_9	2621
CORE_MISSES_10	2785
CORE_MISSES_11	2680
CORE_MISSES_12	2680
CORE_MISSES_13	2735
CORE_MISSES_14	2559
CORE_MISSES_15	2666
CORE_MISSES_16	2628
CORE_MISSES_17	2568
CORE_MISSES_18	2682
CORE_MISSES_19	2695
CORE_MISSES_20	2590
CORE_MISSES_21	2533
CORE_MISSES_22	2679
CORE_MISSES_23	2672
CORE_MISSES_24	2579
CORE_MISSES_25	2621
CORE_MISSES_26	2594
CORE_MISSES_27	2646
CORE_MISSES_28	2679
CORE_MISSES_29	2694
CORE_MISSES_30	2577
CORE_MISSES_31	2673
CORE_MISSES_32	2638
CORE_MISSES_33	2565
CORE_MISSES_34	2632
CORE_MISSES_35	2712
CORE_MISSES_36	2539
CORE_MISSES_37	2603
CORE_MISSES_38	2652
CORE_MISSES_39	2591
CORE_MISSES_40	2650
CORE_MISSES_41	2631
CORE_MISSES_42	2529
CORE_MISSES_43	2560
CORE_MISSES_44	2640
CORE_MISSES_45	4447
CORE_MISSES_46	4570
CORE_MISSES_47	4349
CORE_MISSES_48	4889
CORE_MISSES_49	4765
CORE_MISSES_50	4476
CORE_MISSES_51	4252
CORE_MISSES_52	4209
CORE_MISSES_53	4310
CORE_MISSES_54	4649
CORE_MISSES_55	4765
CORE_MISSES_56	4816
CORE_MISSES_57	4336
CORE_MISSES_58	4512
CORE_MISSES_59	4353
L2_MISSES = 186644
L2_total_cache_accesses = 518343
L2_total_cache_misses = 186644
L2_total_cache_miss_rate = 0.3601
L2_total_cache_pending_hits = 22670
L2_total_cache_reservation_fails = 285932
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19739
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 16285
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 147
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 3715
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 193
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260495
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 25017
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2229
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 18327
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 3131
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4784
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 4803
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 240
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1292
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2034
L2_cache_data_port_util = 0.358
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1282940
icnt_total_pkts_simt_to_mem=1473902
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     617.4258
gpu_ipc_2 =     117.3849
gpu_tot_sim_cycle_stream_1 = 615636
gpu_tot_sim_cycle_stream_2 = 615639
gpu_sim_insn_1 = 380109568
gpu_sim_insn_2 = 72266744
gpu_sim_cycle = 615644
gpu_sim_insn = 452376312
gpu_ipc =     734.8018
gpu_tot_sim_cycle = 615644
gpu_tot_sim_insn = 452376312
gpu_tot_ipc =     734.8018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1841069
gpu_stall_icnt2sh    = 536006
gpu_total_sim_rate=295670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8760412
	L1I_total_cache_misses = 40216
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33986
L1D_cache:
	L1D_cache_core[0]: Access = 30246, Miss = 11402, Miss_rate = 0.377, Pending_hits = 5536, Reservation_fails = 405068
	L1D_cache_core[1]: Access = 28982, Miss = 11007, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 413624
	L1D_cache_core[2]: Access = 29710, Miss = 11282, Miss_rate = 0.380, Pending_hits = 5411, Reservation_fails = 403569
	L1D_cache_core[3]: Access = 29893, Miss = 11307, Miss_rate = 0.378, Pending_hits = 5408, Reservation_fails = 410120
	L1D_cache_core[4]: Access = 29761, Miss = 11322, Miss_rate = 0.380, Pending_hits = 5412, Reservation_fails = 406081
	L1D_cache_core[5]: Access = 29797, Miss = 11227, Miss_rate = 0.377, Pending_hits = 5491, Reservation_fails = 404306
	L1D_cache_core[6]: Access = 29410, Miss = 11183, Miss_rate = 0.380, Pending_hits = 5273, Reservation_fails = 413450
	L1D_cache_core[7]: Access = 29354, Miss = 11119, Miss_rate = 0.379, Pending_hits = 5415, Reservation_fails = 404959
	L1D_cache_core[8]: Access = 30014, Miss = 11351, Miss_rate = 0.378, Pending_hits = 5473, Reservation_fails = 402466
	L1D_cache_core[9]: Access = 30074, Miss = 11305, Miss_rate = 0.376, Pending_hits = 5359, Reservation_fails = 410146
	L1D_cache_core[10]: Access = 30116, Miss = 11632, Miss_rate = 0.386, Pending_hits = 5538, Reservation_fails = 413066
	L1D_cache_core[11]: Access = 29633, Miss = 11338, Miss_rate = 0.383, Pending_hits = 5272, Reservation_fails = 404870
	L1D_cache_core[12]: Access = 30313, Miss = 11413, Miss_rate = 0.377, Pending_hits = 5364, Reservation_fails = 405116
	L1D_cache_core[13]: Access = 31165, Miss = 11709, Miss_rate = 0.376, Pending_hits = 5634, Reservation_fails = 400228
	L1D_cache_core[14]: Access = 29143, Miss = 11033, Miss_rate = 0.379, Pending_hits = 5217, Reservation_fails = 415039
	L1D_cache_core[15]: Access = 29385, Miss = 11184, Miss_rate = 0.381, Pending_hits = 5361, Reservation_fails = 405357
	L1D_cache_core[16]: Access = 29500, Miss = 11081, Miss_rate = 0.376, Pending_hits = 5350, Reservation_fails = 406500
	L1D_cache_core[17]: Access = 28850, Miss = 10838, Miss_rate = 0.376, Pending_hits = 5259, Reservation_fails = 414757
	L1D_cache_core[18]: Access = 29211, Miss = 11078, Miss_rate = 0.379, Pending_hits = 5358, Reservation_fails = 411773
	L1D_cache_core[19]: Access = 28653, Miss = 10891, Miss_rate = 0.380, Pending_hits = 5288, Reservation_fails = 417838
	L1D_cache_core[20]: Access = 28977, Miss = 11153, Miss_rate = 0.385, Pending_hits = 5167, Reservation_fails = 412029
	L1D_cache_core[21]: Access = 29613, Miss = 11152, Miss_rate = 0.377, Pending_hits = 5339, Reservation_fails = 411056
	L1D_cache_core[22]: Access = 29639, Miss = 11134, Miss_rate = 0.376, Pending_hits = 5394, Reservation_fails = 416579
	L1D_cache_core[23]: Access = 29314, Miss = 11208, Miss_rate = 0.382, Pending_hits = 5374, Reservation_fails = 408881
	L1D_cache_core[24]: Access = 28728, Miss = 11010, Miss_rate = 0.383, Pending_hits = 5238, Reservation_fails = 411019
	L1D_cache_core[25]: Access = 29099, Miss = 11251, Miss_rate = 0.387, Pending_hits = 5225, Reservation_fails = 406441
	L1D_cache_core[26]: Access = 28911, Miss = 10946, Miss_rate = 0.379, Pending_hits = 5268, Reservation_fails = 417422
	L1D_cache_core[27]: Access = 29252, Miss = 11090, Miss_rate = 0.379, Pending_hits = 5268, Reservation_fails = 410357
	L1D_cache_core[28]: Access = 29430, Miss = 11096, Miss_rate = 0.377, Pending_hits = 5269, Reservation_fails = 413755
	L1D_cache_core[29]: Access = 29813, Miss = 11314, Miss_rate = 0.379, Pending_hits = 5350, Reservation_fails = 407686
	L1D_cache_core[30]: Access = 29437, Miss = 11344, Miss_rate = 0.385, Pending_hits = 5433, Reservation_fails = 409932
	L1D_cache_core[31]: Access = 29779, Miss = 11319, Miss_rate = 0.380, Pending_hits = 5426, Reservation_fails = 407684
	L1D_cache_core[32]: Access = 29094, Miss = 11130, Miss_rate = 0.383, Pending_hits = 5344, Reservation_fails = 409786
	L1D_cache_core[33]: Access = 28943, Miss = 10977, Miss_rate = 0.379, Pending_hits = 5170, Reservation_fails = 414460
	L1D_cache_core[34]: Access = 28236, Miss = 10697, Miss_rate = 0.379, Pending_hits = 5034, Reservation_fails = 414213
	L1D_cache_core[35]: Access = 29817, Miss = 11113, Miss_rate = 0.373, Pending_hits = 5249, Reservation_fails = 415457
	L1D_cache_core[36]: Access = 28797, Miss = 10938, Miss_rate = 0.380, Pending_hits = 5037, Reservation_fails = 417688
	L1D_cache_core[37]: Access = 28996, Miss = 11071, Miss_rate = 0.382, Pending_hits = 5094, Reservation_fails = 412717
	L1D_cache_core[38]: Access = 29584, Miss = 11222, Miss_rate = 0.379, Pending_hits = 5441, Reservation_fails = 404446
	L1D_cache_core[39]: Access = 28968, Miss = 10947, Miss_rate = 0.378, Pending_hits = 5273, Reservation_fails = 409803
	L1D_cache_core[40]: Access = 29202, Miss = 10982, Miss_rate = 0.376, Pending_hits = 5325, Reservation_fails = 419268
	L1D_cache_core[41]: Access = 29326, Miss = 11184, Miss_rate = 0.381, Pending_hits = 5268, Reservation_fails = 413481
	L1D_cache_core[42]: Access = 28671, Miss = 10879, Miss_rate = 0.379, Pending_hits = 5065, Reservation_fails = 417267
	L1D_cache_core[43]: Access = 29011, Miss = 10978, Miss_rate = 0.378, Pending_hits = 5197, Reservation_fails = 421609
	L1D_cache_core[44]: Access = 29175, Miss = 11154, Miss_rate = 0.382, Pending_hits = 5443, Reservation_fails = 413538
	L1D_cache_core[45]: Access = 17516, Miss = 16129, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 560227
	L1D_cache_core[46]: Access = 17159, Miss = 15839, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 533550
	L1D_cache_core[47]: Access = 17125, Miss = 15756, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 536930
	L1D_cache_core[48]: Access = 20769, Miss = 19090, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 525877
	L1D_cache_core[49]: Access = 20160, Miss = 18568, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 524276
	L1D_cache_core[50]: Access = 19982, Miss = 18306, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 520058
	L1D_cache_core[51]: Access = 17144, Miss = 15739, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 544512
	L1D_cache_core[52]: Access = 17089, Miss = 15741, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 541756
	L1D_cache_core[53]: Access = 17387, Miss = 15933, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 540311
	L1D_cache_core[54]: Access = 20184, Miss = 18606, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 535394
	L1D_cache_core[55]: Access = 20431, Miss = 18779, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 525997
	L1D_cache_core[56]: Access = 20106, Miss = 18492, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 522662
	L1D_cache_core[57]: Access = 17344, Miss = 15910, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 544673
	L1D_cache_core[58]: Access = 17064, Miss = 15712, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 540450
	L1D_cache_core[59]: Access = 17712, Miss = 16292, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 541755
	L1D_total_cache_accesses = 1600194
	L1D_total_cache_misses = 756883
	L1D_total_cache_miss_rate = 0.4730
	L1D_total_cache_pending_hits = 239233
	L1D_total_cache_reservation_fails = 26523335
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 631397
	L1C_total_cache_misses = 1560
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3225
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 322696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9890151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 40757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1905648
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 629837
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 259102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12558705
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 22052
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 91216
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 2168831
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8720196
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40216
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33986
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8183, 6738, 7203, 6738, 7668, 6738, 7203, 6738, 8133, 6738, 7203, 6738, 7668, 6738, 7203, 6738, 8313, 6873, 7353, 6873, 7833, 6873, 7353, 6873, 8313, 6873, 7353, 6873, 7833, 6873, 7353, 6873, 8493, 7008, 7503, 7008, 7998, 7008, 7503, 7008, 5940, 4455, 4950, 4455, 5445, 4455, 4950, 4455, 
shader 0 total_cycles, active_cycles, idle cycles = 615644, 164845, 450799 
shader 1 total_cycles, active_cycles, idle cycles = 615644, 154236, 461408 
shader 2 total_cycles, active_cycles, idle cycles = 615644, 160713, 454931 
shader 3 total_cycles, active_cycles, idle cycles = 615644, 160672, 454971 
shader 4 total_cycles, active_cycles, idle cycles = 615644, 159487, 456156 
shader 5 total_cycles, active_cycles, idle cycles = 615644, 158578, 457065 
shader 6 total_cycles, active_cycles, idle cycles = 615644, 159568, 456075 
shader 7 total_cycles, active_cycles, idle cycles = 615644, 158383, 457260 
shader 8 total_cycles, active_cycles, idle cycles = 615644, 162450, 453194 
shader 9 total_cycles, active_cycles, idle cycles = 615644, 159723, 455921 
shader 10 total_cycles, active_cycles, idle cycles = 615644, 163635, 452009 
shader 11 total_cycles, active_cycles, idle cycles = 615644, 161029, 454614 
shader 12 total_cycles, active_cycles, idle cycles = 615644, 160275, 455369 
shader 13 total_cycles, active_cycles, idle cycles = 615644, 168529, 447114 
shader 14 total_cycles, active_cycles, idle cycles = 615644, 156013, 459630 
shader 15 total_cycles, active_cycles, idle cycles = 615644, 158976, 456668 
shader 16 total_cycles, active_cycles, idle cycles = 615644, 160753, 454890 
shader 17 total_cycles, active_cycles, idle cycles = 615644, 154869, 460775 
shader 18 total_cycles, active_cycles, idle cycles = 615644, 158107, 457536 
shader 19 total_cycles, active_cycles, idle cycles = 615644, 156727, 458916 
shader 20 total_cycles, active_cycles, idle cycles = 615644, 155145, 460499 
shader 21 total_cycles, active_cycles, idle cycles = 615644, 157117, 458526 
shader 22 total_cycles, active_cycles, idle cycles = 615644, 158619, 457025 
shader 23 total_cycles, active_cycles, idle cycles = 615644, 160201, 455442 
shader 24 total_cycles, active_cycles, idle cycles = 615644, 157912, 457731 
shader 25 total_cycles, active_cycles, idle cycles = 615644, 158740, 456903 
shader 26 total_cycles, active_cycles, idle cycles = 615644, 154552, 461091 
shader 27 total_cycles, active_cycles, idle cycles = 615644, 158700, 456944 
shader 28 total_cycles, active_cycles, idle cycles = 615644, 157750, 457893 
shader 29 total_cycles, active_cycles, idle cycles = 615644, 160080, 455564 
shader 30 total_cycles, active_cycles, idle cycles = 615644, 160477, 455166 
shader 31 total_cycles, active_cycles, idle cycles = 615644, 159487, 456156 
shader 32 total_cycles, active_cycles, idle cycles = 615644, 161151, 454493 
shader 33 total_cycles, active_cycles, idle cycles = 615644, 153643, 462000 
shader 34 total_cycles, active_cycles, idle cycles = 615644, 151987, 463656 
shader 35 total_cycles, active_cycles, idle cycles = 615644, 155259, 460385 
shader 36 total_cycles, active_cycles, idle cycles = 615644, 150957, 464687 
shader 37 total_cycles, active_cycles, idle cycles = 615644, 155737, 459906 
shader 38 total_cycles, active_cycles, idle cycles = 615644, 157117, 458526 
shader 39 total_cycles, active_cycles, idle cycles = 615644, 155145, 460499 
shader 40 total_cycles, active_cycles, idle cycles = 615644, 152377, 463266 
shader 41 total_cycles, active_cycles, idle cycles = 615644, 158383, 457260 
shader 42 total_cycles, active_cycles, idle cycles = 615644, 153408, 462236 
shader 43 total_cycles, active_cycles, idle cycles = 615644, 155737, 459906 
shader 44 total_cycles, active_cycles, idle cycles = 615644, 157515, 458129 
shader 45 total_cycles, active_cycles, idle cycles = 615644, 78278, 537366 
shader 46 total_cycles, active_cycles, idle cycles = 615644, 76790, 538853 
shader 47 total_cycles, active_cycles, idle cycles = 615644, 77000, 538643 
shader 48 total_cycles, active_cycles, idle cycles = 615644, 93168, 522475 
shader 49 total_cycles, active_cycles, idle cycles = 615644, 90422, 525222 
shader 50 total_cycles, active_cycles, idle cycles = 615644, 89784, 525859 
shader 51 total_cycles, active_cycles, idle cycles = 615644, 76444, 539200 
shader 52 total_cycles, active_cycles, idle cycles = 615644, 76348, 539295 
shader 53 total_cycles, active_cycles, idle cycles = 615644, 77888, 537756 
shader 54 total_cycles, active_cycles, idle cycles = 615644, 90578, 525066 
shader 55 total_cycles, active_cycles, idle cycles = 615644, 91711, 523932 
shader 56 total_cycles, active_cycles, idle cycles = 615644, 89927, 525716 
shader 57 total_cycles, active_cycles, idle cycles = 615644, 77842, 537802 
shader 58 total_cycles, active_cycles, idle cycles = 615644, 76149, 539495 
shader 59 total_cycles, active_cycles, idle cycles = 615644, 79695, 535949 
warps_exctd_sm 0 = 96512 
warps_exctd_sm 1 = 91392 
warps_exctd_sm 2 = 94464 
warps_exctd_sm 3 = 94720 
warps_exctd_sm 4 = 94208 
warps_exctd_sm 5 = 93952 
warps_exctd_sm 6 = 93696 
warps_exctd_sm 7 = 93184 
warps_exctd_sm 8 = 95488 
warps_exctd_sm 9 = 94720 
warps_exctd_sm 10 = 96000 
warps_exctd_sm 11 = 94464 
warps_exctd_sm 12 = 95232 
warps_exctd_sm 13 = 99072 
warps_exctd_sm 14 = 92160 
warps_exctd_sm 15 = 93440 
warps_exctd_sm 16 = 94208 
warps_exctd_sm 17 = 91392 
warps_exctd_sm 18 = 92928 
warps_exctd_sm 19 = 91648 
warps_exctd_sm 20 = 91648 
warps_exctd_sm 21 = 93184 
warps_exctd_sm 22 = 93696 
warps_exctd_sm 23 = 93696 
warps_exctd_sm 24 = 92160 
warps_exctd_sm 25 = 92928 
warps_exctd_sm 26 = 91392 
warps_exctd_sm 27 = 93184 
warps_exctd_sm 28 = 93184 
warps_exctd_sm 29 = 94464 
warps_exctd_sm 30 = 93952 
warps_exctd_sm 31 = 94208 
warps_exctd_sm 32 = 93696 
warps_exctd_sm 33 = 91136 
warps_exctd_sm 34 = 89600 
warps_exctd_sm 35 = 92928 
warps_exctd_sm 36 = 90112 
warps_exctd_sm 37 = 91904 
warps_exctd_sm 38 = 93184 
warps_exctd_sm 39 = 91648 
warps_exctd_sm 40 = 91136 
warps_exctd_sm 41 = 93184 
warps_exctd_sm 42 = 90624 
warps_exctd_sm 43 = 91904 
warps_exctd_sm 44 = 92672 
warps_exctd_sm 45 = 20576 
warps_exctd_sm 46 = 20192 
warps_exctd_sm 47 = 20032 
warps_exctd_sm 48 = 24448 
warps_exctd_sm 49 = 23616 
warps_exctd_sm 50 = 23488 
warps_exctd_sm 51 = 20160 
warps_exctd_sm 52 = 20032 
warps_exctd_sm 53 = 20416 
warps_exctd_sm 54 = 23616 
warps_exctd_sm 55 = 24064 
warps_exctd_sm 56 = 23648 
warps_exctd_sm 57 = 20384 
warps_exctd_sm 58 = 20096 
warps_exctd_sm 59 = 20864 
gpgpu_n_tot_thrd_icount = 534825856
gpgpu_n_tot_w_icount = 16713308
gpgpu_n_stall_shd_mem = 27079412
gpgpu_n_mem_read_local = 40747
gpgpu_n_mem_write_local = 91190
gpgpu_n_mem_read_global = 343858
gpgpu_n_mem_write_global = 560391
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 18884320
gpgpu_n_store_insn = 10698560
gpgpu_n_shmem_insn = 16646144
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16272544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3225
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3225
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27076187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43218461	W0_Idle:6083934	W0_Scoreboard:7861276	W1:0	W2:1310720	W3:0	W4:0	W5:0	W6:0	W7:0	W8:41970	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2095436	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:79584	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13185899
Warp Occupancy Distribution:
Stall:30749906	W0_Idle:4609136	W0_Scoreboard:5819364	W1:0	W2:1310720	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1843250	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11075584
Warp Occupancy Distribution:
Stall:12468555	W0_Idle:1474798	W0_Scoreboard:2041912	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:41970	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:252186	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:79584	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2110315
warp_utilization0: 0.226235
warp_utilization1: 0.256814
warp_utilization2: 0.134496
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2750864 {8:343858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51438672 {40:163840,72:98304,136:277994,}
traffic_breakdown_coretomem[INST_ACC_R] = 46424 {8:5803,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 2754408 {136:20253,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 325976 {8:40747,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 12401840 {136:91190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46753536 {136:343776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4319912 {8:539989,}
traffic_breakdown_memtocore[INST_ACC_R] = 788800 {136:5800,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 5537376 {136:40716,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 728720 {8:91090,}
maxmrqlatency = 1560 
maxdqlatency = 0 
maxmflatency = 4406 
averagemflatency = 712 
averagemflatency_1 = 705 
averagemflatency_2= 719 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 3473 
max_icnt2sh_latency = 615643 
mrq_lat_table:234830 	11386 	21244 	36124 	87329 	129618 	144104 	92850 	26065 	2296 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40164 	293073 	513216 	162562 	6615 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14990 	13939 	22527 	81980 	205533 	368259 	287567 	46080 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166452 	208002 	10044 	54 	0 	0 	0 	0 	0 	4904 	10412 	16775 	37039 	68780 	134240 	269863 	89066 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	103 	1043 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        32        32        44        56        33        40        46        32        32        32        32        24        24        42        34 
dram[1]:        30        36        32        40        36        39        32        41        32        32        32        32        26        28        32        34 
dram[2]:        32        33        36        32        32        39        32        32        32        45        32        32        28        31        30        33 
dram[3]:        32        32        43        32        56        36        46        32        35        32        35        32        40        24        50        20 
dram[4]:        32        38        46        32        38        42        59        32        69        32        35        30        40        25        48        23 
dram[5]:        32        32        32        32        32        34        39        34        32        32        32        30        27        24        28        34 
maximum service time to same row:
dram[0]:      2516      3042      3098      3168      4257      4015      2911      3350      4707      3228      4138      3947      4294      4796      4672      4777 
dram[1]:      3581      3542      2578      2652      5172      4427      3205      2927      5784      3707      4746      4043      4603      4747      5751      4752 
dram[2]:      2767      2341      2896      2416      3892      3346      3772      2717      3862      3596      5956      3917      4962      4606      5485      4492 
dram[3]:      3954      3378      3410      2486      6920      2929      3566      3098      3241      3007      3512      4835      4345      4737      4732      4767 
dram[4]:      3440      2566      3148      3232      3527      5705      4515      2900      4368      3955      3811      5391      5135      4939      4967      4816 
dram[5]:      3188      2200      3664      2273      3837      4654      3529      3060      6653      3535      5145      4272      4947      4716      7498      5067 
average row accesses per activate:
dram[0]:  2.347592  2.242538  2.369855  2.325716  2.643625  2.430615  2.470676  2.360222  2.566963  2.337568  2.490669  2.351738  2.480811  2.336242  2.645963  2.440265 
dram[1]:  2.372628  2.303448  2.386429  2.325359  2.652299  2.507007  2.517737  2.402528  2.386654  2.414776  2.492353  2.464776  2.454911  2.407212  2.650782  2.500319 
dram[2]:  2.344295  2.281927  2.350212  2.268804  2.608495  2.575903  2.481235  2.413690  2.466899  2.371007  2.478896  2.443675  2.545044  2.380992  2.571480  2.500806 
dram[3]:  2.452976  2.267588  2.482367  2.291117  2.769550  2.412803  2.590564  2.371598  2.552121  2.337736  2.531260  2.397382  2.507406  2.352494  2.701761  2.428346 
dram[4]:  2.353146  2.269212  2.424810  2.265882  2.759470  2.420708  2.545483  2.408241  2.520143  2.343725  2.647345  2.351517  2.528036  2.293076  2.679210  2.384353 
dram[5]:  2.341603  2.315736  2.387432  2.308747  2.651070  2.541641  2.492478  2.465007  2.422658  2.378415  2.506570  2.459036  2.459536  2.410256  2.558993  2.486720 
average row locality = 785880/322616 = 2.435961
average row locality_1 = 548432/241404 = 2.271843
average row locality_2 = 237448/81212 = 2.923804
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3922      4220      3946      4343      3596      3866      3905      4235      3751      4129      3735      3884      3818      4101      3542      3749 
dram[1]:      3908      4263      3923      4332      3601      3904      3892      4230      3784      4162      3698      3892      3823      4140      3485      3804 
dram[2]:      3874      4259      3915      4330      3592      3904      3876      4194      3751      4164      3681      3918      3778      4124      3473      3772 
dram[3]:      3904      4286      3918      4332      3571      3923      3878      4165      3741      4163      3732      3891      3815      4149      3528      3748 
dram[4]:      3848      4266      3917      4331      3560      3955      3878      4194      3735      4178      3675      3883      3781      4147      3515      3728 
dram[5]:      3904      4285      3917      4346      3565      3976      3854      4217      3751      4166      3684      3934      3761      4166      3489      3761 
total reads: 376299
bank skew: 4346/3473 = 1.25
chip skew: 62841/62591 = 1.00
number of total write accesses:
dram[0]:      4365      4721      4403      4918      3785      4121      4352      4692      4050      4521      4006      4168      4133      4467      3700      3981 
dram[1]:      4344      4755      4377      4902      3783      4146      4342      4706      4050      4565      3961      4190      4129      4538      3635      4037 
dram[2]:      4324      4693      4393      4871      3777      4156      4322      4658      4037      4521      3954      4195      4108      4519      3632      3993 
dram[3]:      4339      4739      4388      4876      3760      4143      4303      4636      4020      4510      4001      4170      4141      4527      3688      3949 
dram[4]:      4273      4770      4371      4907      3726      4181      4296      4690      4022      4543      3952      4179      4109      4536      3676      3952 
dram[5]:      4308      4751      4365      4919      3745      4203      4265      4695      4033      4539      3946      4230      4082      4578      3627      4017 
total reads: 409672
bank skew: 4919/3627 = 1.36
chip skew: 68460/68153 = 1.00
average mf latency per bank:
dram[0]:        909       880       894       884       933       926       936       925       944       928       944       945       926       916       971       939
dram[1]:        883       885       885       873       933       934       937       943       929       920       932       968       894       917       946       935
dram[2]:        867       898       874       890       922       935       924       955       925       925       918       949       902       919       942       952
dram[3]:        872       896       871       901       930       933       928       950       922       950       922       958       902       923       951       962
dram[4]:        883       888       878       879       933       919       937       948       927       920       928       946       916       912       946       955
dram[5]:        890       895       887       876       941       914       945       945       940       923       923       921       917       909       935       955
maximum mf latency per bank:
dram[0]:       3283      3560      3153      3632      3455      3890      2908      3112      2912      3234      3402      3065      3480      3547      4039      3893
dram[1]:       3492      3157      3646      3266      3558      3306      3224      3305      2979      2878      3244      3276      3697      3568      2859      3572
dram[2]:       3198      3374      3474      3239      3474      3830      3544      3099      2927      3494      3247      3608      3397      3874      3334      3304
dram[3]:       2912      3329      3274      4406      3469      2921      3010      3135      2752      2910      3240      3160      3517      3505      3084      3168
dram[4]:       3095      3158      3151      3920      3735      2754      3159      3263      3161      2826      3715      3260      3986      3441      3395      3433
dram[5]:       3233      3221      3703      3874      3807      3100      3173      3421      2999      3281      3542      3270      3685      3711      3705      3474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=445871 n_act=54266 n_pre=54250 n_req=86556 n_req_1=45777 n_req_2=40779 n_req_3=0 n_rd=125468 n_write=132794 bw_util=0.4163 bw_util_1=0.2156 bw_util_2=0.2006 bw_util_3=0 blp=7.204888 blp_1= 2.455802 blp_2= 2.865249 blp_3= -nan
 n_activity=801578 dram_eff=0.422 dram_eff_1=0.2186 dram_eff_2=0.2034 dram_eff_3=0
bk0: 7844a 475294i bk1: 8440a 429167i bk2: 7892a 453774i bk3: 8686a 398386i bk4: 7192a 496811i bk5: 7732a 455499i bk6: 7810a 443241i bk7: 8468a 383754i bk8: 7502a 504057i bk9: 8258a 441233i bk10: 7470a 491795i bk11: 7766a 457924i bk12: 7636a 463654i bk13: 8198a 418033i bk14: 7084a 494715i bk15: 7490a 454502i 
bw_dist = 0.216	0.201	0.000	0.570	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0107
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=446612 n_act=53734 n_pre=53719 n_req=86820 n_req_1=45703 n_req_2=41117 n_req_3=0 n_rd=125664 n_write=132920 bw_util=0.4175 bw_util_1=0.2152 bw_util_2=0.2023 bw_util_3=0 blp=7.127769 blp_1= 2.439466 blp_2= 2.791232 blp_3= -nan
 n_activity=803281 dram_eff=0.4223 dram_eff_1=0.2177 dram_eff_2=0.2047 dram_eff_3=0
bk0: 7816a 479052i bk1: 8526a 425458i bk2: 7846a 456286i bk3: 8664a 403833i bk4: 7202a 496932i bk5: 7808a 457224i bk6: 7782a 444439i bk7: 8460a 393192i bk8: 7568a 497206i bk9: 8324a 447362i bk10: 7396a 493666i bk11: 7784a 466473i bk12: 7642a 470857i bk13: 8280a 420230i bk14: 6970a 503182i bk15: 7596a 450985i 
bw_dist = 0.215	0.202	0.000	0.571	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9964
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447645 n_act=53745 n_pre=53729 n_req=86360 n_req_1=45609 n_req_2=40751 n_req_3=0 n_rd=125190 n_write=132340 bw_util=0.4153 bw_util_1=0.2148 bw_util_2=0.2005 bw_util_3=0 blp=7.115032 blp_1= 2.446152 blp_2= 2.842713 blp_3= -nan
 n_activity=801139 dram_eff=0.4213 dram_eff_1=0.2179 dram_eff_2=0.2034 dram_eff_3=0
bk0: 7748a 481661i bk1: 8518a 435490i bk2: 7828a 456004i bk3: 8658a 398895i bk4: 7184a 498756i bk5: 7808a 460543i bk6: 7752a 445292i bk7: 8388a 398991i bk8: 7502a 504400i bk9: 8328a 447668i bk10: 7362a 494243i bk11: 7836a 464893i bk12: 7550a 476135i bk13: 8246a 419918i bk14: 6946a 501523i bk15: 7536a 455474i 
bw_dist = 0.215	0.200	0.000	0.571	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8293
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447874 n_act=53429 n_pre=53414 n_req=86691 n_req_1=45820 n_req_2=40871 n_req_3=0 n_rd=125471 n_write=132461 bw_util=0.417 bw_util_1=0.2159 bw_util_2=0.2011 bw_util_3=0 blp=7.114038 blp_1= 2.469315 blp_2= 2.796841 blp_3= -nan
 n_activity=802450 dram_eff=0.4223 dram_eff_1=0.2187 dram_eff_2=0.2037 dram_eff_3=0
bk0: 7806a 486599i bk1: 8572a 423156i bk2: 7834a 463974i bk3: 8664a 395194i bk4: 7142a 506412i bk5: 7846a 446178i bk6: 7756a 453097i bk7: 8330a 397079i bk8: 7482a 513108i bk9: 8326a 446521i bk10: 7464a 491071i bk11: 7781a 461405i bk12: 7628a 467972i bk13: 8298a 417716i bk14: 7049a 498710i bk15: 7493a 458748i 
bw_dist = 0.216	0.201	0.000	0.570	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9251
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447639 n_act=53744 n_pre=53728 n_req=86474 n_req_1=45742 n_req_2=40732 n_req_3=0 n_rd=125162 n_write=132376 bw_util=0.4158 bw_util_1=0.2154 bw_util_2=0.2004 bw_util_3=0 blp=7.130510 blp_1= 2.457878 blp_2= 2.824343 blp_3= -nan
 n_activity=801194 dram_eff=0.4218 dram_eff_1=0.2185 dram_eff_2=0.2033 dram_eff_3=0
bk0: 7692a 487273i bk1: 8532a 428568i bk2: 7834a 460830i bk3: 8662a 393759i bk4: 7120a 511609i bk5: 7910a 447631i bk6: 7756a 447704i bk7: 8388a 391490i bk8: 7470a 508327i bk9: 8356a 441419i bk10: 7350a 498406i bk11: 7764a 461580i bk12: 7562a 471285i bk13: 8282a 420318i bk14: 7030a 498408i bk15: 7454a 457563i 
bw_dist = 0.215	0.200	0.000	0.570	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8902
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447184 n_act=53693 n_pre=53678 n_req=86486 n_req_1=45818 n_req_2=40668 n_req_3=0 n_rd=125524 n_write=132570 bw_util=0.4157 bw_util_1=0.2156 bw_util_2=0.2001 bw_util_3=0 blp=7.102202 blp_1= 2.442451 blp_2= 2.783432 blp_3= -nan
 n_activity=802605 dram_eff=0.4209 dram_eff_1=0.2183 dram_eff_2=0.2026 dram_eff_3=0
bk0: 7808a 476235i bk1: 8570a 431944i bk2: 7832a 458556i bk3: 8692a 403389i bk4: 7128a 505752i bk5: 7952a 449801i bk6: 7706a 448523i bk7: 8434a 398204i bk8: 7502a 503966i bk9: 8332a 449409i bk10: 7368a 497649i bk11: 7868a 462094i bk12: 7518a 473575i bk13: 8326a 416753i bk14: 6974a 503390i bk15: 7514a 457185i 
bw_dist = 0.216	0.200	0.000	0.572	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85476, Miss = 30220, Miss_rate = 0.354, Pending_hits = 3685, Reservation_fails = 47027
L2_cache_bank[1]: Access = 87736, Miss = 32531, Miss_rate = 0.371, Pending_hits = 3470, Reservation_fails = 44983
L2_cache_bank[2]: Access = 85944, Miss = 30122, Miss_rate = 0.350, Pending_hits = 3296, Reservation_fails = 45884
L2_cache_bank[3]: Access = 89530, Miss = 32732, Miss_rate = 0.366, Pending_hits = 3975, Reservation_fails = 46836
L2_cache_bank[4]: Access = 84741, Miss = 29950, Miss_rate = 0.353, Pending_hits = 3275, Reservation_fails = 47493
L2_cache_bank[5]: Access = 87994, Miss = 32673, Miss_rate = 0.371, Pending_hits = 3916, Reservation_fails = 46472
L2_cache_bank[6]: Access = 86278, Miss = 30091, Miss_rate = 0.349, Pending_hits = 3935, Reservation_fails = 41580
L2_cache_bank[7]: Access = 88867, Miss = 32661, Miss_rate = 0.368, Pending_hits = 3448, Reservation_fails = 48193
L2_cache_bank[8]: Access = 84601, Miss = 29917, Miss_rate = 0.354, Pending_hits = 3958, Reservation_fails = 46755
L2_cache_bank[9]: Access = 88022, Miss = 32685, Miss_rate = 0.371, Pending_hits = 3402, Reservation_fails = 45576
L2_cache_bank[10]: Access = 84529, Miss = 29935, Miss_rate = 0.354, Pending_hits = 3128, Reservation_fails = 47893
L2_cache_bank[11]: Access = 88122, Miss = 32861, Miss_rate = 0.373, Pending_hits = 3959, Reservation_fails = 48922
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85476, Miss = 30220 (0.354), PendingHit = 3685 (0.0431)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87736, Miss = 32531 (0.371), PendingHit = 3470 (0.0396)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85944, Miss = 30122 (0.35), PendingHit = 3296 (0.0384)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89530, Miss = 32732 (0.366), PendingHit = 3975 (0.0444)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84741, Miss = 29950 (0.353), PendingHit = 3275 (0.0386)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87994, Miss = 32673 (0.371), PendingHit = 3916 (0.0445)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86278, Miss = 30091 (0.349), PendingHit = 3935 (0.0456)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88867, Miss = 32661 (0.368), PendingHit = 3448 (0.0388)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84601, Miss = 29917 (0.354), PendingHit = 3958 (0.0468)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88022, Miss = 32685 (0.371), PendingHit = 3402 (0.0386)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84529, Miss = 29935 (0.354), PendingHit = 3128 (0.037)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88122, Miss = 32861 (0.373), PendingHit = 3959 (0.0449)
L2 Cache Total Miss Rate = 0.361
Stream 1: L2 Cache Miss Rate = 0.314
Stream 2: L2 Cache Miss Rate = 0.489
Stream 1: Accesses  = 762317
Stream 1: Misses  = 239646
Stream 2: Accesses  = 279523
Stream 2: Misses  = 136732
Stream 1+2: Accesses  = 1041840
Stream 1+2: Misses  = 376378
Total Accesses  = 1041840
MPKI-CORES
CORE_L2MPKI_0	0.631
CORE_L2MPKI_1	0.656
CORE_L2MPKI_2	0.629
CORE_L2MPKI_3	0.638
CORE_L2MPKI_4	0.640
CORE_L2MPKI_5	0.629
CORE_L2MPKI_6	0.633
CORE_L2MPKI_7	0.641
CORE_L2MPKI_8	0.632
CORE_L2MPKI_9	0.632
CORE_L2MPKI_10	0.618
CORE_L2MPKI_11	0.626
CORE_L2MPKI_12	0.629
CORE_L2MPKI_13	0.618
CORE_L2MPKI_14	0.625
CORE_L2MPKI_15	0.639
CORE_L2MPKI_16	0.632
CORE_L2MPKI_17	0.637
CORE_L2MPKI_18	0.630
CORE_L2MPKI_19	0.632
CORE_L2MPKI_20	0.637
CORE_L2MPKI_21	0.617
CORE_L2MPKI_22	0.632
CORE_L2MPKI_23	0.626
CORE_L2MPKI_24	0.625
CORE_L2MPKI_25	0.626
CORE_L2MPKI_26	0.629
CORE_L2MPKI_27	0.636
CORE_L2MPKI_28	0.630
CORE_L2MPKI_29	0.632
CORE_L2MPKI_30	0.612
CORE_L2MPKI_31	0.635
CORE_L2MPKI_32	0.613
CORE_L2MPKI_33	0.628
CORE_L2MPKI_34	0.628
CORE_L2MPKI_35	0.639
CORE_L2MPKI_36	0.634
CORE_L2MPKI_37	0.645
CORE_L2MPKI_38	0.636
CORE_L2MPKI_39	0.632
CORE_L2MPKI_40	0.640
CORE_L2MPKI_41	0.633
CORE_L2MPKI_42	0.621
CORE_L2MPKI_43	0.621
CORE_L2MPKI_44	0.621
CORE_L2MPKI_45	1.991
CORE_L2MPKI_46	2.002
CORE_L2MPKI_47	1.990
CORE_L2MPKI_48	1.827
CORE_L2MPKI_49	1.808
CORE_L2MPKI_50	1.796
CORE_L2MPKI_51	1.883
CORE_L2MPKI_52	1.866
CORE_L2MPKI_53	1.883
CORE_L2MPKI_54	1.805
CORE_L2MPKI_55	1.813
CORE_L2MPKI_56	1.817
CORE_L2MPKI_57	1.993
CORE_L2MPKI_58	2.004
CORE_L2MPKI_59	1.986
Avg_MPKI_Stream1= 0.631
Avg_MPKI_Stream2= 1.898
MISSES-CORES
CORE_MISSES_0	5548
CORE_MISSES_1	5412
CORE_MISSES_2	5392
CORE_MISSES_3	5473
CORE_MISSES_4	5457
CORE_MISSES_5	5342
CORE_MISSES_6	5389
CORE_MISSES_7	5423
CORE_MISSES_8	5483
CORE_MISSES_9	5408
CORE_MISSES_10	5394
CORE_MISSES_11	5375
CORE_MISSES_12	5404
CORE_MISSES_13	5563
CORE_MISSES_14	5215
CORE_MISSES_15	5419
CORE_MISSES_16	5414
CORE_MISSES_17	5273
CORE_MISSES_18	5312
CORE_MISSES_19	5275
CORE_MISSES_20	5282
CORE_MISSES_21	5187
CORE_MISSES_22	5360
CORE_MISSES_23	5344
CORE_MISSES_24	5254
CORE_MISSES_25	5294
CORE_MISSES_26	5197
CORE_MISSES_27	5383
CORE_MISSES_28	5317
CORE_MISSES_29	5403
CORE_MISSES_30	5231
CORE_MISSES_31	5417
CORE_MISSES_32	5251
CORE_MISSES_33	5167
CORE_MISSES_34	5100
CORE_MISSES_35	5326
CORE_MISSES_36	5138
CORE_MISSES_37	5365
CORE_MISSES_38	5353
CORE_MISSES_39	5238
CORE_MISSES_40	5234
CORE_MISSES_41	5351
CORE_MISSES_42	5091
CORE_MISSES_43	5172
CORE_MISSES_44	5220
CORE_MISSES_45	9071
CORE_MISSES_46	8949
CORE_MISSES_47	8918
CORE_MISSES_48	9887
CORE_MISSES_49	9512
CORE_MISSES_50	9369
CORE_MISSES_51	8398
CORE_MISSES_52	8305
CORE_MISSES_53	8540
CORE_MISSES_54	9507
CORE_MISSES_55	9658
CORE_MISSES_56	9512
CORE_MISSES_57	9017
CORE_MISSES_58	8899
CORE_MISSES_59	9190
L2_MISSES = 376378
L2_total_cache_accesses = 1041840
L2_total_cache_misses = 376378
L2_total_cache_miss_rate = 0.3613
L2_total_cache_pending_hits = 43447
L2_total_cache_reservation_fails = 557614
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 259013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29764
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 32496
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 223
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 8001
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 518
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 518605
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 51409
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3371
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 36347
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4728
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 10054
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 10182
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 647
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 59
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3252
L2_cache_data_port_util = 0.357
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2582719
icnt_total_pkts_simt_to_mem=2960245
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     617.4258
gpu_ipc_2 =     117.3849
gpu_tot_sim_cycle_stream_1 = 615636
gpu_tot_sim_cycle_stream_2 = 615639
gpu_sim_insn_1 = 380109568
gpu_sim_insn_2 = 72266744
gpu_sim_cycle = 615644
gpu_sim_insn = 452376312
gpu_ipc =     734.8018
gpu_tot_sim_cycle = 615644
gpu_tot_sim_insn = 452376312
gpu_tot_ipc =     734.8018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1841069
gpu_stall_icnt2sh    = 536006
gpu_total_sim_rate=295670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8760412
	L1I_total_cache_misses = 40216
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33986
L1D_cache:
	L1D_cache_core[0]: Access = 30246, Miss = 11402, Miss_rate = 0.377, Pending_hits = 5536, Reservation_fails = 405068
	L1D_cache_core[1]: Access = 28982, Miss = 11007, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 413624
	L1D_cache_core[2]: Access = 29710, Miss = 11282, Miss_rate = 0.380, Pending_hits = 5411, Reservation_fails = 403569
	L1D_cache_core[3]: Access = 29893, Miss = 11307, Miss_rate = 0.378, Pending_hits = 5408, Reservation_fails = 410120
	L1D_cache_core[4]: Access = 29761, Miss = 11322, Miss_rate = 0.380, Pending_hits = 5412, Reservation_fails = 406081
	L1D_cache_core[5]: Access = 29797, Miss = 11227, Miss_rate = 0.377, Pending_hits = 5491, Reservation_fails = 404306
	L1D_cache_core[6]: Access = 29410, Miss = 11183, Miss_rate = 0.380, Pending_hits = 5273, Reservation_fails = 413450
	L1D_cache_core[7]: Access = 29354, Miss = 11119, Miss_rate = 0.379, Pending_hits = 5415, Reservation_fails = 404959
	L1D_cache_core[8]: Access = 30014, Miss = 11351, Miss_rate = 0.378, Pending_hits = 5473, Reservation_fails = 402466
	L1D_cache_core[9]: Access = 30074, Miss = 11305, Miss_rate = 0.376, Pending_hits = 5359, Reservation_fails = 410146
	L1D_cache_core[10]: Access = 30116, Miss = 11632, Miss_rate = 0.386, Pending_hits = 5538, Reservation_fails = 413066
	L1D_cache_core[11]: Access = 29633, Miss = 11338, Miss_rate = 0.383, Pending_hits = 5272, Reservation_fails = 404870
	L1D_cache_core[12]: Access = 30313, Miss = 11413, Miss_rate = 0.377, Pending_hits = 5364, Reservation_fails = 405116
	L1D_cache_core[13]: Access = 31165, Miss = 11709, Miss_rate = 0.376, Pending_hits = 5634, Reservation_fails = 400228
	L1D_cache_core[14]: Access = 29143, Miss = 11033, Miss_rate = 0.379, Pending_hits = 5217, Reservation_fails = 415039
	L1D_cache_core[15]: Access = 29385, Miss = 11184, Miss_rate = 0.381, Pending_hits = 5361, Reservation_fails = 405357
	L1D_cache_core[16]: Access = 29500, Miss = 11081, Miss_rate = 0.376, Pending_hits = 5350, Reservation_fails = 406500
	L1D_cache_core[17]: Access = 28850, Miss = 10838, Miss_rate = 0.376, Pending_hits = 5259, Reservation_fails = 414757
	L1D_cache_core[18]: Access = 29211, Miss = 11078, Miss_rate = 0.379, Pending_hits = 5358, Reservation_fails = 411773
	L1D_cache_core[19]: Access = 28653, Miss = 10891, Miss_rate = 0.380, Pending_hits = 5288, Reservation_fails = 417838
	L1D_cache_core[20]: Access = 28977, Miss = 11153, Miss_rate = 0.385, Pending_hits = 5167, Reservation_fails = 412029
	L1D_cache_core[21]: Access = 29613, Miss = 11152, Miss_rate = 0.377, Pending_hits = 5339, Reservation_fails = 411056
	L1D_cache_core[22]: Access = 29639, Miss = 11134, Miss_rate = 0.376, Pending_hits = 5394, Reservation_fails = 416579
	L1D_cache_core[23]: Access = 29314, Miss = 11208, Miss_rate = 0.382, Pending_hits = 5374, Reservation_fails = 408881
	L1D_cache_core[24]: Access = 28728, Miss = 11010, Miss_rate = 0.383, Pending_hits = 5238, Reservation_fails = 411019
	L1D_cache_core[25]: Access = 29099, Miss = 11251, Miss_rate = 0.387, Pending_hits = 5225, Reservation_fails = 406441
	L1D_cache_core[26]: Access = 28911, Miss = 10946, Miss_rate = 0.379, Pending_hits = 5268, Reservation_fails = 417422
	L1D_cache_core[27]: Access = 29252, Miss = 11090, Miss_rate = 0.379, Pending_hits = 5268, Reservation_fails = 410357
	L1D_cache_core[28]: Access = 29430, Miss = 11096, Miss_rate = 0.377, Pending_hits = 5269, Reservation_fails = 413755
	L1D_cache_core[29]: Access = 29813, Miss = 11314, Miss_rate = 0.379, Pending_hits = 5350, Reservation_fails = 407686
	L1D_cache_core[30]: Access = 29437, Miss = 11344, Miss_rate = 0.385, Pending_hits = 5433, Reservation_fails = 409932
	L1D_cache_core[31]: Access = 29779, Miss = 11319, Miss_rate = 0.380, Pending_hits = 5426, Reservation_fails = 407684
	L1D_cache_core[32]: Access = 29094, Miss = 11130, Miss_rate = 0.383, Pending_hits = 5344, Reservation_fails = 409786
	L1D_cache_core[33]: Access = 28943, Miss = 10977, Miss_rate = 0.379, Pending_hits = 5170, Reservation_fails = 414460
	L1D_cache_core[34]: Access = 28236, Miss = 10697, Miss_rate = 0.379, Pending_hits = 5034, Reservation_fails = 414213
	L1D_cache_core[35]: Access = 29817, Miss = 11113, Miss_rate = 0.373, Pending_hits = 5249, Reservation_fails = 415457
	L1D_cache_core[36]: Access = 28797, Miss = 10938, Miss_rate = 0.380, Pending_hits = 5037, Reservation_fails = 417688
	L1D_cache_core[37]: Access = 28996, Miss = 11071, Miss_rate = 0.382, Pending_hits = 5094, Reservation_fails = 412717
	L1D_cache_core[38]: Access = 29584, Miss = 11222, Miss_rate = 0.379, Pending_hits = 5441, Reservation_fails = 404446
	L1D_cache_core[39]: Access = 28968, Miss = 10947, Miss_rate = 0.378, Pending_hits = 5273, Reservation_fails = 409803
	L1D_cache_core[40]: Access = 29202, Miss = 10982, Miss_rate = 0.376, Pending_hits = 5325, Reservation_fails = 419268
	L1D_cache_core[41]: Access = 29326, Miss = 11184, Miss_rate = 0.381, Pending_hits = 5268, Reservation_fails = 413481
	L1D_cache_core[42]: Access = 28671, Miss = 10879, Miss_rate = 0.379, Pending_hits = 5065, Reservation_fails = 417267
	L1D_cache_core[43]: Access = 29011, Miss = 10978, Miss_rate = 0.378, Pending_hits = 5197, Reservation_fails = 421609
	L1D_cache_core[44]: Access = 29175, Miss = 11154, Miss_rate = 0.382, Pending_hits = 5443, Reservation_fails = 413538
	L1D_cache_core[45]: Access = 17516, Miss = 16129, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 560227
	L1D_cache_core[46]: Access = 17159, Miss = 15839, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 533550
	L1D_cache_core[47]: Access = 17125, Miss = 15756, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 536930
	L1D_cache_core[48]: Access = 20769, Miss = 19090, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 525877
	L1D_cache_core[49]: Access = 20160, Miss = 18568, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 524276
	L1D_cache_core[50]: Access = 19982, Miss = 18306, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 520058
	L1D_cache_core[51]: Access = 17144, Miss = 15739, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 544512
	L1D_cache_core[52]: Access = 17089, Miss = 15741, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 541756
	L1D_cache_core[53]: Access = 17387, Miss = 15933, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 540311
	L1D_cache_core[54]: Access = 20184, Miss = 18606, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 535394
	L1D_cache_core[55]: Access = 20431, Miss = 18779, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 525997
	L1D_cache_core[56]: Access = 20106, Miss = 18492, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 522662
	L1D_cache_core[57]: Access = 17344, Miss = 15910, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 544673
	L1D_cache_core[58]: Access = 17064, Miss = 15712, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 540450
	L1D_cache_core[59]: Access = 17712, Miss = 16292, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 541755
	L1D_total_cache_accesses = 1600194
	L1D_total_cache_misses = 756883
	L1D_total_cache_miss_rate = 0.4730
	L1D_total_cache_pending_hits = 239233
	L1D_total_cache_reservation_fails = 26523335
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 631397
	L1C_total_cache_misses = 1560
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3225
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 322696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9890151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 40757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1905648
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 629837
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 259102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12558705
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 22052
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 91216
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 2168831
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8720196
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40216
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33986
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8183, 6738, 7203, 6738, 7668, 6738, 7203, 6738, 8133, 6738, 7203, 6738, 7668, 6738, 7203, 6738, 8313, 6873, 7353, 6873, 7833, 6873, 7353, 6873, 8313, 6873, 7353, 6873, 7833, 6873, 7353, 6873, 8493, 7008, 7503, 7008, 7998, 7008, 7503, 7008, 5940, 4455, 4950, 4455, 5445, 4455, 4950, 4455, 
shader 0 total_cycles, active_cycles, idle cycles = 615644, 164845, 450799 
shader 1 total_cycles, active_cycles, idle cycles = 615644, 154236, 461408 
shader 2 total_cycles, active_cycles, idle cycles = 615644, 160713, 454931 
shader 3 total_cycles, active_cycles, idle cycles = 615644, 160672, 454971 
shader 4 total_cycles, active_cycles, idle cycles = 615644, 159487, 456156 
shader 5 total_cycles, active_cycles, idle cycles = 615644, 158578, 457065 
shader 6 total_cycles, active_cycles, idle cycles = 615644, 159568, 456075 
shader 7 total_cycles, active_cycles, idle cycles = 615644, 158383, 457260 
shader 8 total_cycles, active_cycles, idle cycles = 615644, 162450, 453194 
shader 9 total_cycles, active_cycles, idle cycles = 615644, 159723, 455921 
shader 10 total_cycles, active_cycles, idle cycles = 615644, 163635, 452009 
shader 11 total_cycles, active_cycles, idle cycles = 615644, 161029, 454614 
shader 12 total_cycles, active_cycles, idle cycles = 615644, 160275, 455369 
shader 13 total_cycles, active_cycles, idle cycles = 615644, 168529, 447114 
shader 14 total_cycles, active_cycles, idle cycles = 615644, 156013, 459630 
shader 15 total_cycles, active_cycles, idle cycles = 615644, 158976, 456668 
shader 16 total_cycles, active_cycles, idle cycles = 615644, 160753, 454890 
shader 17 total_cycles, active_cycles, idle cycles = 615644, 154869, 460775 
shader 18 total_cycles, active_cycles, idle cycles = 615644, 158107, 457536 
shader 19 total_cycles, active_cycles, idle cycles = 615644, 156727, 458916 
shader 20 total_cycles, active_cycles, idle cycles = 615644, 155145, 460499 
shader 21 total_cycles, active_cycles, idle cycles = 615644, 157117, 458526 
shader 22 total_cycles, active_cycles, idle cycles = 615644, 158619, 457025 
shader 23 total_cycles, active_cycles, idle cycles = 615644, 160201, 455442 
shader 24 total_cycles, active_cycles, idle cycles = 615644, 157912, 457731 
shader 25 total_cycles, active_cycles, idle cycles = 615644, 158740, 456903 
shader 26 total_cycles, active_cycles, idle cycles = 615644, 154552, 461091 
shader 27 total_cycles, active_cycles, idle cycles = 615644, 158700, 456944 
shader 28 total_cycles, active_cycles, idle cycles = 615644, 157750, 457893 
shader 29 total_cycles, active_cycles, idle cycles = 615644, 160080, 455564 
shader 30 total_cycles, active_cycles, idle cycles = 615644, 160477, 455166 
shader 31 total_cycles, active_cycles, idle cycles = 615644, 159487, 456156 
shader 32 total_cycles, active_cycles, idle cycles = 615644, 161151, 454493 
shader 33 total_cycles, active_cycles, idle cycles = 615644, 153643, 462000 
shader 34 total_cycles, active_cycles, idle cycles = 615644, 151987, 463656 
shader 35 total_cycles, active_cycles, idle cycles = 615644, 155259, 460385 
shader 36 total_cycles, active_cycles, idle cycles = 615644, 150957, 464687 
shader 37 total_cycles, active_cycles, idle cycles = 615644, 155737, 459906 
shader 38 total_cycles, active_cycles, idle cycles = 615644, 157117, 458526 
shader 39 total_cycles, active_cycles, idle cycles = 615644, 155145, 460499 
shader 40 total_cycles, active_cycles, idle cycles = 615644, 152377, 463266 
shader 41 total_cycles, active_cycles, idle cycles = 615644, 158383, 457260 
shader 42 total_cycles, active_cycles, idle cycles = 615644, 153408, 462236 
shader 43 total_cycles, active_cycles, idle cycles = 615644, 155737, 459906 
shader 44 total_cycles, active_cycles, idle cycles = 615644, 157515, 458129 
shader 45 total_cycles, active_cycles, idle cycles = 615644, 78278, 537366 
shader 46 total_cycles, active_cycles, idle cycles = 615644, 76790, 538853 
shader 47 total_cycles, active_cycles, idle cycles = 615644, 77000, 538643 
shader 48 total_cycles, active_cycles, idle cycles = 615644, 93168, 522475 
shader 49 total_cycles, active_cycles, idle cycles = 615644, 90422, 525222 
shader 50 total_cycles, active_cycles, idle cycles = 615644, 89784, 525859 
shader 51 total_cycles, active_cycles, idle cycles = 615644, 76444, 539200 
shader 52 total_cycles, active_cycles, idle cycles = 615644, 76348, 539295 
shader 53 total_cycles, active_cycles, idle cycles = 615644, 77888, 537756 
shader 54 total_cycles, active_cycles, idle cycles = 615644, 90578, 525066 
shader 55 total_cycles, active_cycles, idle cycles = 615644, 91711, 523932 
shader 56 total_cycles, active_cycles, idle cycles = 615644, 89927, 525716 
shader 57 total_cycles, active_cycles, idle cycles = 615644, 77842, 537802 
shader 58 total_cycles, active_cycles, idle cycles = 615644, 76149, 539495 
shader 59 total_cycles, active_cycles, idle cycles = 615644, 79695, 535949 
warps_exctd_sm 0 = 96512 
warps_exctd_sm 1 = 91392 
warps_exctd_sm 2 = 94464 
warps_exctd_sm 3 = 94720 
warps_exctd_sm 4 = 94208 
warps_exctd_sm 5 = 93952 
warps_exctd_sm 6 = 93696 
warps_exctd_sm 7 = 93184 
warps_exctd_sm 8 = 95488 
warps_exctd_sm 9 = 94720 
warps_exctd_sm 10 = 96000 
warps_exctd_sm 11 = 94464 
warps_exctd_sm 12 = 95232 
warps_exctd_sm 13 = 99072 
warps_exctd_sm 14 = 92160 
warps_exctd_sm 15 = 93440 
warps_exctd_sm 16 = 94208 
warps_exctd_sm 17 = 91392 
warps_exctd_sm 18 = 92928 
warps_exctd_sm 19 = 91648 
warps_exctd_sm 20 = 91648 
warps_exctd_sm 21 = 93184 
warps_exctd_sm 22 = 93696 
warps_exctd_sm 23 = 93696 
warps_exctd_sm 24 = 92160 
warps_exctd_sm 25 = 92928 
warps_exctd_sm 26 = 91392 
warps_exctd_sm 27 = 93184 
warps_exctd_sm 28 = 93184 
warps_exctd_sm 29 = 94464 
warps_exctd_sm 30 = 93952 
warps_exctd_sm 31 = 94208 
warps_exctd_sm 32 = 93696 
warps_exctd_sm 33 = 91136 
warps_exctd_sm 34 = 89600 
warps_exctd_sm 35 = 92928 
warps_exctd_sm 36 = 90112 
warps_exctd_sm 37 = 91904 
warps_exctd_sm 38 = 93184 
warps_exctd_sm 39 = 91648 
warps_exctd_sm 40 = 91136 
warps_exctd_sm 41 = 93184 
warps_exctd_sm 42 = 90624 
warps_exctd_sm 43 = 91904 
warps_exctd_sm 44 = 92672 
warps_exctd_sm 45 = 20576 
warps_exctd_sm 46 = 20192 
warps_exctd_sm 47 = 20032 
warps_exctd_sm 48 = 24448 
warps_exctd_sm 49 = 23616 
warps_exctd_sm 50 = 23488 
warps_exctd_sm 51 = 20160 
warps_exctd_sm 52 = 20032 
warps_exctd_sm 53 = 20416 
warps_exctd_sm 54 = 23616 
warps_exctd_sm 55 = 24064 
warps_exctd_sm 56 = 23648 
warps_exctd_sm 57 = 20384 
warps_exctd_sm 58 = 20096 
warps_exctd_sm 59 = 20864 
gpgpu_n_tot_thrd_icount = 534825856
gpgpu_n_tot_w_icount = 16713308
gpgpu_n_stall_shd_mem = 27079412
gpgpu_n_mem_read_local = 40747
gpgpu_n_mem_write_local = 91190
gpgpu_n_mem_read_global = 343858
gpgpu_n_mem_write_global = 560391
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 18884320
gpgpu_n_store_insn = 10698560
gpgpu_n_shmem_insn = 16646144
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16272544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3225
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3225
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27076187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43218461	W0_Idle:6083934	W0_Scoreboard:7861276	W1:0	W2:1310720	W3:0	W4:0	W5:0	W6:0	W7:0	W8:41970	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2095436	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:79584	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13185899
Warp Occupancy Distribution:
Stall:30749906	W0_Idle:4609136	W0_Scoreboard:5819364	W1:0	W2:1310720	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1843250	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11075584
Warp Occupancy Distribution:
Stall:12468555	W0_Idle:1474798	W0_Scoreboard:2041912	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:41970	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:252186	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:79584	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2110315
warp_utilization0: 0.226235
warp_utilization1: 0.256814
warp_utilization2: 0.134496
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2750864 {8:343858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51438672 {40:163840,72:98304,136:277994,}
traffic_breakdown_coretomem[INST_ACC_R] = 46424 {8:5803,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 2754408 {136:20253,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 325976 {8:40747,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 12401840 {136:91190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46753536 {136:343776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4319912 {8:539989,}
traffic_breakdown_memtocore[INST_ACC_R] = 788800 {136:5800,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 5537376 {136:40716,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 728720 {8:91090,}
maxmrqlatency = 1560 
maxdqlatency = 0 
maxmflatency = 4406 
averagemflatency = 712 
averagemflatency_1 = 705 
averagemflatency_2= 719 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 75 
max_icnt2mem_latency = 3473 
max_icnt2sh_latency = 615643 
mrq_lat_table:234830 	11386 	21244 	36124 	87329 	129618 	144104 	92850 	26065 	2296 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40164 	293073 	513216 	162562 	6615 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14990 	13939 	22527 	81980 	205533 	368259 	287567 	46080 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166452 	208002 	10044 	54 	0 	0 	0 	0 	0 	4904 	10412 	16775 	37039 	68780 	134240 	269863 	89066 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	103 	1043 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        32        32        44        56        33        40        46        32        32        32        32        24        24        42        34 
dram[1]:        30        36        32        40        36        39        32        41        32        32        32        32        26        28        32        34 
dram[2]:        32        33        36        32        32        39        32        32        32        45        32        32        28        31        30        33 
dram[3]:        32        32        43        32        56        36        46        32        35        32        35        32        40        24        50        20 
dram[4]:        32        38        46        32        38        42        59        32        69        32        35        30        40        25        48        23 
dram[5]:        32        32        32        32        32        34        39        34        32        32        32        30        27        24        28        34 
maximum service time to same row:
dram[0]:      2516      3042      3098      3168      4257      4015      2911      3350      4707      3228      4138      3947      4294      4796      4672      4777 
dram[1]:      3581      3542      2578      2652      5172      4427      3205      2927      5784      3707      4746      4043      4603      4747      5751      4752 
dram[2]:      2767      2341      2896      2416      3892      3346      3772      2717      3862      3596      5956      3917      4962      4606      5485      4492 
dram[3]:      3954      3378      3410      2486      6920      2929      3566      3098      3241      3007      3512      4835      4345      4737      4732      4767 
dram[4]:      3440      2566      3148      3232      3527      5705      4515      2900      4368      3955      3811      5391      5135      4939      4967      4816 
dram[5]:      3188      2200      3664      2273      3837      4654      3529      3060      6653      3535      5145      4272      4947      4716      7498      5067 
average row accesses per activate:
dram[0]:  2.347592  2.242538  2.369855  2.325716  2.643625  2.430615  2.470676  2.360222  2.566963  2.337568  2.490669  2.351738  2.480811  2.336242  2.645963  2.440265 
dram[1]:  2.372628  2.303448  2.386429  2.325359  2.652299  2.507007  2.517737  2.402528  2.386654  2.414776  2.492353  2.464776  2.454911  2.407212  2.650782  2.500319 
dram[2]:  2.344295  2.281927  2.350212  2.268804  2.608495  2.575903  2.481235  2.413690  2.466899  2.371007  2.478896  2.443675  2.545044  2.380992  2.571480  2.500806 
dram[3]:  2.452976  2.267588  2.482367  2.291117  2.769550  2.412803  2.590564  2.371598  2.552121  2.337736  2.531260  2.397382  2.507406  2.352494  2.701761  2.428346 
dram[4]:  2.353146  2.269212  2.424810  2.265882  2.759470  2.420708  2.545483  2.408241  2.520143  2.343725  2.647345  2.351517  2.528036  2.293076  2.679210  2.384353 
dram[5]:  2.341603  2.315736  2.387432  2.308747  2.651070  2.541641  2.492478  2.465007  2.422658  2.378415  2.506570  2.459036  2.459536  2.410256  2.558993  2.486720 
average row locality = 785880/322616 = 2.435961
average row locality_1 = 548432/241404 = 2.271843
average row locality_2 = 237448/81212 = 2.923804
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3922      4220      3946      4343      3596      3866      3905      4235      3751      4129      3735      3884      3818      4101      3542      3749 
dram[1]:      3908      4263      3923      4332      3601      3904      3892      4230      3784      4162      3698      3892      3823      4140      3485      3804 
dram[2]:      3874      4259      3915      4330      3592      3904      3876      4194      3751      4164      3681      3918      3778      4124      3473      3772 
dram[3]:      3904      4286      3918      4332      3571      3923      3878      4165      3741      4163      3732      3891      3815      4149      3528      3748 
dram[4]:      3848      4266      3917      4331      3560      3955      3878      4194      3735      4178      3675      3883      3781      4147      3515      3728 
dram[5]:      3904      4285      3917      4346      3565      3976      3854      4217      3751      4166      3684      3934      3761      4166      3489      3761 
total reads: 376299
bank skew: 4346/3473 = 1.25
chip skew: 62841/62591 = 1.00
number of total write accesses:
dram[0]:      4365      4721      4403      4918      3785      4121      4352      4692      4050      4521      4006      4168      4133      4467      3700      3981 
dram[1]:      4344      4755      4377      4902      3783      4146      4342      4706      4050      4565      3961      4190      4129      4538      3635      4037 
dram[2]:      4324      4693      4393      4871      3777      4156      4322      4658      4037      4521      3954      4195      4108      4519      3632      3993 
dram[3]:      4339      4739      4388      4876      3760      4143      4303      4636      4020      4510      4001      4170      4141      4527      3688      3949 
dram[4]:      4273      4770      4371      4907      3726      4181      4296      4690      4022      4543      3952      4179      4109      4536      3676      3952 
dram[5]:      4308      4751      4365      4919      3745      4203      4265      4695      4033      4539      3946      4230      4082      4578      3627      4017 
total reads: 409672
bank skew: 4919/3627 = 1.36
chip skew: 68460/68153 = 1.00
average mf latency per bank:
dram[0]:        909       880       894       884       933       926       936       925       944       928       944       945       926       916       971       939
dram[1]:        883       885       885       873       933       934       937       943       929       920       932       968       894       917       946       935
dram[2]:        867       898       874       890       922       935       924       955       925       925       918       949       902       919       942       952
dram[3]:        872       896       871       901       930       933       928       950       922       950       922       958       902       923       951       962
dram[4]:        883       888       878       879       933       919       937       948       927       920       928       946       916       912       946       955
dram[5]:        890       895       887       876       941       914       945       945       940       923       923       921       917       909       935       955
maximum mf latency per bank:
dram[0]:       3283      3560      3153      3632      3455      3890      2908      3112      2912      3234      3402      3065      3480      3547      4039      3893
dram[1]:       3492      3157      3646      3266      3558      3306      3224      3305      2979      2878      3244      3276      3697      3568      2859      3572
dram[2]:       3198      3374      3474      3239      3474      3830      3544      3099      2927      3494      3247      3608      3397      3874      3334      3304
dram[3]:       2912      3329      3274      4406      3469      2921      3010      3135      2752      2910      3240      3160      3517      3505      3084      3168
dram[4]:       3095      3158      3151      3920      3735      2754      3159      3263      3161      2826      3715      3260      3986      3441      3395      3433
dram[5]:       3233      3221      3703      3874      3807      3100      3173      3421      2999      3281      3542      3270      3685      3711      3705      3474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=445871 n_act=54266 n_pre=54250 n_req=86556 n_req_1=45777 n_req_2=40779 n_req_3=0 n_rd=125468 n_write=132794 bw_util=0.4163 bw_util_1=0.2156 bw_util_2=0.2006 bw_util_3=0 blp=7.204888 blp_1= 2.455802 blp_2= 2.865249 blp_3= -nan
 n_activity=801578 dram_eff=0.422 dram_eff_1=0.2186 dram_eff_2=0.2034 dram_eff_3=0
bk0: 7844a 475294i bk1: 8440a 429167i bk2: 7892a 453774i bk3: 8686a 398386i bk4: 7192a 496811i bk5: 7732a 455499i bk6: 7810a 443241i bk7: 8468a 383754i bk8: 7502a 504057i bk9: 8258a 441233i bk10: 7470a 491795i bk11: 7766a 457924i bk12: 7636a 463654i bk13: 8198a 418033i bk14: 7084a 494715i bk15: 7490a 454502i 
bw_dist = 0.216	0.201	0.000	0.570	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0107
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=446612 n_act=53734 n_pre=53719 n_req=86820 n_req_1=45703 n_req_2=41117 n_req_3=0 n_rd=125664 n_write=132920 bw_util=0.4175 bw_util_1=0.2152 bw_util_2=0.2023 bw_util_3=0 blp=7.127769 blp_1= 2.439466 blp_2= 2.791232 blp_3= -nan
 n_activity=803281 dram_eff=0.4223 dram_eff_1=0.2177 dram_eff_2=0.2047 dram_eff_3=0
bk0: 7816a 479052i bk1: 8526a 425458i bk2: 7846a 456286i bk3: 8664a 403833i bk4: 7202a 496932i bk5: 7808a 457224i bk6: 7782a 444439i bk7: 8460a 393192i bk8: 7568a 497206i bk9: 8324a 447362i bk10: 7396a 493666i bk11: 7784a 466473i bk12: 7642a 470857i bk13: 8280a 420230i bk14: 6970a 503182i bk15: 7596a 450985i 
bw_dist = 0.215	0.202	0.000	0.571	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9964
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447645 n_act=53745 n_pre=53729 n_req=86360 n_req_1=45609 n_req_2=40751 n_req_3=0 n_rd=125190 n_write=132340 bw_util=0.4153 bw_util_1=0.2148 bw_util_2=0.2005 bw_util_3=0 blp=7.115032 blp_1= 2.446152 blp_2= 2.842713 blp_3= -nan
 n_activity=801139 dram_eff=0.4213 dram_eff_1=0.2179 dram_eff_2=0.2034 dram_eff_3=0
bk0: 7748a 481661i bk1: 8518a 435490i bk2: 7828a 456004i bk3: 8658a 398895i bk4: 7184a 498756i bk5: 7808a 460543i bk6: 7752a 445292i bk7: 8388a 398991i bk8: 7502a 504400i bk9: 8328a 447668i bk10: 7362a 494243i bk11: 7836a 464893i bk12: 7550a 476135i bk13: 8246a 419918i bk14: 6946a 501523i bk15: 7536a 455474i 
bw_dist = 0.215	0.200	0.000	0.571	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8293
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447874 n_act=53429 n_pre=53414 n_req=86691 n_req_1=45820 n_req_2=40871 n_req_3=0 n_rd=125471 n_write=132461 bw_util=0.417 bw_util_1=0.2159 bw_util_2=0.2011 bw_util_3=0 blp=7.114038 blp_1= 2.469315 blp_2= 2.796841 blp_3= -nan
 n_activity=802450 dram_eff=0.4223 dram_eff_1=0.2187 dram_eff_2=0.2037 dram_eff_3=0
bk0: 7806a 486599i bk1: 8572a 423156i bk2: 7834a 463974i bk3: 8664a 395194i bk4: 7142a 506412i bk5: 7846a 446178i bk6: 7756a 453097i bk7: 8330a 397079i bk8: 7482a 513108i bk9: 8326a 446521i bk10: 7464a 491071i bk11: 7781a 461405i bk12: 7628a 467972i bk13: 8298a 417716i bk14: 7049a 498710i bk15: 7493a 458748i 
bw_dist = 0.216	0.201	0.000	0.570	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9251
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447639 n_act=53744 n_pre=53728 n_req=86474 n_req_1=45742 n_req_2=40732 n_req_3=0 n_rd=125162 n_write=132376 bw_util=0.4158 bw_util_1=0.2154 bw_util_2=0.2004 bw_util_3=0 blp=7.130510 blp_1= 2.457878 blp_2= 2.824343 blp_3= -nan
 n_activity=801194 dram_eff=0.4218 dram_eff_1=0.2185 dram_eff_2=0.2033 dram_eff_3=0
bk0: 7692a 487273i bk1: 8532a 428568i bk2: 7834a 460830i bk3: 8662a 393759i bk4: 7120a 511609i bk5: 7910a 447631i bk6: 7756a 447704i bk7: 8388a 391490i bk8: 7470a 508327i bk9: 8356a 441419i bk10: 7350a 498406i bk11: 7764a 461580i bk12: 7562a 471285i bk13: 8282a 420318i bk14: 7030a 498408i bk15: 7454a 457563i 
bw_dist = 0.215	0.200	0.000	0.570	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8902
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812649 n_nop=447184 n_act=53693 n_pre=53678 n_req=86486 n_req_1=45818 n_req_2=40668 n_req_3=0 n_rd=125524 n_write=132570 bw_util=0.4157 bw_util_1=0.2156 bw_util_2=0.2001 bw_util_3=0 blp=7.102202 blp_1= 2.442451 blp_2= 2.783432 blp_3= -nan
 n_activity=802605 dram_eff=0.4209 dram_eff_1=0.2183 dram_eff_2=0.2026 dram_eff_3=0
bk0: 7808a 476235i bk1: 8570a 431944i bk2: 7832a 458556i bk3: 8692a 403389i bk4: 7128a 505752i bk5: 7952a 449801i bk6: 7706a 448523i bk7: 8434a 398204i bk8: 7502a 503966i bk9: 8332a 449409i bk10: 7368a 497649i bk11: 7868a 462094i bk12: 7518a 473575i bk13: 8326a 416753i bk14: 6974a 503390i bk15: 7514a 457185i 
bw_dist = 0.216	0.200	0.000	0.572	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85476, Miss = 30220, Miss_rate = 0.354, Pending_hits = 3685, Reservation_fails = 47027
L2_cache_bank[1]: Access = 87736, Miss = 32531, Miss_rate = 0.371, Pending_hits = 3470, Reservation_fails = 44983
L2_cache_bank[2]: Access = 85944, Miss = 30122, Miss_rate = 0.350, Pending_hits = 3296, Reservation_fails = 45884
L2_cache_bank[3]: Access = 89530, Miss = 32732, Miss_rate = 0.366, Pending_hits = 3975, Reservation_fails = 46836
L2_cache_bank[4]: Access = 84741, Miss = 29950, Miss_rate = 0.353, Pending_hits = 3275, Reservation_fails = 47493
L2_cache_bank[5]: Access = 87994, Miss = 32673, Miss_rate = 0.371, Pending_hits = 3916, Reservation_fails = 46472
L2_cache_bank[6]: Access = 86278, Miss = 30091, Miss_rate = 0.349, Pending_hits = 3935, Reservation_fails = 41580
L2_cache_bank[7]: Access = 88867, Miss = 32661, Miss_rate = 0.368, Pending_hits = 3448, Reservation_fails = 48193
L2_cache_bank[8]: Access = 84601, Miss = 29917, Miss_rate = 0.354, Pending_hits = 3958, Reservation_fails = 46755
L2_cache_bank[9]: Access = 88022, Miss = 32685, Miss_rate = 0.371, Pending_hits = 3402, Reservation_fails = 45576
L2_cache_bank[10]: Access = 84529, Miss = 29935, Miss_rate = 0.354, Pending_hits = 3128, Reservation_fails = 47893
L2_cache_bank[11]: Access = 88122, Miss = 32861, Miss_rate = 0.373, Pending_hits = 3959, Reservation_fails = 48922
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85476, Miss = 30220 (0.354), PendingHit = 3685 (0.0431)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87736, Miss = 32531 (0.371), PendingHit = 3470 (0.0396)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85944, Miss = 30122 (0.35), PendingHit = 3296 (0.0384)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89530, Miss = 32732 (0.366), PendingHit = 3975 (0.0444)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84741, Miss = 29950 (0.353), PendingHit = 3275 (0.0386)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87994, Miss = 32673 (0.371), PendingHit = 3916 (0.0445)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86278, Miss = 30091 (0.349), PendingHit = 3935 (0.0456)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88867, Miss = 32661 (0.368), PendingHit = 3448 (0.0388)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84601, Miss = 29917 (0.354), PendingHit = 3958 (0.0468)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88022, Miss = 32685 (0.371), PendingHit = 3402 (0.0386)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84529, Miss = 29935 (0.354), PendingHit = 3128 (0.037)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88122, Miss = 32861 (0.373), PendingHit = 3959 (0.0449)
L2 Cache Total Miss Rate = 0.361
Stream 1: L2 Cache Miss Rate = 0.314
Stream 2: L2 Cache Miss Rate = 0.489
Stream 1: Accesses  = 762317
Stream 1: Misses  = 239646
Stream 2: Accesses  = 279523
Stream 2: Misses  = 136732
Stream 1+2: Accesses  = 1041840
Stream 1+2: Misses  = 376378
Total Accesses  = 1041840
MPKI-CORES
CORE_L2MPKI_0	0.631
CORE_L2MPKI_1	0.656
CORE_L2MPKI_2	0.629
CORE_L2MPKI_3	0.638
CORE_L2MPKI_4	0.640
CORE_L2MPKI_5	0.629
CORE_L2MPKI_6	0.633
CORE_L2MPKI_7	0.641
CORE_L2MPKI_8	0.632
CORE_L2MPKI_9	0.632
CORE_L2MPKI_10	0.618
CORE_L2MPKI_11	0.626
CORE_L2MPKI_12	0.629
CORE_L2MPKI_13	0.618
CORE_L2MPKI_14	0.625
CORE_L2MPKI_15	0.639
CORE_L2MPKI_16	0.632
CORE_L2MPKI_17	0.637
CORE_L2MPKI_18	0.630
CORE_L2MPKI_19	0.632
CORE_L2MPKI_20	0.637
CORE_L2MPKI_21	0.617
CORE_L2MPKI_22	0.632
CORE_L2MPKI_23	0.626
CORE_L2MPKI_24	0.625
CORE_L2MPKI_25	0.626
CORE_L2MPKI_26	0.629
CORE_L2MPKI_27	0.636
CORE_L2MPKI_28	0.630
CORE_L2MPKI_29	0.632
CORE_L2MPKI_30	0.612
CORE_L2MPKI_31	0.635
CORE_L2MPKI_32	0.613
CORE_L2MPKI_33	0.628
CORE_L2MPKI_34	0.628
CORE_L2MPKI_35	0.639
CORE_L2MPKI_36	0.634
CORE_L2MPKI_37	0.645
CORE_L2MPKI_38	0.636
CORE_L2MPKI_39	0.632
CORE_L2MPKI_40	0.640
CORE_L2MPKI_41	0.633
CORE_L2MPKI_42	0.621
CORE_L2MPKI_43	0.621
CORE_L2MPKI_44	0.621
CORE_L2MPKI_45	1.991
CORE_L2MPKI_46	2.002
CORE_L2MPKI_47	1.990
CORE_L2MPKI_48	1.827
CORE_L2MPKI_49	1.808
CORE_L2MPKI_50	1.796
CORE_L2MPKI_51	1.883
CORE_L2MPKI_52	1.866
CORE_L2MPKI_53	1.883
CORE_L2MPKI_54	1.805
CORE_L2MPKI_55	1.813
CORE_L2MPKI_56	1.817
CORE_L2MPKI_57	1.993
CORE_L2MPKI_58	2.004
CORE_L2MPKI_59	1.986
Avg_MPKI_Stream1= 0.631
Avg_MPKI_Stream2= 1.898
MISSES-CORES
CORE_MISSES_0	5548
CORE_MISSES_1	5412
CORE_MISSES_2	5392
CORE_MISSES_3	5473
CORE_MISSES_4	5457
CORE_MISSES_5	5342
CORE_MISSES_6	5389
CORE_MISSES_7	5423
CORE_MISSES_8	5483
CORE_MISSES_9	5408
CORE_MISSES_10	5394
CORE_MISSES_11	5375
CORE_MISSES_12	5404
CORE_MISSES_13	5563
CORE_MISSES_14	5215
CORE_MISSES_15	5419
CORE_MISSES_16	5414
CORE_MISSES_17	5273
CORE_MISSES_18	5312
CORE_MISSES_19	5275
CORE_MISSES_20	5282
CORE_MISSES_21	5187
CORE_MISSES_22	5360
CORE_MISSES_23	5344
CORE_MISSES_24	5254
CORE_MISSES_25	5294
CORE_MISSES_26	5197
CORE_MISSES_27	5383
CORE_MISSES_28	5317
CORE_MISSES_29	5403
CORE_MISSES_30	5231
CORE_MISSES_31	5417
CORE_MISSES_32	5251
CORE_MISSES_33	5167
CORE_MISSES_34	5100
CORE_MISSES_35	5326
CORE_MISSES_36	5138
CORE_MISSES_37	5365
CORE_MISSES_38	5353
CORE_MISSES_39	5238
CORE_MISSES_40	5234
CORE_MISSES_41	5351
CORE_MISSES_42	5091
CORE_MISSES_43	5172
CORE_MISSES_44	5220
CORE_MISSES_45	9071
CORE_MISSES_46	8949
CORE_MISSES_47	8918
CORE_MISSES_48	9887
CORE_MISSES_49	9512
CORE_MISSES_50	9369
CORE_MISSES_51	8398
CORE_MISSES_52	8305
CORE_MISSES_53	8540
CORE_MISSES_54	9507
CORE_MISSES_55	9658
CORE_MISSES_56	9512
CORE_MISSES_57	9017
CORE_MISSES_58	8899
CORE_MISSES_59	9190
L2_MISSES = 376378
L2_total_cache_accesses = 1041840
L2_total_cache_misses = 376378
L2_total_cache_miss_rate = 0.3613
L2_total_cache_pending_hits = 43447
L2_total_cache_reservation_fails = 557614
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 259013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29764
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 32496
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 223
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 8001
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 518
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 518605
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 51409
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3371
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 36347
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 4728
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 10054
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 10182
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 647
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 59
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3252
L2_cache_data_port_util = 0.357
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2582719
icnt_total_pkts_simt_to_mem=2960245
