<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ase-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ase-defs.h</h1><a href="cvmx-ase-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ase-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ase.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_ASE_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_ASE_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BACKDOOR_REQ_CTL CVMX_ASE_BACKDOOR_REQ_CTL_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_BACKDOOR_REQ_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_BACKDOOR_REQ_CTL not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000800ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-ase-defs_8h.html#af19096fa842a86a5b3c73716deb3196f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BACKDOOR_REQ_CTL (CVMX_ADD_IO_SEG(0x00011800DD000800ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ase-defs_8h.html#aed9e851aa98339d0731655332b46b07a">CVMX_ASE_BACKDOOR_REQ_DATAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00072"></a>00072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_BACKDOOR_REQ_DATAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00073"></a>00073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000880ull) + ((offset) &amp; 15) * 8;
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 <span class="preprocessor">#else</span>
<a name="l00076"></a><a class="code" href="cvmx-ase-defs_8h.html#aed9e851aa98339d0731655332b46b07a">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BACKDOOR_REQ_DATAX(offset) (CVMX_ADD_IO_SEG(0x00011800DD000880ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BACKDOOR_RSP_CTL CVMX_ASE_BACKDOOR_RSP_CTL_FUNC()</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_BACKDOOR_RSP_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00083"></a>00083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_BACKDOOR_RSP_CTL not supported on this chip\n&quot;</span>);
<a name="l00084"></a>00084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000900ull);
<a name="l00085"></a>00085 }
<a name="l00086"></a>00086 <span class="preprocessor">#else</span>
<a name="l00087"></a><a class="code" href="cvmx-ase-defs_8h.html#a95a95f37986f84c5f5c66cbf7252fc1e">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BACKDOOR_RSP_CTL (CVMX_ADD_IO_SEG(0x00011800DD000900ull))</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ase-defs_8h.html#ac3a2a33655d7312123f03ef44b740437">CVMX_ASE_BACKDOOR_RSP_DATAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(
<a name="l00093"></a>00093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00094"></a>00094           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00095"></a>00095         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_BACKDOOR_RSP_DATAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00096"></a>00096     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000980ull) + ((offset) &amp; 7) * 8;
<a name="l00097"></a>00097 }
<a name="l00098"></a>00098 <span class="preprocessor">#else</span>
<a name="l00099"></a><a class="code" href="cvmx-ase-defs_8h.html#ac3a2a33655d7312123f03ef44b740437">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BACKDOOR_RSP_DATAX(offset) (CVMX_ADD_IO_SEG(0x00011800DD000980ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BIST_STATUS0 CVMX_ASE_BIST_STATUS0_FUNC()</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_BIST_STATUS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00104"></a>00104 {
<a name="l00105"></a>00105     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00106"></a>00106         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_BIST_STATUS0 not supported on this chip\n&quot;</span>);
<a name="l00107"></a>00107     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000008ull);
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 <span class="preprocessor">#else</span>
<a name="l00110"></a><a class="code" href="cvmx-ase-defs_8h.html#aad1c6766ab2a0b52f9f4e9cd1042eb9d">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BIST_STATUS0 (CVMX_ADD_IO_SEG(0x00011800DD000008ull))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BIST_STATUS1 CVMX_ASE_BIST_STATUS1_FUNC()</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_BIST_STATUS1_FUNC(<span class="keywordtype">void</span>)
<a name="l00115"></a>00115 {
<a name="l00116"></a>00116     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00117"></a>00117         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_BIST_STATUS1 not supported on this chip\n&quot;</span>);
<a name="l00118"></a>00118     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000010ull);
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 <span class="preprocessor">#else</span>
<a name="l00121"></a><a class="code" href="cvmx-ase-defs_8h.html#a337eb0e7800dc3ba22cb0fdb8dd37cea">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_BIST_STATUS1 (CVMX_ADD_IO_SEG(0x00011800DD000010ull))</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_CONFIG CVMX_ASE_CONFIG_FUNC()</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00126"></a>00126 {
<a name="l00127"></a>00127     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00128"></a>00128         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00129"></a>00129     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000100ull);
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 <span class="preprocessor">#else</span>
<a name="l00132"></a><a class="code" href="cvmx-ase-defs_8h.html#a4b0c416b0bf9266ea1661739b3bda177">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_CONFIG (CVMX_ADD_IO_SEG(0x00011800DD000100ull))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_ECC_CTL CVMX_ASE_ECC_CTL_FUNC()</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_ECC_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00139"></a>00139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_ECC_CTL not supported on this chip\n&quot;</span>);
<a name="l00140"></a>00140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000018ull);
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 <span class="preprocessor">#else</span>
<a name="l00143"></a><a class="code" href="cvmx-ase-defs_8h.html#a6877c97da8a8a9e8bdff7e2e41084462">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_ECC_CTL (CVMX_ADD_IO_SEG(0x00011800DD000018ull))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_ECC_INT CVMX_ASE_ECC_INT_FUNC()</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_ECC_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00150"></a>00150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_ECC_INT not supported on this chip\n&quot;</span>);
<a name="l00151"></a>00151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000028ull);
<a name="l00152"></a>00152 }
<a name="l00153"></a>00153 <span class="preprocessor">#else</span>
<a name="l00154"></a><a class="code" href="cvmx-ase-defs_8h.html#a0e99442c94c1c54de25e1c621a7e9015">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_ECC_INT (CVMX_ADD_IO_SEG(0x00011800DD000028ull))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_GEN_INT CVMX_ASE_GEN_INT_FUNC()</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_GEN_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00161"></a>00161         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_GEN_INT not supported on this chip\n&quot;</span>);
<a name="l00162"></a>00162     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000020ull);
<a name="l00163"></a>00163 }
<a name="l00164"></a>00164 <span class="preprocessor">#else</span>
<a name="l00165"></a><a class="code" href="cvmx-ase-defs_8h.html#a6baf0d926629715463ff36db7f3566c8">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_GEN_INT (CVMX_ADD_IO_SEG(0x00011800DD000020ull))</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LIP_CONFIG CVMX_ASE_LIP_CONFIG_FUNC()</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LIP_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00170"></a>00170 {
<a name="l00171"></a>00171     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00172"></a>00172         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LIP_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00173"></a>00173     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD400000ull);
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 <span class="preprocessor">#else</span>
<a name="l00176"></a><a class="code" href="cvmx-ase-defs_8h.html#aae0f1c10877470a1b294a8f273548942">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LIP_CONFIG (CVMX_ADD_IO_SEG(0x00011800DD400000ull))</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LIP_SPARE CVMX_ASE_LIP_SPARE_FUNC()</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LIP_SPARE_FUNC(<span class="keywordtype">void</span>)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00183"></a>00183         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LIP_SPARE not supported on this chip\n&quot;</span>);
<a name="l00184"></a>00184     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD7FFFF8ull);
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 <span class="preprocessor">#else</span>
<a name="l00187"></a><a class="code" href="cvmx-ase-defs_8h.html#a3005c695b6a42fba08f0dd0160e28629">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LIP_SPARE (CVMX_ADD_IO_SEG(0x00011800DD7FFFF8ull))</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LOP_CONFIG CVMX_ASE_LOP_CONFIG_FUNC()</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LOP_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00192"></a>00192 {
<a name="l00193"></a>00193     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00194"></a>00194         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LOP_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00195"></a>00195     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD800000ull);
<a name="l00196"></a>00196 }
<a name="l00197"></a>00197 <span class="preprocessor">#else</span>
<a name="l00198"></a><a class="code" href="cvmx-ase-defs_8h.html#ac66e1cb1ad7ad9d9999503e14abd37f3">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LOP_CONFIG (CVMX_ADD_IO_SEG(0x00011800DD800000ull))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LOP_SPARE CVMX_ASE_LOP_SPARE_FUNC()</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LOP_SPARE_FUNC(<span class="keywordtype">void</span>)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LOP_SPARE not supported on this chip\n&quot;</span>);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDBFFFF8ull);
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-ase-defs_8h.html#a76d23b966535277e9184e7d645ca54b6">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LOP_SPARE (CVMX_ADD_IO_SEG(0x00011800DDBFFFF8ull))</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_CONFIG CVMX_ASE_LUE_CONFIG_FUNC()</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00214"></a>00214 {
<a name="l00215"></a>00215     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00216"></a>00216         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00217"></a>00217     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00000ull);
<a name="l00218"></a>00218 }
<a name="l00219"></a>00219 <span class="preprocessor">#else</span>
<a name="l00220"></a><a class="code" href="cvmx-ase-defs_8h.html#ac89b1e236bdc2d0f5ae774bd1cd41118">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_CONFIG (CVMX_ADD_IO_SEG(0x00011800DDC00000ull))</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_DBG_CTL0 CVMX_ASE_LUE_DBG_CTL0_FUNC()</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_DBG_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00227"></a>00227         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_DBG_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00228"></a>00228     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00030ull);
<a name="l00229"></a>00229 }
<a name="l00230"></a>00230 <span class="preprocessor">#else</span>
<a name="l00231"></a><a class="code" href="cvmx-ase-defs_8h.html#a117b4dbb0f988f09ab15274ca19274fd">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_DBG_CTL0 (CVMX_ADD_IO_SEG(0x00011800DDC00030ull))</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_DBG_CTL1 CVMX_ASE_LUE_DBG_CTL1_FUNC()</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_DBG_CTL1_FUNC(<span class="keywordtype">void</span>)
<a name="l00236"></a>00236 {
<a name="l00237"></a>00237     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00238"></a>00238         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_DBG_CTL1 not supported on this chip\n&quot;</span>);
<a name="l00239"></a>00239     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00038ull);
<a name="l00240"></a>00240 }
<a name="l00241"></a>00241 <span class="preprocessor">#else</span>
<a name="l00242"></a><a class="code" href="cvmx-ase-defs_8h.html#aec485518e19a811ce6d956163c3b9066">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_DBG_CTL1 (CVMX_ADD_IO_SEG(0x00011800DDC00038ull))</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_ERROR_LOG CVMX_ASE_LUE_ERROR_LOG_FUNC()</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_ERROR_LOG_FUNC(<span class="keywordtype">void</span>)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00249"></a>00249         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_ERROR_LOG not supported on this chip\n&quot;</span>);
<a name="l00250"></a>00250     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00018ull);
<a name="l00251"></a>00251 }
<a name="l00252"></a>00252 <span class="preprocessor">#else</span>
<a name="l00253"></a><a class="code" href="cvmx-ase-defs_8h.html#acf0b260e78af8e208b133ae7e854e570">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_ERROR_LOG (CVMX_ADD_IO_SEG(0x00011800DDC00018ull))</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_ERROR_LOG_ENABLE CVMX_ASE_LUE_ERROR_LOG_ENABLE_FUNC()</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_ERROR_LOG_ENABLE_FUNC(<span class="keywordtype">void</span>)
<a name="l00258"></a>00258 {
<a name="l00259"></a>00259     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00260"></a>00260         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_ERROR_LOG_ENABLE not supported on this chip\n&quot;</span>);
<a name="l00261"></a>00261     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00010ull);
<a name="l00262"></a>00262 }
<a name="l00263"></a>00263 <span class="preprocessor">#else</span>
<a name="l00264"></a><a class="code" href="cvmx-ase-defs_8h.html#a3df10c225561a2c593c093b87a632288">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_ERROR_LOG_ENABLE (CVMX_ADD_IO_SEG(0x00011800DDC00010ull))</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERFORMANCE_CONTROL0 CVMX_ASE_LUE_PERFORMANCE_CONTROL0_FUNC()</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_PERFORMANCE_CONTROL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00269"></a>00269 {
<a name="l00270"></a>00270     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00271"></a>00271         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_PERFORMANCE_CONTROL0 not supported on this chip\n&quot;</span>);
<a name="l00272"></a>00272     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00060ull);
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 <span class="preprocessor">#else</span>
<a name="l00275"></a><a class="code" href="cvmx-ase-defs_8h.html#a1205b001565f904835bc7c74ed4d48a0">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERFORMANCE_CONTROL0 (CVMX_ADD_IO_SEG(0x00011800DDC00060ull))</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERFORMANCE_CONTROL1 CVMX_ASE_LUE_PERFORMANCE_CONTROL1_FUNC()</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_PERFORMANCE_CONTROL1_FUNC(<span class="keywordtype">void</span>)
<a name="l00280"></a>00280 {
<a name="l00281"></a>00281     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00282"></a>00282         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_PERFORMANCE_CONTROL1 not supported on this chip\n&quot;</span>);
<a name="l00283"></a>00283     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00068ull);
<a name="l00284"></a>00284 }
<a name="l00285"></a>00285 <span class="preprocessor">#else</span>
<a name="l00286"></a><a class="code" href="cvmx-ase-defs_8h.html#a95b553aeaf03d939e81660571e155748">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERFORMANCE_CONTROL1 (CVMX_ADD_IO_SEG(0x00011800DDC00068ull))</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ase-defs_8h.html#a395a8af3c3d77b0c64a5f3e4704399f1">CVMX_ASE_LUE_PERFORMANCE_CONTROLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00290"></a>00290 {
<a name="l00291"></a>00291     <span class="keywordflow">if</span> (!(
<a name="l00292"></a>00292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00293"></a>00293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &gt;= 2) &amp;&amp; (offset &lt;= 3))))))
<a name="l00294"></a>00294         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_PERFORMANCE_CONTROLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00295"></a>00295     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00070ull) + ((offset) &amp; 3) * 8 - 8*2;
<a name="l00296"></a>00296 }
<a name="l00297"></a>00297 <span class="preprocessor">#else</span>
<a name="l00298"></a><a class="code" href="cvmx-ase-defs_8h.html#a395a8af3c3d77b0c64a5f3e4704399f1">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERFORMANCE_CONTROLX(offset) (CVMX_ADD_IO_SEG(0x00011800DDC00070ull) + ((offset) &amp; 3) * 8 - 8*2)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ase-defs_8h.html#ac22cf02b620c7f2ad92f8366263e4301">CVMX_ASE_LUE_PERFORMANCE_COUNTERX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00302"></a>00302 {
<a name="l00303"></a>00303     <span class="keywordflow">if</span> (!(
<a name="l00304"></a>00304           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00305"></a>00305           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00306"></a>00306         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_PERFORMANCE_COUNTERX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00307"></a>00307     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00080ull) + ((offset) &amp; 3) * 8;
<a name="l00308"></a>00308 }
<a name="l00309"></a>00309 <span class="preprocessor">#else</span>
<a name="l00310"></a><a class="code" href="cvmx-ase-defs_8h.html#ac22cf02b620c7f2ad92f8366263e4301">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERFORMANCE_COUNTERX(offset) (CVMX_ADD_IO_SEG(0x00011800DDC00080ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERF_FILT CVMX_ASE_LUE_PERF_FILT_FUNC()</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_PERF_FILT_FUNC(<span class="keywordtype">void</span>)
<a name="l00315"></a>00315 {
<a name="l00316"></a>00316     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00317"></a>00317         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_PERF_FILT not supported on this chip\n&quot;</span>);
<a name="l00318"></a>00318     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00040ull);
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a><a class="code" href="cvmx-ase-defs_8h.html#a4a539d395b62721a64f27c63c8027622">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_PERF_FILT (CVMX_ADD_IO_SEG(0x00011800DDC00040ull))</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_SPARE CVMX_ASE_LUE_SPARE_FUNC()</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_SPARE_FUNC(<span class="keywordtype">void</span>)
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00328"></a>00328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_SPARE not supported on this chip\n&quot;</span>);
<a name="l00329"></a>00329     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDFFFFF8ull);
<a name="l00330"></a>00330 }
<a name="l00331"></a>00331 <span class="preprocessor">#else</span>
<a name="l00332"></a><a class="code" href="cvmx-ase-defs_8h.html#aa47d3eb910890ccff1ba6768a9b3ef7e">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_SPARE (CVMX_ADD_IO_SEG(0x00011800DDFFFFF8ull))</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_TWE_BWE_ENABLE CVMX_ASE_LUE_TWE_BWE_ENABLE_FUNC()</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUE_TWE_BWE_ENABLE_FUNC(<span class="keywordtype">void</span>)
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00339"></a>00339         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUE_TWE_BWE_ENABLE not supported on this chip\n&quot;</span>);
<a name="l00340"></a>00340     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DDC00008ull);
<a name="l00341"></a>00341 }
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a><a class="code" href="cvmx-ase-defs_8h.html#ac025a9f728fd73378354dfdf73cbccd3">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUE_TWE_BWE_ENABLE (CVMX_ADD_IO_SEG(0x00011800DDC00008ull))</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUF_ERROR_LOG CVMX_ASE_LUF_ERROR_LOG_FUNC()</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_LUF_ERROR_LOG_FUNC(<span class="keywordtype">void</span>)
<a name="l00348"></a>00348 {
<a name="l00349"></a>00349     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00350"></a>00350         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_LUF_ERROR_LOG not supported on this chip\n&quot;</span>);
<a name="l00351"></a>00351     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000110ull);
<a name="l00352"></a>00352 }
<a name="l00353"></a>00353 <span class="preprocessor">#else</span>
<a name="l00354"></a><a class="code" href="cvmx-ase-defs_8h.html#aa8db4d92c1063910d243efe958e5cf33">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_LUF_ERROR_LOG (CVMX_ADD_IO_SEG(0x00011800DD000110ull))</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_SFT_RST CVMX_ASE_SFT_RST_FUNC()</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_SFT_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l00359"></a>00359 {
<a name="l00360"></a>00360     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00361"></a>00361         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_SFT_RST not supported on this chip\n&quot;</span>);
<a name="l00362"></a>00362     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD000000ull);
<a name="l00363"></a>00363 }
<a name="l00364"></a>00364 <span class="preprocessor">#else</span>
<a name="l00365"></a><a class="code" href="cvmx-ase-defs_8h.html#a51508ee658f9034a0c707004e491aee4">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_SFT_RST (CVMX_ADD_IO_SEG(0x00011800DD000000ull))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_SPARE CVMX_ASE_SPARE_FUNC()</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ASE_SPARE_FUNC(<span class="keywordtype">void</span>)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00372"></a>00372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASE_SPARE not supported on this chip\n&quot;</span>);
<a name="l00373"></a>00373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DD3FFFF8ull);
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#else</span>
<a name="l00376"></a><a class="code" href="cvmx-ase-defs_8h.html#a994f6cd69b123ab99d50fa8ac8f6cb42">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASE_SPARE (CVMX_ADD_IO_SEG(0x00011800DD3FFFF8ull))</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00379"></a>00379 <span class="comment">/**</span>
<a name="l00380"></a>00380 <span class="comment"> * cvmx_ase_backdoor_req_ctl</span>
<a name="l00381"></a>00381 <span class="comment"> *</span>
<a name="l00382"></a>00382 <span class="comment"> * This register is used to configure and trigger backdoor requests. Backdoor requests</span>
<a name="l00383"></a>00383 <span class="comment"> * can be inserted at any time. They are inserted into the request stream from LAP. The</span>
<a name="l00384"></a>00384 <span class="comment"> * request packet needs to be written to ASE_BACKDOOR_REQ_DATA(), and must be written</span>
<a name="l00385"></a>00385 <span class="comment"> * before [VALID] is triggered. Both [CNT] and [VALID] can be written in the same</span>
<a name="l00386"></a>00386 <span class="comment"> * cycle. The hardware clears the [VALID] bit when the request is sent. If another</span>
<a name="l00387"></a>00387 <span class="comment"> * [VALID]=1 is written before the bit is cleared, it will not trigger another</span>
<a name="l00388"></a>00388 <span class="comment"> * SOP. Software should take care to wait for the response before issuing another</span>
<a name="l00389"></a>00389 <span class="comment"> * request. Hardware deasserts ASE_BACKDOOR_RSP_CTL[VALID] when [VALID] is triggered.</span>
<a name="l00390"></a>00390 <span class="comment"> */</span>
<a name="l00391"></a><a class="code" href="unioncvmx__ase__backdoor__req__ctl.html">00391</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__req__ctl.html" title="cvmx_ase_backdoor_req_ctl">cvmx_ase_backdoor_req_ctl</a> {
<a name="l00392"></a><a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#aa25443164ab3283f82f653e92452f19d">00392</a>     uint64_t <a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#aa25443164ab3283f82f653e92452f19d">u64</a>;
<a name="l00393"></a><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html">00393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html">cvmx_ase_backdoor_req_ctl_s</a> {
<a name="l00394"></a>00394 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a51a91b1d56287dba4c036add15c684e8">valid</a>                        : 1;  <span class="comment">/**&lt; Valid. Writing 1 triggers [CNT] beats to be sent as a packet into ASE. */</span>
<a name="l00396"></a>00396     uint64_t <a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a7deb0dfd760bba34d4e7e310ee2598d3">reserved_4_62</a>                : 59;
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a10a572b8ca057dc25cc9c1523e1a7f79">cnt</a>                          : 4;  <span class="comment">/**&lt; Number of DATA beats to send. Valid values are 0x2 - 0xB. */</span>
<a name="l00398"></a>00398 <span class="preprocessor">#else</span>
<a name="l00399"></a><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a10a572b8ca057dc25cc9c1523e1a7f79">00399</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a10a572b8ca057dc25cc9c1523e1a7f79">cnt</a>                          : 4;
<a name="l00400"></a><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a7deb0dfd760bba34d4e7e310ee2598d3">00400</a>     uint64_t <a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a7deb0dfd760bba34d4e7e310ee2598d3">reserved_4_62</a>                : 59;
<a name="l00401"></a><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a51a91b1d56287dba4c036add15c684e8">00401</a>     uint64_t <a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html#a51a91b1d56287dba4c036add15c684e8">valid</a>                        : 1;
<a name="l00402"></a>00402 <span class="preprocessor">#endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#a9cc65a3982cd6a3bf56c6da69ad893ce">s</a>;
<a name="l00404"></a><a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#ac3d206bb2be1f066dce388534ffa41da">00404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html">cvmx_ase_backdoor_req_ctl_s</a>    <a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#ac3d206bb2be1f066dce388534ffa41da">cn78xx</a>;
<a name="l00405"></a><a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#a1436453fa4b4fb910e32fd81f3505b34">00405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__req__ctl_1_1cvmx__ase__backdoor__req__ctl__s.html">cvmx_ase_backdoor_req_ctl_s</a>    <a class="code" href="unioncvmx__ase__backdoor__req__ctl.html#a1436453fa4b4fb910e32fd81f3505b34">cn78xxp1</a>;
<a name="l00406"></a>00406 };
<a name="l00407"></a><a class="code" href="cvmx-ase-defs_8h.html#aceb289701b351a0c09568d4602202dca">00407</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__req__ctl.html" title="cvmx_ase_backdoor_req_ctl">cvmx_ase_backdoor_req_ctl</a> <a class="code" href="unioncvmx__ase__backdoor__req__ctl.html" title="cvmx_ase_backdoor_req_ctl">cvmx_ase_backdoor_req_ctl_t</a>;
<a name="l00408"></a>00408 <span class="comment"></span>
<a name="l00409"></a>00409 <span class="comment">/**</span>
<a name="l00410"></a>00410 <span class="comment"> * cvmx_ase_backdoor_req_data#</span>
<a name="l00411"></a>00411 <span class="comment"> *</span>
<a name="l00412"></a>00412 <span class="comment"> * The lowest address is first beat (aka control word) and has the SOP. The next address is next</span>
<a name="l00413"></a>00413 <span class="comment"> * beat, etc. The register offset indicated by ASE_BACKDOOR_REQ_CTL[CNT] has the EOP. See further</span>
<a name="l00414"></a>00414 <span class="comment"> * information in ASE_BACKDOOR_REQ_CTL.</span>
<a name="l00415"></a>00415 <span class="comment"> */</span>
<a name="l00416"></a><a class="code" href="unioncvmx__ase__backdoor__req__datax.html">00416</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__req__datax.html" title="cvmx_ase_backdoor_req_data#">cvmx_ase_backdoor_req_datax</a> {
<a name="l00417"></a><a class="code" href="unioncvmx__ase__backdoor__req__datax.html#a7c5f466706c18f2d43f3726b1fe71a80">00417</a>     uint64_t <a class="code" href="unioncvmx__ase__backdoor__req__datax.html#a7c5f466706c18f2d43f3726b1fe71a80">u64</a>;
<a name="l00418"></a><a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html">00418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html">cvmx_ase_backdoor_req_datax_s</a> {
<a name="l00419"></a>00419 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html#aaf18fef6e19c97021319ddfb46fc6eae">data</a>                         : 64; <span class="comment">/**&lt; Beat N of the backdoor request packet. */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#else</span>
<a name="l00422"></a><a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html#aaf18fef6e19c97021319ddfb46fc6eae">00422</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html#aaf18fef6e19c97021319ddfb46fc6eae">data</a>                         : 64;
<a name="l00423"></a>00423 <span class="preprocessor">#endif</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__backdoor__req__datax.html#ae483af18dbb8de6187ee611ba515ae8e">s</a>;
<a name="l00425"></a><a class="code" href="unioncvmx__ase__backdoor__req__datax.html#ae488c185d82f123b51d546f78387c30f">00425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html">cvmx_ase_backdoor_req_datax_s</a>  <a class="code" href="unioncvmx__ase__backdoor__req__datax.html#ae488c185d82f123b51d546f78387c30f">cn78xx</a>;
<a name="l00426"></a><a class="code" href="unioncvmx__ase__backdoor__req__datax.html#a30839c9c6a9d2e6437b5f4c17881af1d">00426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__req__datax_1_1cvmx__ase__backdoor__req__datax__s.html">cvmx_ase_backdoor_req_datax_s</a>  <a class="code" href="unioncvmx__ase__backdoor__req__datax.html#a30839c9c6a9d2e6437b5f4c17881af1d">cn78xxp1</a>;
<a name="l00427"></a>00427 };
<a name="l00428"></a><a class="code" href="cvmx-ase-defs_8h.html#a165c202d5218d3b719cf104710a725ad">00428</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__req__datax.html" title="cvmx_ase_backdoor_req_data#">cvmx_ase_backdoor_req_datax</a> <a class="code" href="unioncvmx__ase__backdoor__req__datax.html" title="cvmx_ase_backdoor_req_data#">cvmx_ase_backdoor_req_datax_t</a>;
<a name="l00429"></a>00429 <span class="comment"></span>
<a name="l00430"></a>00430 <span class="comment">/**</span>
<a name="l00431"></a>00431 <span class="comment"> * cvmx_ase_backdoor_rsp_ctl</span>
<a name="l00432"></a>00432 <span class="comment"> *</span>
<a name="l00433"></a>00433 <span class="comment"> * This register is used to indicate that the backdoor response is complete. See</span>
<a name="l00434"></a>00434 <span class="comment"> * description in ASE_BACKDOOR_REQ_CTL. Hardware asserts [VALID] when the full response</span>
<a name="l00435"></a>00435 <span class="comment"> * packet has been received and has been posted to [CNT] and</span>
<a name="l00436"></a>00436 <span class="comment"> * ASE_BACKDOOR_RSP_DATA(). Hardware does not change [CNT] and ASE_BACKDOOR_RSP_DATA()</span>
<a name="l00437"></a>00437 <span class="comment"> * while [VALID] is asserted. Hardware deasserts [VALID] when</span>
<a name="l00438"></a>00438 <span class="comment"> * ASE_BACKDOOR_REQ_CTL[VALID] is triggered.</span>
<a name="l00439"></a>00439 <span class="comment"> */</span>
<a name="l00440"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html">00440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html" title="cvmx_ase_backdoor_rsp_ctl">cvmx_ase_backdoor_rsp_ctl</a> {
<a name="l00441"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#a7ec970288f309909efe837436e373b64">00441</a>     uint64_t <a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#a7ec970288f309909efe837436e373b64">u64</a>;
<a name="l00442"></a><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html">00442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html">cvmx_ase_backdoor_rsp_ctl_s</a> {
<a name="l00443"></a>00443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#a1375dec2f15c8e3ac6337c7fc732812c">valid</a>                        : 1;  <span class="comment">/**&lt; Valid. Asserted means there is valid response packet data. */</span>
<a name="l00445"></a>00445     uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#a1be609ecb6c4a6f1605216d1fc700a2e">reserved_3_62</a>                : 60;
<a name="l00446"></a>00446     uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#aaf70bc14ef994fa282f203c007145af9">cnt</a>                          : 3;  <span class="comment">/**&lt; Number of DATA beats received. Valid values are 2 to 5. */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#else</span>
<a name="l00448"></a><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#aaf70bc14ef994fa282f203c007145af9">00448</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#aaf70bc14ef994fa282f203c007145af9">cnt</a>                          : 3;
<a name="l00449"></a><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#a1be609ecb6c4a6f1605216d1fc700a2e">00449</a>     uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#a1be609ecb6c4a6f1605216d1fc700a2e">reserved_3_62</a>                : 60;
<a name="l00450"></a><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#a1375dec2f15c8e3ac6337c7fc732812c">00450</a>     uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html#a1375dec2f15c8e3ac6337c7fc732812c">valid</a>                        : 1;
<a name="l00451"></a>00451 <span class="preprocessor">#endif</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#ae390b239fa4de1da28af9cab1c5400a0">s</a>;
<a name="l00453"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#a4e394ec916681ec3607b9f54ae97eb60">00453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html">cvmx_ase_backdoor_rsp_ctl_s</a>    <a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#a4e394ec916681ec3607b9f54ae97eb60">cn78xx</a>;
<a name="l00454"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#a94a174204469deb91e46ad824b32c7d4">00454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__rsp__ctl_1_1cvmx__ase__backdoor__rsp__ctl__s.html">cvmx_ase_backdoor_rsp_ctl_s</a>    <a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html#a94a174204469deb91e46ad824b32c7d4">cn78xxp1</a>;
<a name="l00455"></a>00455 };
<a name="l00456"></a><a class="code" href="cvmx-ase-defs_8h.html#ad739955a43b0cc2675641b1114c2a974">00456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html" title="cvmx_ase_backdoor_rsp_ctl">cvmx_ase_backdoor_rsp_ctl</a> <a class="code" href="unioncvmx__ase__backdoor__rsp__ctl.html" title="cvmx_ase_backdoor_rsp_ctl">cvmx_ase_backdoor_rsp_ctl_t</a>;
<a name="l00457"></a>00457 <span class="comment"></span>
<a name="l00458"></a>00458 <span class="comment">/**</span>
<a name="l00459"></a>00459 <span class="comment"> * cvmx_ase_backdoor_rsp_data#</span>
<a name="l00460"></a>00460 <span class="comment"> *</span>
<a name="l00461"></a>00461 <span class="comment"> * The lowest address is first beat (aka control word) and has the SOP. The next address is next</span>
<a name="l00462"></a>00462 <span class="comment"> * beat, etc. The register offset indicated by ASE_BACKDOOR_RSP_CTL[CNT] has the EOP. See further</span>
<a name="l00463"></a>00463 <span class="comment"> * information in ASE_BACKDOOR_RSP_CTL.</span>
<a name="l00464"></a>00464 <span class="comment"> */</span>
<a name="l00465"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html">00465</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html" title="cvmx_ase_backdoor_rsp_data#">cvmx_ase_backdoor_rsp_datax</a> {
<a name="l00466"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#a29a13dfa537070b63f470fa6eb00d4fd">00466</a>     uint64_t <a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#a29a13dfa537070b63f470fa6eb00d4fd">u64</a>;
<a name="l00467"></a><a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html">00467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html">cvmx_ase_backdoor_rsp_datax_s</a> {
<a name="l00468"></a>00468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html#aa0d801bf2e6a74a69e2e6eadb6816426">data</a>                         : 64; <span class="comment">/**&lt; Beat N of the backdoor response packet. */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html#aa0d801bf2e6a74a69e2e6eadb6816426">00471</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html#aa0d801bf2e6a74a69e2e6eadb6816426">data</a>                         : 64;
<a name="l00472"></a>00472 <span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#ae00f6d19d26b571e5d833881e6c318a4">s</a>;
<a name="l00474"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#a7cf2d23fc5501e04e420ea8fe2178cd1">00474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html">cvmx_ase_backdoor_rsp_datax_s</a>  <a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#a7cf2d23fc5501e04e420ea8fe2178cd1">cn78xx</a>;
<a name="l00475"></a><a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#ac1c9d323e340b753503248cd51866986">00475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__backdoor__rsp__datax_1_1cvmx__ase__backdoor__rsp__datax__s.html">cvmx_ase_backdoor_rsp_datax_s</a>  <a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html#ac1c9d323e340b753503248cd51866986">cn78xxp1</a>;
<a name="l00476"></a>00476 };
<a name="l00477"></a><a class="code" href="cvmx-ase-defs_8h.html#a651b009e2e54af34a7e587a9875e2265">00477</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html" title="cvmx_ase_backdoor_rsp_data#">cvmx_ase_backdoor_rsp_datax</a> <a class="code" href="unioncvmx__ase__backdoor__rsp__datax.html" title="cvmx_ase_backdoor_rsp_data#">cvmx_ase_backdoor_rsp_datax_t</a>;
<a name="l00478"></a>00478 <span class="comment"></span>
<a name="l00479"></a>00479 <span class="comment">/**</span>
<a name="l00480"></a>00480 <span class="comment"> * cvmx_ase_bist_status0</span>
<a name="l00481"></a>00481 <span class="comment"> *</span>
<a name="l00482"></a>00482 <span class="comment"> * This is BIST status register 0.</span>
<a name="l00483"></a>00483 <span class="comment"> *</span>
<a name="l00484"></a>00484 <span class="comment"> */</span>
<a name="l00485"></a><a class="code" href="unioncvmx__ase__bist__status0.html">00485</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__bist__status0.html" title="cvmx_ase_bist_status0">cvmx_ase_bist_status0</a> {
<a name="l00486"></a><a class="code" href="unioncvmx__ase__bist__status0.html#a0736e3b08e28d96904f08287b2c7fe24">00486</a>     uint64_t <a class="code" href="unioncvmx__ase__bist__status0.html#a0736e3b08e28d96904f08287b2c7fe24">u64</a>;
<a name="l00487"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html">00487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html">cvmx_ase_bist_status0_s</a> {
<a name="l00488"></a>00488 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a1e980d47545ef99a7dfbe3cf2b001496">reserved_60_63</a>               : 4;
<a name="l00490"></a>00490     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a0ff110562c7b00f8d9f4c7563d912377">lue_rmc_ndone</a>                : 4;  <span class="comment">/**&lt; Combined `BIST is not complete&apos; for the LUE RMC[3..0] RAMs. */</span>
<a name="l00491"></a>00491     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aaaa143b79a580ef31bb2847ecfd09092">reserved_51_55</a>               : 5;
<a name="l00492"></a>00492     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7c38603fd4d93c86e4638720a5931a88">lue_rft_ndone</a>                : 1;  <span class="comment">/**&lt; BIST is not complete for the LUE HST RFT RAM. */</span>
<a name="l00493"></a>00493     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7bb0879a88f3aa7a7f7113307ab7704a">lue_tat_ndone</a>                : 1;  <span class="comment">/**&lt; BIST is not complete for the LUE HST TAT RAM. */</span>
<a name="l00494"></a>00494     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aa3244659e4eab755db1c2b77ebbfda7d">lue_kdb_ndone</a>                : 1;  <span class="comment">/**&lt; BIST is not complete for the LUE KRQ KDB RAM. */</span>
<a name="l00495"></a>00495     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ac88db232d06f0731e3a0559d7daee2ea">reserved_42_47</a>               : 6;
<a name="l00496"></a>00496     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a2b1bae48140b15d5496dff78d06e236e">lop_txb_ndone</a>                : 2;  <span class="comment">/**&lt; BIST is not complete on the LOP TXBUFF RAM banks. */</span>
<a name="l00497"></a>00497     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aca6b434de92e9b85057309e2ce4d04a7">reserved_36_39</a>               : 4;
<a name="l00498"></a>00498     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ae532e487a2d1685e61947a64a38ecc08">lip_newq_ndone</a>               : 1;  <span class="comment">/**&lt; BIST is not complete on the LIP NEWQ RAM. */</span>
<a name="l00499"></a>00499     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#af70efcb6b15fb80f966dd65036ef6b1a">lip_pht_ndone</a>                : 1;  <span class="comment">/**&lt; BIST is not complete on the LIP PHT RAM. */</span>
<a name="l00500"></a>00500     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7fe7372406c5b72c4b8116f2eca0bb7b">lip_gdt_ndone</a>                : 1;  <span class="comment">/**&lt; BIST is not complete on the LIP GDT RAM. */</span>
<a name="l00501"></a>00501     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a26f46c4592be8320bf5f73d0584ae1c4">lip_isf_ndone</a>                : 1;  <span class="comment">/**&lt; BIST is not complete on the LIP ISF RAM. */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a038aa04b7bbfb87ff74fcd6e5502beea">reserved_19_31</a>               : 13;
<a name="l00503"></a>00503     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ae110fb0f8bdc820be2f671e302491cbb">lue_rft_status</a>               : 1;  <span class="comment">/**&lt; BIST status for the LUE HST RFT RAM. Only valid if [LUE_RFT_NDONE] == 0. */</span>
<a name="l00504"></a>00504     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7f538dd118bf1574c2e5a7d5d9af3dce">lue_tat_status</a>               : 1;  <span class="comment">/**&lt; BIST status for the LUE HST TAT RAM. Only valid if [LUE_TAT_NDONE] == 0. */</span>
<a name="l00505"></a>00505     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a6e9f418eb542c4bd0486be4d32877e07">lue_kdb_status</a>               : 1;  <span class="comment">/**&lt; BIST status for the LUE KRQ KDB RAM. Only valid if [LUE_KDB_NDONE] == 0. */</span>
<a name="l00506"></a>00506     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7f150586b2109fd93ac583cc90dedb1d">reserved_10_15</a>               : 6;
<a name="l00507"></a>00507     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ab82d0f0364c27ea1bacb7227d21e43ec">lop_txb_status</a>               : 2;  <span class="comment">/**&lt; BIST status for the LOP TXBUFF RAM banks. Only valid if [LOP_TXB_NDONE]&lt;&gt; == 0. */</span>
<a name="l00508"></a>00508     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a8839658c1a78facaf323b766ede80da5">reserved_4_7</a>                 : 4;
<a name="l00509"></a>00509     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a94d8188ac8cd0884840f80d18fbc1cb6">lip_newq_status</a>              : 1;  <span class="comment">/**&lt; BIST status for the LIP NEWQ RAM. Only valid if [LIP_NEWQ_NDONE] == 0. */</span>
<a name="l00510"></a>00510     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7d25113550f544545cb31281377ba474">lip_pht_status</a>               : 1;  <span class="comment">/**&lt; BIST status for the LIP PHT RAM. Only valid if [LIP_PHT_NDONE] == 0. */</span>
<a name="l00511"></a>00511     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a63160e458ec0231621930d443d32c981">lip_gdt_status</a>               : 1;  <span class="comment">/**&lt; BIST status for the LIP GDT RAM. Only valid if [LIP_GDT_NDONE] == 0. */</span>
<a name="l00512"></a>00512     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a3a4c42bebed36654989d2a870530853f">lip_isf_status</a>               : 1;  <span class="comment">/**&lt; BIST status for the LIP ISF RAM. Only valid if [LIP_ISF_NDONE] == 0. */</span>
<a name="l00513"></a>00513 <span class="preprocessor">#else</span>
<a name="l00514"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a3a4c42bebed36654989d2a870530853f">00514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a3a4c42bebed36654989d2a870530853f">lip_isf_status</a>               : 1;
<a name="l00515"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a63160e458ec0231621930d443d32c981">00515</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a63160e458ec0231621930d443d32c981">lip_gdt_status</a>               : 1;
<a name="l00516"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7d25113550f544545cb31281377ba474">00516</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7d25113550f544545cb31281377ba474">lip_pht_status</a>               : 1;
<a name="l00517"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a94d8188ac8cd0884840f80d18fbc1cb6">00517</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a94d8188ac8cd0884840f80d18fbc1cb6">lip_newq_status</a>              : 1;
<a name="l00518"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a8839658c1a78facaf323b766ede80da5">00518</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a8839658c1a78facaf323b766ede80da5">reserved_4_7</a>                 : 4;
<a name="l00519"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ab82d0f0364c27ea1bacb7227d21e43ec">00519</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ab82d0f0364c27ea1bacb7227d21e43ec">lop_txb_status</a>               : 2;
<a name="l00520"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7f150586b2109fd93ac583cc90dedb1d">00520</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7f150586b2109fd93ac583cc90dedb1d">reserved_10_15</a>               : 6;
<a name="l00521"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a6e9f418eb542c4bd0486be4d32877e07">00521</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a6e9f418eb542c4bd0486be4d32877e07">lue_kdb_status</a>               : 1;
<a name="l00522"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7f538dd118bf1574c2e5a7d5d9af3dce">00522</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7f538dd118bf1574c2e5a7d5d9af3dce">lue_tat_status</a>               : 1;
<a name="l00523"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ae110fb0f8bdc820be2f671e302491cbb">00523</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ae110fb0f8bdc820be2f671e302491cbb">lue_rft_status</a>               : 1;
<a name="l00524"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a038aa04b7bbfb87ff74fcd6e5502beea">00524</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a038aa04b7bbfb87ff74fcd6e5502beea">reserved_19_31</a>               : 13;
<a name="l00525"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a26f46c4592be8320bf5f73d0584ae1c4">00525</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a26f46c4592be8320bf5f73d0584ae1c4">lip_isf_ndone</a>                : 1;
<a name="l00526"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7fe7372406c5b72c4b8116f2eca0bb7b">00526</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7fe7372406c5b72c4b8116f2eca0bb7b">lip_gdt_ndone</a>                : 1;
<a name="l00527"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#af70efcb6b15fb80f966dd65036ef6b1a">00527</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#af70efcb6b15fb80f966dd65036ef6b1a">lip_pht_ndone</a>                : 1;
<a name="l00528"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ae532e487a2d1685e61947a64a38ecc08">00528</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ae532e487a2d1685e61947a64a38ecc08">lip_newq_ndone</a>               : 1;
<a name="l00529"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aca6b434de92e9b85057309e2ce4d04a7">00529</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aca6b434de92e9b85057309e2ce4d04a7">reserved_36_39</a>               : 4;
<a name="l00530"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a2b1bae48140b15d5496dff78d06e236e">00530</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a2b1bae48140b15d5496dff78d06e236e">lop_txb_ndone</a>                : 2;
<a name="l00531"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ac88db232d06f0731e3a0559d7daee2ea">00531</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#ac88db232d06f0731e3a0559d7daee2ea">reserved_42_47</a>               : 6;
<a name="l00532"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aa3244659e4eab755db1c2b77ebbfda7d">00532</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aa3244659e4eab755db1c2b77ebbfda7d">lue_kdb_ndone</a>                : 1;
<a name="l00533"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7bb0879a88f3aa7a7f7113307ab7704a">00533</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7bb0879a88f3aa7a7f7113307ab7704a">lue_tat_ndone</a>                : 1;
<a name="l00534"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7c38603fd4d93c86e4638720a5931a88">00534</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a7c38603fd4d93c86e4638720a5931a88">lue_rft_ndone</a>                : 1;
<a name="l00535"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aaaa143b79a580ef31bb2847ecfd09092">00535</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#aaaa143b79a580ef31bb2847ecfd09092">reserved_51_55</a>               : 5;
<a name="l00536"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a0ff110562c7b00f8d9f4c7563d912377">00536</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a0ff110562c7b00f8d9f4c7563d912377">lue_rmc_ndone</a>                : 4;
<a name="l00537"></a><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a1e980d47545ef99a7dfbe3cf2b001496">00537</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html#a1e980d47545ef99a7dfbe3cf2b001496">reserved_60_63</a>               : 4;
<a name="l00538"></a>00538 <span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__bist__status0.html#a682e8a61762f134372248669ed00ed67">s</a>;
<a name="l00540"></a><a class="code" href="unioncvmx__ase__bist__status0.html#a7f33736d36a458374d8973b175b04e79">00540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html">cvmx_ase_bist_status0_s</a>        <a class="code" href="unioncvmx__ase__bist__status0.html#a7f33736d36a458374d8973b175b04e79">cn78xx</a>;
<a name="l00541"></a><a class="code" href="unioncvmx__ase__bist__status0.html#ac984701fafcb224f95680d38b612efdd">00541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__bist__status0_1_1cvmx__ase__bist__status0__s.html">cvmx_ase_bist_status0_s</a>        <a class="code" href="unioncvmx__ase__bist__status0.html#ac984701fafcb224f95680d38b612efdd">cn78xxp1</a>;
<a name="l00542"></a>00542 };
<a name="l00543"></a><a class="code" href="cvmx-ase-defs_8h.html#a70270bdee1a1d49615fcedb3a6b96829">00543</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__bist__status0.html" title="cvmx_ase_bist_status0">cvmx_ase_bist_status0</a> <a class="code" href="unioncvmx__ase__bist__status0.html" title="cvmx_ase_bist_status0">cvmx_ase_bist_status0_t</a>;
<a name="l00544"></a>00544 <span class="comment"></span>
<a name="l00545"></a>00545 <span class="comment">/**</span>
<a name="l00546"></a>00546 <span class="comment"> * cvmx_ase_bist_status1</span>
<a name="l00547"></a>00547 <span class="comment"> *</span>
<a name="l00548"></a>00548 <span class="comment"> * This is the per-LUE RMC engine BIST status register 1.</span>
<a name="l00549"></a>00549 <span class="comment"> *</span>
<a name="l00550"></a>00550 <span class="comment"> */</span>
<a name="l00551"></a><a class="code" href="unioncvmx__ase__bist__status1.html">00551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__bist__status1.html" title="cvmx_ase_bist_status1">cvmx_ase_bist_status1</a> {
<a name="l00552"></a><a class="code" href="unioncvmx__ase__bist__status1.html#a80f791b8a41adab08dd9559c6d42a018">00552</a>     uint64_t <a class="code" href="unioncvmx__ase__bist__status1.html#a80f791b8a41adab08dd9559c6d42a018">u64</a>;
<a name="l00553"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html">00553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html">cvmx_ase_bist_status1_s</a> {
<a name="l00554"></a>00554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a7976a025dfe7a14fd7a741b5c64691e8">reserved_56_63</a>               : 8;
<a name="l00556"></a>00556     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#adbc58f19ea25eb2f8fe70e4098dd9042">lue_rmc3_kdt_status</a>          : 4;  <span class="comment">/**&lt; BIST status for the LUE per-RMC KDT RAMs. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;3&gt;] == 0. */</span>
<a name="l00557"></a>00557     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a6072ed9e69925da8726a6aa8b10f08d0">lue_rmc3_rul_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RUL RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;3&gt;] == 0. */</span>
<a name="l00558"></a>00558     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ad2ca5b62003e9673eca0a2a7cf3622c4">lue_rmc3_rft_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RFT RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;3&gt;] == 0. */</span>
<a name="l00559"></a>00559     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a1491148acd069c3c492ec0d963f63b74">reserved_40_49</a>               : 10;
<a name="l00560"></a>00560     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a543031dd30bc5bdf25ded39ee241daa2">lue_rmc2_kdt_status</a>          : 4;  <span class="comment">/**&lt; BIST status for the LUE per-RMC KDT RAMs. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;2&gt;] == 0. */</span>
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ad0cafda83e0265b1e5e9327cfdaa093b">lue_rmc2_rul_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RUL RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;2&gt;] == 0. */</span>
<a name="l00562"></a>00562     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ae4f39c1aac10f1ec5465e878a1e99e7f">lue_rmc2_rft_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RFT RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;2&gt;] == 0. */</span>
<a name="l00563"></a>00563     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a8572566e7f61c3cb79b2c5e2e29abbec">reserved_24_33</a>               : 10;
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a83eef97e50a90953816aaa5209537159">lue_rmc1_kdt_status</a>          : 4;  <span class="comment">/**&lt; BIST status for the LUE per-RMC KDT RAMs. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;1&gt;] == 0. */</span>
<a name="l00565"></a>00565     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a009151298f887e8593df214ed3b35aa8">lue_rmc1_rul_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RUL RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;1&gt;] == 0. */</span>
<a name="l00566"></a>00566     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a034e07947b5592cbdc6d523a2a667105">lue_rmc1_rft_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RFT RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;1&gt;] == 0. */</span>
<a name="l00567"></a>00567     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a4479018836137161bd2748e2455bd06b">reserved_8_17</a>                : 10;
<a name="l00568"></a>00568     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#aa736278d92ebae64ab770d310963537d">lue_rmc0_kdt_status</a>          : 4;  <span class="comment">/**&lt; BIST status for the LUE per-RMC KDT RAMs. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;0&gt;] == 0. */</span>
<a name="l00569"></a>00569     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a14c74b9ab75757c3f882d261c003f788">lue_rmc0_rul_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RUL RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;0&gt;] == 0. */</span>
<a name="l00570"></a>00570     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#afbd96134f1d0482627d91dddce99b4c3">lue_rmc0_rft_status</a>          : 1;  <span class="comment">/**&lt; BIST status for the LUE per-RMC RFT RAM. Only valid if ASE_BIST_STATUS0[LUE_RMC_NDONE&lt;0&gt;] == 0. */</span>
<a name="l00571"></a>00571     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a0a7f3fc9fcc56483bcb3bc50976e37bd">reserved_0_1</a>                 : 2;
<a name="l00572"></a>00572 <span class="preprocessor">#else</span>
<a name="l00573"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a0a7f3fc9fcc56483bcb3bc50976e37bd">00573</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a0a7f3fc9fcc56483bcb3bc50976e37bd">reserved_0_1</a>                 : 2;
<a name="l00574"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#afbd96134f1d0482627d91dddce99b4c3">00574</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#afbd96134f1d0482627d91dddce99b4c3">lue_rmc0_rft_status</a>          : 1;
<a name="l00575"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a14c74b9ab75757c3f882d261c003f788">00575</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a14c74b9ab75757c3f882d261c003f788">lue_rmc0_rul_status</a>          : 1;
<a name="l00576"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#aa736278d92ebae64ab770d310963537d">00576</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#aa736278d92ebae64ab770d310963537d">lue_rmc0_kdt_status</a>          : 4;
<a name="l00577"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a4479018836137161bd2748e2455bd06b">00577</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a4479018836137161bd2748e2455bd06b">reserved_8_17</a>                : 10;
<a name="l00578"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a034e07947b5592cbdc6d523a2a667105">00578</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a034e07947b5592cbdc6d523a2a667105">lue_rmc1_rft_status</a>          : 1;
<a name="l00579"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a009151298f887e8593df214ed3b35aa8">00579</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a009151298f887e8593df214ed3b35aa8">lue_rmc1_rul_status</a>          : 1;
<a name="l00580"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a83eef97e50a90953816aaa5209537159">00580</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a83eef97e50a90953816aaa5209537159">lue_rmc1_kdt_status</a>          : 4;
<a name="l00581"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a8572566e7f61c3cb79b2c5e2e29abbec">00581</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a8572566e7f61c3cb79b2c5e2e29abbec">reserved_24_33</a>               : 10;
<a name="l00582"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ae4f39c1aac10f1ec5465e878a1e99e7f">00582</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ae4f39c1aac10f1ec5465e878a1e99e7f">lue_rmc2_rft_status</a>          : 1;
<a name="l00583"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ad0cafda83e0265b1e5e9327cfdaa093b">00583</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ad0cafda83e0265b1e5e9327cfdaa093b">lue_rmc2_rul_status</a>          : 1;
<a name="l00584"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a543031dd30bc5bdf25ded39ee241daa2">00584</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a543031dd30bc5bdf25ded39ee241daa2">lue_rmc2_kdt_status</a>          : 4;
<a name="l00585"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a1491148acd069c3c492ec0d963f63b74">00585</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a1491148acd069c3c492ec0d963f63b74">reserved_40_49</a>               : 10;
<a name="l00586"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ad2ca5b62003e9673eca0a2a7cf3622c4">00586</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#ad2ca5b62003e9673eca0a2a7cf3622c4">lue_rmc3_rft_status</a>          : 1;
<a name="l00587"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a6072ed9e69925da8726a6aa8b10f08d0">00587</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a6072ed9e69925da8726a6aa8b10f08d0">lue_rmc3_rul_status</a>          : 1;
<a name="l00588"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#adbc58f19ea25eb2f8fe70e4098dd9042">00588</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#adbc58f19ea25eb2f8fe70e4098dd9042">lue_rmc3_kdt_status</a>          : 4;
<a name="l00589"></a><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a7976a025dfe7a14fd7a741b5c64691e8">00589</a>     uint64_t <a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html#a7976a025dfe7a14fd7a741b5c64691e8">reserved_56_63</a>               : 8;
<a name="l00590"></a>00590 <span class="preprocessor">#endif</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__bist__status1.html#acfb1b18cdc75a14e447fc5013dab9683">s</a>;
<a name="l00592"></a><a class="code" href="unioncvmx__ase__bist__status1.html#a27ecf64bf85cf376dd26ded558be10c9">00592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html">cvmx_ase_bist_status1_s</a>        <a class="code" href="unioncvmx__ase__bist__status1.html#a27ecf64bf85cf376dd26ded558be10c9">cn78xx</a>;
<a name="l00593"></a><a class="code" href="unioncvmx__ase__bist__status1.html#a29164112438a484a6cbb02d82f1eddf8">00593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__bist__status1_1_1cvmx__ase__bist__status1__s.html">cvmx_ase_bist_status1_s</a>        <a class="code" href="unioncvmx__ase__bist__status1.html#a29164112438a484a6cbb02d82f1eddf8">cn78xxp1</a>;
<a name="l00594"></a>00594 };
<a name="l00595"></a><a class="code" href="cvmx-ase-defs_8h.html#a69a48b1ce9eaef12f02f38e82a65d724">00595</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__bist__status1.html" title="cvmx_ase_bist_status1">cvmx_ase_bist_status1</a> <a class="code" href="unioncvmx__ase__bist__status1.html" title="cvmx_ase_bist_status1">cvmx_ase_bist_status1_t</a>;
<a name="l00596"></a>00596 <span class="comment"></span>
<a name="l00597"></a>00597 <span class="comment">/**</span>
<a name="l00598"></a>00598 <span class="comment"> * cvmx_ase_config</span>
<a name="l00599"></a>00599 <span class="comment"> *</span>
<a name="l00600"></a>00600 <span class="comment"> * This is the general configuration register for the ASE block.</span>
<a name="l00601"></a>00601 <span class="comment"> *</span>
<a name="l00602"></a>00602 <span class="comment"> */</span>
<a name="l00603"></a><a class="code" href="unioncvmx__ase__config.html">00603</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__config.html" title="cvmx_ase_config">cvmx_ase_config</a> {
<a name="l00604"></a><a class="code" href="unioncvmx__ase__config.html#a8e1884084d070e1157004f99c263c13a">00604</a>     uint64_t <a class="code" href="unioncvmx__ase__config.html#a8e1884084d070e1157004f99c263c13a">u64</a>;
<a name="l00605"></a><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html">00605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html">cvmx_ase_config_s</a> {
<a name="l00606"></a>00606 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#afebcc3a2a281281c1881990fa006bd88">reserved_7_63</a>                : 57;
<a name="l00608"></a>00608     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a355724b350cb7294aeaee2a9a3ce4308">endian_mode</a>                  : 2;  <span class="comment">/**&lt; See ASE_ENDIAN_E. Endian swapping only applies to lookup request header data and KEY_RSP</span>
<a name="l00609"></a>00609 <span class="comment">                                                         match result. */</span>
<a name="l00610"></a>00610     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a8b6242ce96f21e0759b2b973df3317aa">reserved_2_4</a>                 : 3;
<a name="l00611"></a>00611     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a4e1db68ffb9ebddbd00f6bb27b4cf7b3">div2_clken</a>                   : 1;  <span class="comment">/**&lt; Enable conditional SCLK/2 in ASE. This only enables the SCLK/2 domain, not the SCLK. Turn</span>
<a name="l00612"></a>00612 <span class="comment">                                                         this on if you want to do lookup requests. */</span>
<a name="l00613"></a>00613     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a1a9641c1d4d68c7e70c62f588343c23d">div1_clken</a>                   : 1;  <span class="comment">/**&lt; Enable conditional SCLK in ASE. This only enables the SCLK domain, not the SCLK/2. Turn</span>
<a name="l00614"></a>00614 <span class="comment">                                                         this on if you want to do lookup requests or if you want to access OSM. */</span>
<a name="l00615"></a>00615 <span class="preprocessor">#else</span>
<a name="l00616"></a><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a1a9641c1d4d68c7e70c62f588343c23d">00616</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a1a9641c1d4d68c7e70c62f588343c23d">div1_clken</a>                   : 1;
<a name="l00617"></a><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a4e1db68ffb9ebddbd00f6bb27b4cf7b3">00617</a>     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a4e1db68ffb9ebddbd00f6bb27b4cf7b3">div2_clken</a>                   : 1;
<a name="l00618"></a><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a8b6242ce96f21e0759b2b973df3317aa">00618</a>     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a8b6242ce96f21e0759b2b973df3317aa">reserved_2_4</a>                 : 3;
<a name="l00619"></a><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a355724b350cb7294aeaee2a9a3ce4308">00619</a>     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#a355724b350cb7294aeaee2a9a3ce4308">endian_mode</a>                  : 2;
<a name="l00620"></a><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#afebcc3a2a281281c1881990fa006bd88">00620</a>     uint64_t <a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html#afebcc3a2a281281c1881990fa006bd88">reserved_7_63</a>                : 57;
<a name="l00621"></a>00621 <span class="preprocessor">#endif</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__config.html#a3b60b2780c677ffde6fb68f689961886">s</a>;
<a name="l00623"></a><a class="code" href="unioncvmx__ase__config.html#ae3b81a69c4b40181fa55a0974ad91619">00623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html">cvmx_ase_config_s</a>              <a class="code" href="unioncvmx__ase__config.html#ae3b81a69c4b40181fa55a0974ad91619">cn78xx</a>;
<a name="l00624"></a><a class="code" href="unioncvmx__ase__config.html#ab95052ba17a73b2a94e6160c3924df4e">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__config_1_1cvmx__ase__config__s.html">cvmx_ase_config_s</a>              <a class="code" href="unioncvmx__ase__config.html#ab95052ba17a73b2a94e6160c3924df4e">cn78xxp1</a>;
<a name="l00625"></a>00625 };
<a name="l00626"></a><a class="code" href="cvmx-ase-defs_8h.html#a8d88b2fef034e2b109169b0188273f0c">00626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__config.html" title="cvmx_ase_config">cvmx_ase_config</a> <a class="code" href="unioncvmx__ase__config.html" title="cvmx_ase_config">cvmx_ase_config_t</a>;
<a name="l00627"></a>00627 <span class="comment"></span>
<a name="l00628"></a>00628 <span class="comment">/**</span>
<a name="l00629"></a>00629 <span class="comment"> * cvmx_ase_ecc_ctl</span>
<a name="l00630"></a>00630 <span class="comment"> *</span>
<a name="l00631"></a>00631 <span class="comment"> * This register can be used to disable ECC checks, insert ECC errors.</span>
<a name="l00632"></a>00632 <span class="comment"> *</span>
<a name="l00633"></a>00633 <span class="comment"> * Fields *ECC_DIS disable SBE detection/correction and DBE detection. If ECC_DIS is 0x1, then no</span>
<a name="l00634"></a>00634 <span class="comment"> * errors are detected.</span>
<a name="l00635"></a>00635 <span class="comment"> *</span>
<a name="l00636"></a>00636 <span class="comment"> * Fields *ECC_FLIP_SYND flip the syndrome&lt;1:0&gt; bits to generate 1-bit/2-bits error for testing.</span>
<a name="l00637"></a>00637 <span class="comment"> * _ 0x0 = normal operation.</span>
<a name="l00638"></a>00638 <span class="comment"> * _ 0x1 = SBE on bit&lt;0&gt;.</span>
<a name="l00639"></a>00639 <span class="comment"> * _ 0x2 = SBE on bit&lt;1&gt;.</span>
<a name="l00640"></a>00640 <span class="comment"> * _ 0x3 = DBE on bit&lt;1:0&gt;.</span>
<a name="l00641"></a>00641 <span class="comment"> */</span>
<a name="l00642"></a><a class="code" href="unioncvmx__ase__ecc__ctl.html">00642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__ecc__ctl.html" title="cvmx_ase_ecc_ctl">cvmx_ase_ecc_ctl</a> {
<a name="l00643"></a><a class="code" href="unioncvmx__ase__ecc__ctl.html#a8a36a7ae3d9152a4e3c287895519db80">00643</a>     uint64_t <a class="code" href="unioncvmx__ase__ecc__ctl.html#a8a36a7ae3d9152a4e3c287895519db80">u64</a>;
<a name="l00644"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html">00644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html">cvmx_ase_ecc_ctl_s</a> {
<a name="l00645"></a>00645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a5ad34c2404249b18d41ea91276fe86c7">reserved_54_63</a>               : 10;
<a name="l00647"></a>00647     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a3adbbfc2dc47a587540739a909711326">lue_kdt_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LUE RMC key data transfer buffer. */</span>
<a name="l00648"></a>00648     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ada7c976acb46e413923c25c6609393fb">lue_rul_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LUE RMC buffer aligner wrapper rule FIFO. */</span>
<a name="l00649"></a>00649     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#acd7eb1468c817fca10e9ddc8a18e5ebc">lue_rft_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LUE HST and RMC rule format tables. */</span>
<a name="l00650"></a>00650     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a97d1efa1f07ea968a29a24b849bc8dec">lue_tat_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LUE HST ruleDB access table. */</span>
<a name="l00651"></a>00651     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a6e04cc7afac32858f32cdab9639f3353">lue_kdb_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LUE KRQ key data buffer. */</span>
<a name="l00652"></a>00652     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a11e356278b4c69a5dafe92fadc9b9be0">reserved_37_43</a>               : 7;
<a name="l00653"></a>00653     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a5ac9a267fc2cd53f0b4560b746621ed0">lue_kdt_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LUE RMC key data transfer buffer. */</span>
<a name="l00654"></a>00654     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a1ad77c9f2e664688e951e3f610f92c6d">lue_rul_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LUE RMC buffer aligner wrapper rule FIFO. */</span>
<a name="l00655"></a>00655     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ada27885e0a353b0f8a5cbebf445f3e34">lue_rft_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LUE HST and RMC rule format tables. */</span>
<a name="l00656"></a>00656     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a2d9598ef014ddd0e3d75ca403008c7e1">lue_tat_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LUE HST ruleDB access table. */</span>
<a name="l00657"></a>00657     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aa8132f6aa297a30f5b4aa0ae6f42c49e">lue_kdb_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LUE KRQ key data buffer. */</span>
<a name="l00658"></a>00658     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aac051094eae33fb701f219be11ad5fef">reserved_26_31</a>               : 6;
<a name="l00659"></a>00659     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a301a275d21fe5c1eb452c83046ddf1f0">lop_txb_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LOP TXBUFF data memory. */</span>
<a name="l00660"></a>00660     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ab02c518955b30270c6d5bde2540a5348">reserved_17_23</a>               : 7;
<a name="l00661"></a>00661     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a48c40b6e1aaf90c2cc839c7dd8d532e3">lop_txb_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LOP TXBUFF data memory. */</span>
<a name="l00662"></a>00662     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a9788bcf1a6f342b678667d8d5cedf51c">reserved_14_15</a>               : 2;
<a name="l00663"></a>00663     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a2f22029abf7abacedbbc288440f77d10">lip_newq_ecc_flip_synd</a>       : 2;  <span class="comment">/**&lt; Flip syndrome in LIP new queue. */</span>
<a name="l00664"></a>00664     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ae189b6d52b3536459f3254c66e285bbb">lip_pht_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LIP packet header table. */</span>
<a name="l00665"></a>00665     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a55b37455cedd3d4ef887b1bb5e7cf762">lip_gdt_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LIP group definition table. */</span>
<a name="l00666"></a>00666     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a7bcfe92eb601de0db61f2035d6dffd92">lip_isf_ecc_flip_synd</a>        : 2;  <span class="comment">/**&lt; Flip syndrome in LIP input skid FIFO. */</span>
<a name="l00667"></a>00667     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a593c794ea5c8906e4d69344fab6115d6">reserved_4_5</a>                 : 2;
<a name="l00668"></a>00668     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a709dd1925abdc745076d99eac814e05e">lip_newq_ecc_dis</a>             : 1;  <span class="comment">/**&lt; Disable ECC for LIP new queue. */</span>
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a85abb2e87911d67bd7abf4b6c28ded19">lip_pht_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LIP packet header table. */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a43419d664eef302ae043d657b6814e37">lip_gdt_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LIP group definition table. */</span>
<a name="l00671"></a>00671     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aa67893513877b471d1d8e33a9eff0a5c">lip_isf_ecc_dis</a>              : 1;  <span class="comment">/**&lt; Disable ECC for LIP input skid FIFO. */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#else</span>
<a name="l00673"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aa67893513877b471d1d8e33a9eff0a5c">00673</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aa67893513877b471d1d8e33a9eff0a5c">lip_isf_ecc_dis</a>              : 1;
<a name="l00674"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a43419d664eef302ae043d657b6814e37">00674</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a43419d664eef302ae043d657b6814e37">lip_gdt_ecc_dis</a>              : 1;
<a name="l00675"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a85abb2e87911d67bd7abf4b6c28ded19">00675</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a85abb2e87911d67bd7abf4b6c28ded19">lip_pht_ecc_dis</a>              : 1;
<a name="l00676"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a709dd1925abdc745076d99eac814e05e">00676</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a709dd1925abdc745076d99eac814e05e">lip_newq_ecc_dis</a>             : 1;
<a name="l00677"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a593c794ea5c8906e4d69344fab6115d6">00677</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a593c794ea5c8906e4d69344fab6115d6">reserved_4_5</a>                 : 2;
<a name="l00678"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a7bcfe92eb601de0db61f2035d6dffd92">00678</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a7bcfe92eb601de0db61f2035d6dffd92">lip_isf_ecc_flip_synd</a>        : 2;
<a name="l00679"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a55b37455cedd3d4ef887b1bb5e7cf762">00679</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a55b37455cedd3d4ef887b1bb5e7cf762">lip_gdt_ecc_flip_synd</a>        : 2;
<a name="l00680"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ae189b6d52b3536459f3254c66e285bbb">00680</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ae189b6d52b3536459f3254c66e285bbb">lip_pht_ecc_flip_synd</a>        : 2;
<a name="l00681"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a2f22029abf7abacedbbc288440f77d10">00681</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a2f22029abf7abacedbbc288440f77d10">lip_newq_ecc_flip_synd</a>       : 2;
<a name="l00682"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a9788bcf1a6f342b678667d8d5cedf51c">00682</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a9788bcf1a6f342b678667d8d5cedf51c">reserved_14_15</a>               : 2;
<a name="l00683"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a48c40b6e1aaf90c2cc839c7dd8d532e3">00683</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a48c40b6e1aaf90c2cc839c7dd8d532e3">lop_txb_ecc_dis</a>              : 1;
<a name="l00684"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ab02c518955b30270c6d5bde2540a5348">00684</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ab02c518955b30270c6d5bde2540a5348">reserved_17_23</a>               : 7;
<a name="l00685"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a301a275d21fe5c1eb452c83046ddf1f0">00685</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a301a275d21fe5c1eb452c83046ddf1f0">lop_txb_ecc_flip_synd</a>        : 2;
<a name="l00686"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aac051094eae33fb701f219be11ad5fef">00686</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aac051094eae33fb701f219be11ad5fef">reserved_26_31</a>               : 6;
<a name="l00687"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aa8132f6aa297a30f5b4aa0ae6f42c49e">00687</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#aa8132f6aa297a30f5b4aa0ae6f42c49e">lue_kdb_ecc_dis</a>              : 1;
<a name="l00688"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a2d9598ef014ddd0e3d75ca403008c7e1">00688</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a2d9598ef014ddd0e3d75ca403008c7e1">lue_tat_ecc_dis</a>              : 1;
<a name="l00689"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ada27885e0a353b0f8a5cbebf445f3e34">00689</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ada27885e0a353b0f8a5cbebf445f3e34">lue_rft_ecc_dis</a>              : 1;
<a name="l00690"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a1ad77c9f2e664688e951e3f610f92c6d">00690</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a1ad77c9f2e664688e951e3f610f92c6d">lue_rul_ecc_dis</a>              : 1;
<a name="l00691"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a5ac9a267fc2cd53f0b4560b746621ed0">00691</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a5ac9a267fc2cd53f0b4560b746621ed0">lue_kdt_ecc_dis</a>              : 1;
<a name="l00692"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a11e356278b4c69a5dafe92fadc9b9be0">00692</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a11e356278b4c69a5dafe92fadc9b9be0">reserved_37_43</a>               : 7;
<a name="l00693"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a6e04cc7afac32858f32cdab9639f3353">00693</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a6e04cc7afac32858f32cdab9639f3353">lue_kdb_ecc_flip_synd</a>        : 2;
<a name="l00694"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a97d1efa1f07ea968a29a24b849bc8dec">00694</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a97d1efa1f07ea968a29a24b849bc8dec">lue_tat_ecc_flip_synd</a>        : 2;
<a name="l00695"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#acd7eb1468c817fca10e9ddc8a18e5ebc">00695</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#acd7eb1468c817fca10e9ddc8a18e5ebc">lue_rft_ecc_flip_synd</a>        : 2;
<a name="l00696"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ada7c976acb46e413923c25c6609393fb">00696</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#ada7c976acb46e413923c25c6609393fb">lue_rul_ecc_flip_synd</a>        : 2;
<a name="l00697"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a3adbbfc2dc47a587540739a909711326">00697</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a3adbbfc2dc47a587540739a909711326">lue_kdt_ecc_flip_synd</a>        : 2;
<a name="l00698"></a><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a5ad34c2404249b18d41ea91276fe86c7">00698</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html#a5ad34c2404249b18d41ea91276fe86c7">reserved_54_63</a>               : 10;
<a name="l00699"></a>00699 <span class="preprocessor">#endif</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__ecc__ctl.html#a8c80af3033823b45fa5e884f966eb5f8">s</a>;
<a name="l00701"></a><a class="code" href="unioncvmx__ase__ecc__ctl.html#a04f70c27e6cd2b870648e3b50cec66ea">00701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html">cvmx_ase_ecc_ctl_s</a>             <a class="code" href="unioncvmx__ase__ecc__ctl.html#a04f70c27e6cd2b870648e3b50cec66ea">cn78xx</a>;
<a name="l00702"></a><a class="code" href="unioncvmx__ase__ecc__ctl.html#ac0fa90d6f576b0a228fcd348e138cdec">00702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__ecc__ctl_1_1cvmx__ase__ecc__ctl__s.html">cvmx_ase_ecc_ctl_s</a>             <a class="code" href="unioncvmx__ase__ecc__ctl.html#ac0fa90d6f576b0a228fcd348e138cdec">cn78xxp1</a>;
<a name="l00703"></a>00703 };
<a name="l00704"></a><a class="code" href="cvmx-ase-defs_8h.html#af7d9da6437e6854885ba7adcabab633a">00704</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__ecc__ctl.html" title="cvmx_ase_ecc_ctl">cvmx_ase_ecc_ctl</a> <a class="code" href="unioncvmx__ase__ecc__ctl.html" title="cvmx_ase_ecc_ctl">cvmx_ase_ecc_ctl_t</a>;
<a name="l00705"></a>00705 <span class="comment"></span>
<a name="l00706"></a>00706 <span class="comment">/**</span>
<a name="l00707"></a>00707 <span class="comment"> * cvmx_ase_ecc_int</span>
<a name="l00708"></a>00708 <span class="comment"> *</span>
<a name="l00709"></a>00709 <span class="comment"> * This register contains the interrupt status for ECC failures. In all cases below, except</span>
<a name="l00710"></a>00710 <span class="comment"> * LUE_KDT_*, any request that generates an error has its response marked as errored. The</span>
<a name="l00711"></a>00711 <span class="comment"> * LUE_KDT_DBE error is not indicated in the response packet; the only indication of this error</span>
<a name="l00712"></a>00712 <span class="comment"> * is the interrupt mechanism.</span>
<a name="l00713"></a>00713 <span class="comment"> *</span>
<a name="l00714"></a>00714 <span class="comment"> * For all the LUE* errors below, additional information can be obtained by reading the</span>
<a name="l00715"></a>00715 <span class="comment"> * ASE_LUE_ERROR_LOG. For all the LIP* /LOP* errors below, additional information can be obtained</span>
<a name="l00716"></a>00716 <span class="comment"> * by reading ASE_LUF_ERROR_LOG.</span>
<a name="l00717"></a>00717 <span class="comment"> */</span>
<a name="l00718"></a><a class="code" href="unioncvmx__ase__ecc__int.html">00718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__ecc__int.html" title="cvmx_ase_ecc_int">cvmx_ase_ecc_int</a> {
<a name="l00719"></a><a class="code" href="unioncvmx__ase__ecc__int.html#ae2bfec83078aca84ded62ff19e7b19e6">00719</a>     uint64_t <a class="code" href="unioncvmx__ase__ecc__int.html#ae2bfec83078aca84ded62ff19e7b19e6">u64</a>;
<a name="l00720"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html">00720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html">cvmx_ase_ecc_int_s</a> {
<a name="l00721"></a>00721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a3be28a35bf92cef964959f74883a6997">reserved_44_63</a>               : 20;
<a name="l00723"></a>00723     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a6588791d19190c6a29ee59f7b4232cf2">lue_kdt_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LUE RMC key data transfer buffer. */</span>
<a name="l00724"></a>00724     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#afe00d748714fe309b3618832207a5ac2">lue_kdt_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LUE RMC key data transfer buffer. */</span>
<a name="l00725"></a>00725     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1eab7d24705f84e93e9901902a6cccb7">lue_rul_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LUE RMC buffer aligner wrapper rule FIFO. */</span>
<a name="l00726"></a>00726     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1d450fb6050d31f5c050bab321da91b6">lue_rul_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LUE RMC buffer aligner wrapper rule FIFO. */</span>
<a name="l00727"></a>00727     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1ab5683f7afe99c2e69a73d895066897">reserved_38_39</a>               : 2;
<a name="l00728"></a>00728     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#aa9160bebe083200dff4cfbdc7ffe5364">lue_rft_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LUE HST and RMC rule format tables. This bit is not set for</span>
<a name="l00729"></a>00729 <span class="comment">                                                         software accesses to the RFT; it is only set for lookup accesses. */</span>
<a name="l00730"></a>00730     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a5de6c520afec9c19c53309d803420a93">lue_rft_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LUE HST and RMC rule format tables. This bit is</span>
<a name="l00731"></a>00731 <span class="comment">                                                         not set for software accesses to the RFT; it only gets set for lookup accesses. */</span>
<a name="l00732"></a>00732     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab2a5d1c02f59523392308f0f58f5fc6a">lue_tat_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LUE HST ruleDB access table. This bit is not set for software</span>
<a name="l00733"></a>00733 <span class="comment">                                                         accesses to the TAT; it only gets set for lookup accesses. It is expected that error</span>
<a name="l00734"></a>00734 <span class="comment">                                                         recovery will</span>
<a name="l00735"></a>00735 <span class="comment">                                                         require resetting the ASE and loading corrected software into the TAT. */</span>
<a name="l00736"></a>00736     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a15745696939456858666746c29c83dfe">lue_tat_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LUE HST ruleDB access table. This bit is not</span>
<a name="l00737"></a>00737 <span class="comment">                                                         set for software accesses to the TAT; it only gets set for lookup accesses. */</span>
<a name="l00738"></a>00738     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a09243462b5691a0004b9ebbfeb95cc8e">lue_kdb_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LUE KRQ key data buffer. */</span>
<a name="l00739"></a>00739     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a44629a0f22ac94c0b89bfc112108c34e">lue_kdb_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LUE KRQ key data buffer. */</span>
<a name="l00740"></a>00740     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ac3c40a9ad76437429dceba13bc89b72d">reserved_18_31</a>               : 14;
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab905d72479ba986ebfb61b7281ce43b1">lop_txb_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LOP&apos;s TXBUFF RAM read operation. */</span>
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1414a269e54cbcddedce9122e8e127b0">lop_txb_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LOP&apos;s TXBUFF RAM read operation. */</span>
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#afd0c7e94718aec941b40da218619e8c5">reserved_8_15</a>                : 8;
<a name="l00744"></a>00744     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a0a916c79dc795063b4c53fb9c698d78e">lip_newq_dbe</a>                 : 1;  <span class="comment">/**&lt; Detected double-bit error on LIP&apos;s new queue. */</span>
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a9ce6d36d3dbc23921e297eb67f207a9a">lip_newq_sbe</a>                 : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LIP&apos;s new queue. */</span>
<a name="l00746"></a>00746     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a3a3262a4ea6bd834f416c55f53700643">lip_pht_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LIP&apos;s packet header table. This bit is not set for software</span>
<a name="l00747"></a>00747 <span class="comment">                                                         accesses to the GDT; it only gets set for lookup accesses. */</span>
<a name="l00748"></a>00748     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a389a46b9ac8aa82942e0b6175c53ce47">lip_pht_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LIP&apos;s packet header table. This bit is not set</span>
<a name="l00749"></a>00749 <span class="comment">                                                         for software accesses to the GDT; it only gets set for lookup accesses. */</span>
<a name="l00750"></a>00750     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a189f86c1ff90de4757a5c029221500ce">lip_gdt_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LIP&apos;s group definition table. This bit is not set for</span>
<a name="l00751"></a>00751 <span class="comment">                                                         software accesses to the GDT; it only gets set for lookup accesses. */</span>
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#af09cd5e9fc6b1f048aece90344c6ab23">lip_gdt_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LIP&apos;s group definition table. This bit is not</span>
<a name="l00753"></a>00753 <span class="comment">                                                         set for software accesses to the GDT; it only gets set for lookup accesses. */</span>
<a name="l00754"></a>00754     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a03478727a1dadc3525f172d13c04e4d4">lip_isf_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected double-bit error on LIP&apos;s input skid FIFO. */</span>
<a name="l00755"></a>00755     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab9c5bc13273b7ef46ed1952c8aa57ea5">lip_isf_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected and corrected single-bit error on LIP&apos;s input skid FIFO. */</span>
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab9c5bc13273b7ef46ed1952c8aa57ea5">00757</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab9c5bc13273b7ef46ed1952c8aa57ea5">lip_isf_sbe</a>                  : 1;
<a name="l00758"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a03478727a1dadc3525f172d13c04e4d4">00758</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a03478727a1dadc3525f172d13c04e4d4">lip_isf_dbe</a>                  : 1;
<a name="l00759"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#af09cd5e9fc6b1f048aece90344c6ab23">00759</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#af09cd5e9fc6b1f048aece90344c6ab23">lip_gdt_sbe</a>                  : 1;
<a name="l00760"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a189f86c1ff90de4757a5c029221500ce">00760</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a189f86c1ff90de4757a5c029221500ce">lip_gdt_dbe</a>                  : 1;
<a name="l00761"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a389a46b9ac8aa82942e0b6175c53ce47">00761</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a389a46b9ac8aa82942e0b6175c53ce47">lip_pht_sbe</a>                  : 1;
<a name="l00762"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a3a3262a4ea6bd834f416c55f53700643">00762</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a3a3262a4ea6bd834f416c55f53700643">lip_pht_dbe</a>                  : 1;
<a name="l00763"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a9ce6d36d3dbc23921e297eb67f207a9a">00763</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a9ce6d36d3dbc23921e297eb67f207a9a">lip_newq_sbe</a>                 : 1;
<a name="l00764"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a0a916c79dc795063b4c53fb9c698d78e">00764</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a0a916c79dc795063b4c53fb9c698d78e">lip_newq_dbe</a>                 : 1;
<a name="l00765"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#afd0c7e94718aec941b40da218619e8c5">00765</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#afd0c7e94718aec941b40da218619e8c5">reserved_8_15</a>                : 8;
<a name="l00766"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1414a269e54cbcddedce9122e8e127b0">00766</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1414a269e54cbcddedce9122e8e127b0">lop_txb_sbe</a>                  : 1;
<a name="l00767"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab905d72479ba986ebfb61b7281ce43b1">00767</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab905d72479ba986ebfb61b7281ce43b1">lop_txb_dbe</a>                  : 1;
<a name="l00768"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ac3c40a9ad76437429dceba13bc89b72d">00768</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ac3c40a9ad76437429dceba13bc89b72d">reserved_18_31</a>               : 14;
<a name="l00769"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a44629a0f22ac94c0b89bfc112108c34e">00769</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a44629a0f22ac94c0b89bfc112108c34e">lue_kdb_sbe</a>                  : 1;
<a name="l00770"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a09243462b5691a0004b9ebbfeb95cc8e">00770</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a09243462b5691a0004b9ebbfeb95cc8e">lue_kdb_dbe</a>                  : 1;
<a name="l00771"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a15745696939456858666746c29c83dfe">00771</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a15745696939456858666746c29c83dfe">lue_tat_sbe</a>                  : 1;
<a name="l00772"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab2a5d1c02f59523392308f0f58f5fc6a">00772</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#ab2a5d1c02f59523392308f0f58f5fc6a">lue_tat_dbe</a>                  : 1;
<a name="l00773"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a5de6c520afec9c19c53309d803420a93">00773</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a5de6c520afec9c19c53309d803420a93">lue_rft_sbe</a>                  : 1;
<a name="l00774"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#aa9160bebe083200dff4cfbdc7ffe5364">00774</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#aa9160bebe083200dff4cfbdc7ffe5364">lue_rft_dbe</a>                  : 1;
<a name="l00775"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1ab5683f7afe99c2e69a73d895066897">00775</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1ab5683f7afe99c2e69a73d895066897">reserved_38_39</a>               : 2;
<a name="l00776"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1d450fb6050d31f5c050bab321da91b6">00776</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1d450fb6050d31f5c050bab321da91b6">lue_rul_sbe</a>                  : 1;
<a name="l00777"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1eab7d24705f84e93e9901902a6cccb7">00777</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a1eab7d24705f84e93e9901902a6cccb7">lue_rul_dbe</a>                  : 1;
<a name="l00778"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#afe00d748714fe309b3618832207a5ac2">00778</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#afe00d748714fe309b3618832207a5ac2">lue_kdt_sbe</a>                  : 1;
<a name="l00779"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a6588791d19190c6a29ee59f7b4232cf2">00779</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a6588791d19190c6a29ee59f7b4232cf2">lue_kdt_dbe</a>                  : 1;
<a name="l00780"></a><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a3be28a35bf92cef964959f74883a6997">00780</a>     uint64_t <a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html#a3be28a35bf92cef964959f74883a6997">reserved_44_63</a>               : 20;
<a name="l00781"></a>00781 <span class="preprocessor">#endif</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__ecc__int.html#a4c10a2fadbf5627a865a9207bda056a1">s</a>;
<a name="l00783"></a><a class="code" href="unioncvmx__ase__ecc__int.html#ab59a9a5329cc4b75227ef332d4f59d36">00783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html">cvmx_ase_ecc_int_s</a>             <a class="code" href="unioncvmx__ase__ecc__int.html#ab59a9a5329cc4b75227ef332d4f59d36">cn78xx</a>;
<a name="l00784"></a><a class="code" href="unioncvmx__ase__ecc__int.html#a785e2baf578424457960c06586f52152">00784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__ecc__int_1_1cvmx__ase__ecc__int__s.html">cvmx_ase_ecc_int_s</a>             <a class="code" href="unioncvmx__ase__ecc__int.html#a785e2baf578424457960c06586f52152">cn78xxp1</a>;
<a name="l00785"></a>00785 };
<a name="l00786"></a><a class="code" href="cvmx-ase-defs_8h.html#ace6e62f0f00d2c18b9b190c03f6f38fe">00786</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__ecc__int.html" title="cvmx_ase_ecc_int">cvmx_ase_ecc_int</a> <a class="code" href="unioncvmx__ase__ecc__int.html" title="cvmx_ase_ecc_int">cvmx_ase_ecc_int_t</a>;
<a name="l00787"></a>00787 <span class="comment"></span>
<a name="l00788"></a>00788 <span class="comment">/**</span>
<a name="l00789"></a>00789 <span class="comment"> * cvmx_ase_gen_int</span>
<a name="l00790"></a>00790 <span class="comment"> *</span>
<a name="l00791"></a>00791 <span class="comment"> * This register contains the interrupt status for general ASE interrupts. Errors reported in bit</span>
<a name="l00792"></a>00792 <span class="comment"> * positions &lt;39:32&gt;, &lt;7:2&gt;, and &lt;0&gt; are most likely due to software programming errors.</span>
<a name="l00793"></a>00793 <span class="comment"> *</span>
<a name="l00794"></a>00794 <span class="comment"> * In all LUE* cases below, any request that generates an error has its response marked as</span>
<a name="l00795"></a>00795 <span class="comment"> * errored. These LUE* interrupts are for diagnostic use, not for error handling. For all the</span>
<a name="l00796"></a>00796 <span class="comment"> * LUE* errors below, additional information can be obtained by reading ASE_LUE_ERROR_LOG.</span>
<a name="l00797"></a>00797 <span class="comment"> */</span>
<a name="l00798"></a><a class="code" href="unioncvmx__ase__gen__int.html">00798</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__gen__int.html" title="cvmx_ase_gen_int">cvmx_ase_gen_int</a> {
<a name="l00799"></a><a class="code" href="unioncvmx__ase__gen__int.html#ac4058df796381917c8e1614de69b5ad5">00799</a>     uint64_t <a class="code" href="unioncvmx__ase__gen__int.html#ac4058df796381917c8e1614de69b5ad5">u64</a>;
<a name="l00800"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html">00800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html">cvmx_ase_gen_int_s</a> {
<a name="l00801"></a>00801 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a3d573bac9d36e267973f558f7cee47e2">reserved_40_63</a>               : 24;
<a name="l00803"></a>00803     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a77e07909590076a4382e5fc193719b80">lue_rme_fatal</a>                : 1;  <span class="comment">/**&lt; One or more of the lookup engines detected a fatal error. It is expected that error</span>
<a name="l00804"></a>00804 <span class="comment">                                                         recovery will require resetting the ASE and loading corrected software into OSM. */</span>
<a name="l00805"></a>00805     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#aca02a83d7658a646a310ac974a3794f2">lue_invalid_req</a>              : 1;  <span class="comment">/**&lt; Insufficient key data was provided for a new lookup request. It is expected that error</span>
<a name="l00806"></a>00806 <span class="comment">                                                         recovery will require resetting the ASE and loading corrected software into OSM. */</span>
<a name="l00807"></a>00807     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a8052eb2bc65e2345a8533f13150cf5dd">lue_hr_err_log</a>               : 1;  <span class="comment">/**&lt; An error occurred for a host request and generated a host response with error. */</span>
<a name="l00808"></a>00808     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a877d28e691ef564da6c0212adea045ae">reserved_35_36</a>               : 2;
<a name="l00809"></a>00809     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a990f254c31740482270d767ea7fda80a">lue_tic_bad_write</a>            : 1;  <span class="comment">/**&lt; A data load to the TIC was prevented that would have caused a wrap condition. Either the</span>
<a name="l00810"></a>00810 <span class="comment">                                                         TAT row pointed</span>
<a name="l00811"></a>00811 <span class="comment">                                                         to by the TIC entry was invalid, or the starting TAT row and the increment value pointed</span>
<a name="l00812"></a>00812 <span class="comment">                                                         beyond the end of the TAT. It is expected that error recovery will require loading</span>
<a name="l00813"></a>00813 <span class="comment">                                                         correct software into the TIC. */</span>
<a name="l00814"></a>00814     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#abd911e08b4bfb655b992a8f9c2c1a2f1">lue_tic_multi_hit</a>            : 1;  <span class="comment">/**&lt; A TIC lookup request resulted in multiple entries reporting a hit. It is expected that</span>
<a name="l00815"></a>00815 <span class="comment">                                                         error recovery will require resetting the ASE and loading corrected software into the TIC. */</span>
<a name="l00816"></a>00816     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a39e47c1dbce3d4d05fb2d9b5a1a4fd90">lue_tic_miss</a>                 : 1;  <span class="comment">/**&lt; A TIC lookup request did not match a valid entry. It is expected that error recovery will</span>
<a name="l00817"></a>00817 <span class="comment">                                                         require resetting the ASE and loading corrected software into the TIC. */</span>
<a name="l00818"></a>00818     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ad5914fe4aab4d32a82a8e29358fd1ef9">reserved_8_31</a>                : 24;
<a name="l00819"></a>00819     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ac99f654c58f29c2ed5397e23fb1534e8">lip_tbf_missing_eop</a>          : 1;  <span class="comment">/**&lt; The incoming TBL command did not indicate EOP on the correct beat, or the incoming lookup</span>
<a name="l00820"></a>00820 <span class="comment">                                                         command did not indicate EOP before the 12th beat. The request will be marked FATAL. */</span>
<a name="l00821"></a>00821     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a6ac4142341b809ae63f3c1697e9035c8">lip_tbf_early_eop</a>            : 1;  <span class="comment">/**&lt; The incoming TBL write command did not have enough write data beats to match the command.</span>
<a name="l00822"></a>00822 <span class="comment">                                                         The write operation is marked FATAL. */</span>
<a name="l00823"></a>00823     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a5ed0f1d21c7c7ef8ff56e81024a42d8c">lip_obf_missing_eop</a>          : 1;  <span class="comment">/**&lt; The incoming OSM command did not indicate EOP on the correct beat. The request is marked FATAL. */</span>
<a name="l00824"></a>00824     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a396b43daf7c6996598c38e2137705ff9">lip_obf_early_eop</a>            : 1;  <span class="comment">/**&lt; The incoming OSM write command did not have enough write data beats to match the command.</span>
<a name="l00825"></a>00825 <span class="comment">                                                         The write operation is marked FATAL. */</span>
<a name="l00826"></a>00826     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#afd51f6e6c57f19a4173052adffb90017">lip_obf_drop_unkn_cmd</a>        : 1;  <span class="comment">/**&lt; The incoming control word at LIP OSM bypass splitter does not decode to a valid command.</span>
<a name="l00827"></a>00827 <span class="comment">                                                         The packet is dropped since we can&apos;t trust the command to figure out what kind of response</span>
<a name="l00828"></a>00828 <span class="comment">                                                         to send to LAP. We depend on LAP timeouts to inform software. */</span>
<a name="l00829"></a>00829     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a676cb2f6fa5487de9fa424d71c863cff">lip_obf_drop_malformed</a>       : 1;  <span class="comment">/**&lt; LIP OSM bypass splitter dropped a beat because it was expecting a start-of-packet beat and</span>
<a name="l00830"></a>00830 <span class="comment">                                                         didn&apos;t see the SOP indication, or it saw both SOP and EOP indication. */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a3171a191c88d6214a637b5d5f7039626">lip_obf_drop_cmd_dbe</a>         : 1;  <span class="comment">/**&lt; LIP OSM bypass splitter sees the incoming control word is marked as having a double-bit</span>
<a name="l00832"></a>00832 <span class="comment">                                                         error. The packet is dropped since we can&apos;t trust the LID to send even an error response</span>
<a name="l00833"></a>00833 <span class="comment">                                                         to LAP. We depend on LAP timeouts to inform software. */</span>
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ac93250f822db5da44cee316ee153072b">lip_isf_drop_full</a>            : 1;  <span class="comment">/**&lt; LIP input skid FIFO dropped a beat because it was full. This only happens if LAP issues</span>
<a name="l00835"></a>00835 <span class="comment">                                                         request beats but has no ase__lap1_credit&lt;0&gt;s to do so; this indicates LAP credits are</span>
<a name="l00836"></a>00836 <span class="comment">                                                         misprogrammed. If this interrupt fires, the software has to reset LAP1 and ASE to recover,</span>
<a name="l00837"></a>00837 <span class="comment">                                                         as the credits are out of sync. */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#else</span>
<a name="l00839"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ac93250f822db5da44cee316ee153072b">00839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ac93250f822db5da44cee316ee153072b">lip_isf_drop_full</a>            : 1;
<a name="l00840"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a3171a191c88d6214a637b5d5f7039626">00840</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a3171a191c88d6214a637b5d5f7039626">lip_obf_drop_cmd_dbe</a>         : 1;
<a name="l00841"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a676cb2f6fa5487de9fa424d71c863cff">00841</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a676cb2f6fa5487de9fa424d71c863cff">lip_obf_drop_malformed</a>       : 1;
<a name="l00842"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#afd51f6e6c57f19a4173052adffb90017">00842</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#afd51f6e6c57f19a4173052adffb90017">lip_obf_drop_unkn_cmd</a>        : 1;
<a name="l00843"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a396b43daf7c6996598c38e2137705ff9">00843</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a396b43daf7c6996598c38e2137705ff9">lip_obf_early_eop</a>            : 1;
<a name="l00844"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a5ed0f1d21c7c7ef8ff56e81024a42d8c">00844</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a5ed0f1d21c7c7ef8ff56e81024a42d8c">lip_obf_missing_eop</a>          : 1;
<a name="l00845"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a6ac4142341b809ae63f3c1697e9035c8">00845</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a6ac4142341b809ae63f3c1697e9035c8">lip_tbf_early_eop</a>            : 1;
<a name="l00846"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ac99f654c58f29c2ed5397e23fb1534e8">00846</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ac99f654c58f29c2ed5397e23fb1534e8">lip_tbf_missing_eop</a>          : 1;
<a name="l00847"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ad5914fe4aab4d32a82a8e29358fd1ef9">00847</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#ad5914fe4aab4d32a82a8e29358fd1ef9">reserved_8_31</a>                : 24;
<a name="l00848"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a39e47c1dbce3d4d05fb2d9b5a1a4fd90">00848</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a39e47c1dbce3d4d05fb2d9b5a1a4fd90">lue_tic_miss</a>                 : 1;
<a name="l00849"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#abd911e08b4bfb655b992a8f9c2c1a2f1">00849</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#abd911e08b4bfb655b992a8f9c2c1a2f1">lue_tic_multi_hit</a>            : 1;
<a name="l00850"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a990f254c31740482270d767ea7fda80a">00850</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a990f254c31740482270d767ea7fda80a">lue_tic_bad_write</a>            : 1;
<a name="l00851"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a877d28e691ef564da6c0212adea045ae">00851</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a877d28e691ef564da6c0212adea045ae">reserved_35_36</a>               : 2;
<a name="l00852"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a8052eb2bc65e2345a8533f13150cf5dd">00852</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a8052eb2bc65e2345a8533f13150cf5dd">lue_hr_err_log</a>               : 1;
<a name="l00853"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#aca02a83d7658a646a310ac974a3794f2">00853</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#aca02a83d7658a646a310ac974a3794f2">lue_invalid_req</a>              : 1;
<a name="l00854"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a77e07909590076a4382e5fc193719b80">00854</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a77e07909590076a4382e5fc193719b80">lue_rme_fatal</a>                : 1;
<a name="l00855"></a><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a3d573bac9d36e267973f558f7cee47e2">00855</a>     uint64_t <a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html#a3d573bac9d36e267973f558f7cee47e2">reserved_40_63</a>               : 24;
<a name="l00856"></a>00856 <span class="preprocessor">#endif</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__gen__int.html#a861214062b3b1833f1823fa4c306c07f">s</a>;
<a name="l00858"></a><a class="code" href="unioncvmx__ase__gen__int.html#a925d7ba7414f11b645f1cb45ea5710a2">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html">cvmx_ase_gen_int_s</a>             <a class="code" href="unioncvmx__ase__gen__int.html#a925d7ba7414f11b645f1cb45ea5710a2">cn78xx</a>;
<a name="l00859"></a><a class="code" href="unioncvmx__ase__gen__int.html#aa7ba61bde48fc858b38ec6f72368bff5">00859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__gen__int_1_1cvmx__ase__gen__int__s.html">cvmx_ase_gen_int_s</a>             <a class="code" href="unioncvmx__ase__gen__int.html#aa7ba61bde48fc858b38ec6f72368bff5">cn78xxp1</a>;
<a name="l00860"></a>00860 };
<a name="l00861"></a><a class="code" href="cvmx-ase-defs_8h.html#a3b83184301aad7aaca0d087afab39cae">00861</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__gen__int.html" title="cvmx_ase_gen_int">cvmx_ase_gen_int</a> <a class="code" href="unioncvmx__ase__gen__int.html" title="cvmx_ase_gen_int">cvmx_ase_gen_int_t</a>;
<a name="l00862"></a>00862 <span class="comment"></span>
<a name="l00863"></a>00863 <span class="comment">/**</span>
<a name="l00864"></a>00864 <span class="comment"> * cvmx_ase_lip_config</span>
<a name="l00865"></a>00865 <span class="comment"> *</span>
<a name="l00866"></a>00866 <span class="comment"> * This register provides configuration for the LIP.</span>
<a name="l00867"></a>00867 <span class="comment"> *</span>
<a name="l00868"></a>00868 <span class="comment"> */</span>
<a name="l00869"></a><a class="code" href="unioncvmx__ase__lip__config.html">00869</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lip__config.html" title="cvmx_ase_lip_config">cvmx_ase_lip_config</a> {
<a name="l00870"></a><a class="code" href="unioncvmx__ase__lip__config.html#a215bda207c042996249e7c84b92a26ed">00870</a>     uint64_t <a class="code" href="unioncvmx__ase__lip__config.html#a215bda207c042996249e7c84b92a26ed">u64</a>;
<a name="l00871"></a><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html">00871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html">cvmx_ase_lip_config_s</a> {
<a name="l00872"></a>00872 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#aecc61a76e13066b2922713d96615153d">reserved_4_63</a>                : 60;
<a name="l00874"></a>00874     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a66fa5547323b7b2de3dddb3321851a73">drop_xoff_en</a>                 : 1;  <span class="comment">/**&lt; This feature should remain disabled. */</span>
<a name="l00875"></a>00875     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a0e337e62205f4203c416bbfd916536ef">gen_xon_en</a>                   : 1;  <span class="comment">/**&lt; If enabled, the LIP generates XON indication to the LAP when lookup requests are</span>
<a name="l00876"></a>00876 <span class="comment">                                                         backpressured. If disabled, the LIP does not assert XON. */</span>
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#ae24d62e3482cc0c8f0f52f7ef8a134f1">reserved_1_1</a>                 : 1;
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a273e851da0cc52bb3dcbeabde80b5977">hst_osm_hw_ecc_bypass</a>        : 1;  <span class="comment">/**&lt; If enabled, host accesses to the OSM memory bypass hardware ECC generation and</span>
<a name="l00879"></a>00879 <span class="comment">                                                         calculation/correction/detection. If disabled, host accesses use hardware ECC generation</span>
<a name="l00880"></a>00880 <span class="comment">                                                         and calculation/correction/detection. */</span>
<a name="l00881"></a>00881 <span class="preprocessor">#else</span>
<a name="l00882"></a><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a273e851da0cc52bb3dcbeabde80b5977">00882</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a273e851da0cc52bb3dcbeabde80b5977">hst_osm_hw_ecc_bypass</a>        : 1;
<a name="l00883"></a><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#ae24d62e3482cc0c8f0f52f7ef8a134f1">00883</a>     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#ae24d62e3482cc0c8f0f52f7ef8a134f1">reserved_1_1</a>                 : 1;
<a name="l00884"></a><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a0e337e62205f4203c416bbfd916536ef">00884</a>     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a0e337e62205f4203c416bbfd916536ef">gen_xon_en</a>                   : 1;
<a name="l00885"></a><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a66fa5547323b7b2de3dddb3321851a73">00885</a>     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#a66fa5547323b7b2de3dddb3321851a73">drop_xoff_en</a>                 : 1;
<a name="l00886"></a><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#aecc61a76e13066b2922713d96615153d">00886</a>     uint64_t <a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html#aecc61a76e13066b2922713d96615153d">reserved_4_63</a>                : 60;
<a name="l00887"></a>00887 <span class="preprocessor">#endif</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lip__config.html#aa30334e7fb25bea7d052931f1d03898d">s</a>;
<a name="l00889"></a><a class="code" href="unioncvmx__ase__lip__config.html#a995e5eb7d9f8ad00fef62d23a4fc8e86">00889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html">cvmx_ase_lip_config_s</a>          <a class="code" href="unioncvmx__ase__lip__config.html#a995e5eb7d9f8ad00fef62d23a4fc8e86">cn78xx</a>;
<a name="l00890"></a><a class="code" href="unioncvmx__ase__lip__config.html#af62d8a3c3a7a2cfd5f1a6a45946f5c54">00890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lip__config_1_1cvmx__ase__lip__config__s.html">cvmx_ase_lip_config_s</a>          <a class="code" href="unioncvmx__ase__lip__config.html#af62d8a3c3a7a2cfd5f1a6a45946f5c54">cn78xxp1</a>;
<a name="l00891"></a>00891 };
<a name="l00892"></a><a class="code" href="cvmx-ase-defs_8h.html#a678b29ddf25ed07450bdf4a8eba6d3d8">00892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lip__config.html" title="cvmx_ase_lip_config">cvmx_ase_lip_config</a> <a class="code" href="unioncvmx__ase__lip__config.html" title="cvmx_ase_lip_config">cvmx_ase_lip_config_t</a>;
<a name="l00893"></a>00893 <span class="comment"></span>
<a name="l00894"></a>00894 <span class="comment">/**</span>
<a name="l00895"></a>00895 <span class="comment"> * cvmx_ase_lip_spare</span>
<a name="l00896"></a>00896 <span class="comment"> *</span>
<a name="l00897"></a>00897 <span class="comment"> * Spare.</span>
<a name="l00898"></a>00898 <span class="comment"> *</span>
<a name="l00899"></a>00899 <span class="comment"> */</span>
<a name="l00900"></a><a class="code" href="unioncvmx__ase__lip__spare.html">00900</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lip__spare.html" title="cvmx_ase_lip_spare">cvmx_ase_lip_spare</a> {
<a name="l00901"></a><a class="code" href="unioncvmx__ase__lip__spare.html#ad35a7c377a44dff4cdd457435a88af36">00901</a>     uint64_t <a class="code" href="unioncvmx__ase__lip__spare.html#ad35a7c377a44dff4cdd457435a88af36">u64</a>;
<a name="l00902"></a><a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html">00902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html">cvmx_ase_lip_spare_s</a> {
<a name="l00903"></a>00903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html#aa6c539949a7029239f6911d8a14ad520">reserved_0_63</a>                : 64;
<a name="l00905"></a>00905 <span class="preprocessor">#else</span>
<a name="l00906"></a><a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html#aa6c539949a7029239f6911d8a14ad520">00906</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html#aa6c539949a7029239f6911d8a14ad520">reserved_0_63</a>                : 64;
<a name="l00907"></a>00907 <span class="preprocessor">#endif</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lip__spare.html#ad0773b02e4b1a9352f0c7a537cdab780">s</a>;
<a name="l00909"></a><a class="code" href="unioncvmx__ase__lip__spare.html#ad81460393df66f2e2717ab4d2687e559">00909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html">cvmx_ase_lip_spare_s</a>           <a class="code" href="unioncvmx__ase__lip__spare.html#ad81460393df66f2e2717ab4d2687e559">cn78xx</a>;
<a name="l00910"></a><a class="code" href="unioncvmx__ase__lip__spare.html#ae96fec045f5c10003d148d2642e434ef">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lip__spare_1_1cvmx__ase__lip__spare__s.html">cvmx_ase_lip_spare_s</a>           <a class="code" href="unioncvmx__ase__lip__spare.html#ae96fec045f5c10003d148d2642e434ef">cn78xxp1</a>;
<a name="l00911"></a>00911 };
<a name="l00912"></a><a class="code" href="cvmx-ase-defs_8h.html#aaf122827edc915bc310202c984b84042">00912</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lip__spare.html" title="cvmx_ase_lip_spare">cvmx_ase_lip_spare</a> <a class="code" href="unioncvmx__ase__lip__spare.html" title="cvmx_ase_lip_spare">cvmx_ase_lip_spare_t</a>;
<a name="l00913"></a>00913 <span class="comment"></span>
<a name="l00914"></a>00914 <span class="comment">/**</span>
<a name="l00915"></a>00915 <span class="comment"> * cvmx_ase_lop_config</span>
<a name="l00916"></a>00916 <span class="comment"> *</span>
<a name="l00917"></a>00917 <span class="comment"> * This register provides configuration for the LOP.</span>
<a name="l00918"></a>00918 <span class="comment"> *</span>
<a name="l00919"></a>00919 <span class="comment"> */</span>
<a name="l00920"></a><a class="code" href="unioncvmx__ase__lop__config.html">00920</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lop__config.html" title="cvmx_ase_lop_config">cvmx_ase_lop_config</a> {
<a name="l00921"></a><a class="code" href="unioncvmx__ase__lop__config.html#a7d68f9b933e28f1a70585c1342dec14f">00921</a>     uint64_t <a class="code" href="unioncvmx__ase__lop__config.html#a7d68f9b933e28f1a70585c1342dec14f">u64</a>;
<a name="l00922"></a><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html">00922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html">cvmx_ase_lop_config_s</a> {
<a name="l00923"></a>00923 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a6da2ad8ab2a16c12e4aa34a6b3af7f8f">reserved_8_63</a>                : 56;
<a name="l00925"></a>00925     uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a38d64dc54521af647ecab9ad19220fec">rsp_pri</a>                      : 4;  <span class="comment">/**&lt; Response output priority as follows:</span>
<a name="l00926"></a>00926 <span class="comment">                                                         &lt;7&gt; = LUE key response.</span>
<a name="l00927"></a>00927 <span class="comment">                                                         &lt;6&gt; = LUF table response.</span>
<a name="l00928"></a>00928 <span class="comment">                                                         &lt;5&gt; = LUE table response.</span>
<a name="l00929"></a>00929 <span class="comment">                                                         &lt;4&gt; = OSM write/read response.</span>
<a name="l00930"></a>00930 <span class="comment">                                                         There are two priority levels per response type:</span>
<a name="l00931"></a>00931 <span class="comment">                                                         0 = Lower priority. Round robin is used among the responses with higher priority to send</span>
<a name="l00932"></a>00932 <span class="comment">                                                         back to the LAP or CSR. When there is no response with higher priority left, round robin</span>
<a name="l00933"></a>00933 <span class="comment">                                                         is used to choose a response with lower priority to send back to LAP or CSR.</span>
<a name="l00934"></a>00934 <span class="comment">                                                         1 = Higher priority. */</span>
<a name="l00935"></a>00935     uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#ae0919fce45aebdfa03578e4b7e251115">reserved_1_3</a>                 : 3;
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a69c1e3e3fbcd37663dd4cb4a986311ea">rsp_dis</a>                      : 1;  <span class="comment">/**&lt; If set, the LOP does not send response(s) to the LAP/CSR. It is only used for diagnosis</span>
<a name="l00937"></a>00937 <span class="comment">                                                         purposes. For example, it can be used to build up backpressure to LUE/LIP/LAP/OSM. In</span>
<a name="l00938"></a>00938 <span class="comment">                                                         normal operation, it must not be set. */</span>
<a name="l00939"></a>00939 <span class="preprocessor">#else</span>
<a name="l00940"></a><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a69c1e3e3fbcd37663dd4cb4a986311ea">00940</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a69c1e3e3fbcd37663dd4cb4a986311ea">rsp_dis</a>                      : 1;
<a name="l00941"></a><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#ae0919fce45aebdfa03578e4b7e251115">00941</a>     uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#ae0919fce45aebdfa03578e4b7e251115">reserved_1_3</a>                 : 3;
<a name="l00942"></a><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a38d64dc54521af647ecab9ad19220fec">00942</a>     uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a38d64dc54521af647ecab9ad19220fec">rsp_pri</a>                      : 4;
<a name="l00943"></a><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a6da2ad8ab2a16c12e4aa34a6b3af7f8f">00943</a>     uint64_t <a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html#a6da2ad8ab2a16c12e4aa34a6b3af7f8f">reserved_8_63</a>                : 56;
<a name="l00944"></a>00944 <span class="preprocessor">#endif</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lop__config.html#a486b548e8d8e21983abf5bf157f8889c">s</a>;
<a name="l00946"></a><a class="code" href="unioncvmx__ase__lop__config.html#a593f9014bf1e48149848dad77f33d343">00946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html">cvmx_ase_lop_config_s</a>          <a class="code" href="unioncvmx__ase__lop__config.html#a593f9014bf1e48149848dad77f33d343">cn78xx</a>;
<a name="l00947"></a><a class="code" href="unioncvmx__ase__lop__config.html#a0c36ace49720fc52768b05b0e57cf5c5">00947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lop__config_1_1cvmx__ase__lop__config__s.html">cvmx_ase_lop_config_s</a>          <a class="code" href="unioncvmx__ase__lop__config.html#a0c36ace49720fc52768b05b0e57cf5c5">cn78xxp1</a>;
<a name="l00948"></a>00948 };
<a name="l00949"></a><a class="code" href="cvmx-ase-defs_8h.html#adbddf14ee650780a95b7443a3139e80c">00949</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lop__config.html" title="cvmx_ase_lop_config">cvmx_ase_lop_config</a> <a class="code" href="unioncvmx__ase__lop__config.html" title="cvmx_ase_lop_config">cvmx_ase_lop_config_t</a>;
<a name="l00950"></a>00950 <span class="comment"></span>
<a name="l00951"></a>00951 <span class="comment">/**</span>
<a name="l00952"></a>00952 <span class="comment"> * cvmx_ase_lop_spare</span>
<a name="l00953"></a>00953 <span class="comment"> *</span>
<a name="l00954"></a>00954 <span class="comment"> * Spare.</span>
<a name="l00955"></a>00955 <span class="comment"> *</span>
<a name="l00956"></a>00956 <span class="comment"> */</span>
<a name="l00957"></a><a class="code" href="unioncvmx__ase__lop__spare.html">00957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lop__spare.html" title="cvmx_ase_lop_spare">cvmx_ase_lop_spare</a> {
<a name="l00958"></a><a class="code" href="unioncvmx__ase__lop__spare.html#ad3499f32c54433e31177ed97518c12a6">00958</a>     uint64_t <a class="code" href="unioncvmx__ase__lop__spare.html#ad3499f32c54433e31177ed97518c12a6">u64</a>;
<a name="l00959"></a><a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html">cvmx_ase_lop_spare_s</a> {
<a name="l00960"></a>00960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html#aadfe58d38b18862e4c11a6b4a85c768c">reserved_0_63</a>                : 64;
<a name="l00962"></a>00962 <span class="preprocessor">#else</span>
<a name="l00963"></a><a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html#aadfe58d38b18862e4c11a6b4a85c768c">00963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html#aadfe58d38b18862e4c11a6b4a85c768c">reserved_0_63</a>                : 64;
<a name="l00964"></a>00964 <span class="preprocessor">#endif</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lop__spare.html#a6665046710b6ad0793d2fb54ad390163">s</a>;
<a name="l00966"></a><a class="code" href="unioncvmx__ase__lop__spare.html#a6a6052f102608bf6d894d51d81d7a4d8">00966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html">cvmx_ase_lop_spare_s</a>           <a class="code" href="unioncvmx__ase__lop__spare.html#a6a6052f102608bf6d894d51d81d7a4d8">cn78xx</a>;
<a name="l00967"></a><a class="code" href="unioncvmx__ase__lop__spare.html#a6d72a684b7323df2d391cb43dceeb2d5">00967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lop__spare_1_1cvmx__ase__lop__spare__s.html">cvmx_ase_lop_spare_s</a>           <a class="code" href="unioncvmx__ase__lop__spare.html#a6d72a684b7323df2d391cb43dceeb2d5">cn78xxp1</a>;
<a name="l00968"></a>00968 };
<a name="l00969"></a><a class="code" href="cvmx-ase-defs_8h.html#abe88ac4103dc6b7f02ecfd7e66ca3415">00969</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lop__spare.html" title="cvmx_ase_lop_spare">cvmx_ase_lop_spare</a> <a class="code" href="unioncvmx__ase__lop__spare.html" title="cvmx_ase_lop_spare">cvmx_ase_lop_spare_t</a>;
<a name="l00970"></a>00970 <span class="comment"></span>
<a name="l00971"></a>00971 <span class="comment">/**</span>
<a name="l00972"></a>00972 <span class="comment"> * cvmx_ase_lue_config</span>
<a name="l00973"></a>00973 <span class="comment"> *</span>
<a name="l00974"></a>00974 <span class="comment"> * This register provides configuration for the LUE.</span>
<a name="l00975"></a>00975 <span class="comment"> *</span>
<a name="l00976"></a>00976 <span class="comment"> */</span>
<a name="l00977"></a><a class="code" href="unioncvmx__ase__lue__config.html">00977</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__config.html" title="cvmx_ase_lue_config">cvmx_ase_lue_config</a> {
<a name="l00978"></a><a class="code" href="unioncvmx__ase__lue__config.html#a0e9b639d75152bc1f66599915d3df659">00978</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__config.html#a0e9b639d75152bc1f66599915d3df659">u64</a>;
<a name="l00979"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html">00979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html">cvmx_ase_lue_config_s</a> {
<a name="l00980"></a>00980 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a880d1840775bdfbd47334ec0cca09594">reserved_34_63</a>               : 30;
<a name="l00982"></a>00982     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a585162b4b94da30775c3413794eacf3b">pfcache_en</a>                   : 1;  <span class="comment">/**&lt; Enable bucket entry PFLEN caching. When clear, if PFLEN &lt; OSM-line, PFLEN BE caching is</span>
<a name="l00983"></a>00983 <span class="comment">                                                         disabled, and a BEREQ is made for each PFLEN group of BEs processed. When set, if PFLEN &lt;</span>
<a name="l00984"></a>00984 <span class="comment">                                                         OSM-line, only a single BEREQ is made for the OSM-line which caches all of the BEs. */</span>
<a name="l00985"></a>00985     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ae8537fba73c4607703b468d602562bcf">pfab_en</a>                      : 1;  <span class="comment">/**&lt; Enable bucket entry prefetch phase A/B request scheme. When clear, each bucket walk engine</span>
<a name="l00986"></a>00986 <span class="comment">                                                         is allowed to have a maximum of 8 outstanding rule read requests in progress at a time.</span>
<a name="l00987"></a>00987 <span class="comment">                                                         When set, each bucket walk engine is allowed to have a maximum of 16 outstanding rule read</span>
<a name="l00988"></a>00988 <span class="comment">                                                         requests in progress at a time, split into two groups of 8 (Phases A and B). After the</span>
<a name="l00989"></a>00989 <span class="comment">                                                         initial 8 bucket entries, the next set of [up to] 8 bucket entries are speculatively read</span>
<a name="l00990"></a>00990 <span class="comment">                                                         and submitted to the rule walk engine. Subsequent speculative read operations are</span>
<a name="l00991"></a>00991 <span class="comment">                                                         performed once all outstanding requests for a phase have completed. */</span>
<a name="l00992"></a>00992     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ab9bcc60ddfe878aff2886462fc5ce0e5">reserved_20_31</a>               : 12;
<a name="l00993"></a>00993     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#adcb154e7e7cf93311c3e594da58dec72">twc_strspsta_rr</a>              : 1;  <span class="comment">/**&lt; Within the TWC block, configures the arbiter which selects between pending TWE or BWE</span>
<a name="l00994"></a>00994 <span class="comment">                                                         STRSPs. When clear, fixed priority arbitration is selected, which gives BWEs higher</span>
<a name="l00995"></a>00995 <span class="comment">                                                         priority over TWEs. When set, round robin arbitration is selected which ensures fairness</span>
<a name="l00996"></a>00996 <span class="comment">                                                         across the TWE and BWE STRSPs. */</span>
<a name="l00997"></a>00997     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a424dafaadc209a25abbe27b4403b6795">tta_req_rr</a>                   : 1;  <span class="comment">/**&lt; Within the TTA blocks, configures the arbiter which selects between host access requests</span>
<a name="l00998"></a>00998 <span class="comment">                                                         and lookup requests. When configured for fixed priority, host accesses have higher</span>
<a name="l00999"></a>00999 <span class="comment">                                                         priority. If enabled, use round robin. If disabled, use fixed priority. */</span>
<a name="l01000"></a>01000     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a444b6e4f1fa8629cc3c62bccab9b789c">rft_req_rr</a>                   : 1;  <span class="comment">/**&lt; Within the RFT access logic, configures the arbiter which selects between host access</span>
<a name="l01001"></a>01001 <span class="comment">                                                         requests and lookup requests. When configured for fixed priority, host accesses have</span>
<a name="l01002"></a>01002 <span class="comment">                                                         higher priority. If enabled, use round-robin. If disabled, use fixed priority. */</span>
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#acc400d6e52560c586f390559301b17c3">reserved_4_16</a>                : 13;
<a name="l01004"></a>01004     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ad74be5cb2d6d0038143ed40f6accc50f">rme_enable</a>                   : 4;  <span class="comment">/**&lt; Each bit, when set, enables rule processing by a local rule match engine. */</span>
<a name="l01005"></a>01005 <span class="preprocessor">#else</span>
<a name="l01006"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ad74be5cb2d6d0038143ed40f6accc50f">01006</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ad74be5cb2d6d0038143ed40f6accc50f">rme_enable</a>                   : 4;
<a name="l01007"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#acc400d6e52560c586f390559301b17c3">01007</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#acc400d6e52560c586f390559301b17c3">reserved_4_16</a>                : 13;
<a name="l01008"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a444b6e4f1fa8629cc3c62bccab9b789c">01008</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a444b6e4f1fa8629cc3c62bccab9b789c">rft_req_rr</a>                   : 1;
<a name="l01009"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a424dafaadc209a25abbe27b4403b6795">01009</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a424dafaadc209a25abbe27b4403b6795">tta_req_rr</a>                   : 1;
<a name="l01010"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#adcb154e7e7cf93311c3e594da58dec72">01010</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#adcb154e7e7cf93311c3e594da58dec72">twc_strspsta_rr</a>              : 1;
<a name="l01011"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ab9bcc60ddfe878aff2886462fc5ce0e5">01011</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ab9bcc60ddfe878aff2886462fc5ce0e5">reserved_20_31</a>               : 12;
<a name="l01012"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ae8537fba73c4607703b468d602562bcf">01012</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#ae8537fba73c4607703b468d602562bcf">pfab_en</a>                      : 1;
<a name="l01013"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a585162b4b94da30775c3413794eacf3b">01013</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a585162b4b94da30775c3413794eacf3b">pfcache_en</a>                   : 1;
<a name="l01014"></a><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a880d1840775bdfbd47334ec0cca09594">01014</a>     uint64_t <a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html#a880d1840775bdfbd47334ec0cca09594">reserved_34_63</a>               : 30;
<a name="l01015"></a>01015 <span class="preprocessor">#endif</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__config.html#a85a18821dd442e1326cdc61680cf1827">s</a>;
<a name="l01017"></a><a class="code" href="unioncvmx__ase__lue__config.html#afd431164525d7fd9729e121f4a7bd862">01017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html">cvmx_ase_lue_config_s</a>          <a class="code" href="unioncvmx__ase__lue__config.html#afd431164525d7fd9729e121f4a7bd862">cn78xx</a>;
<a name="l01018"></a><a class="code" href="unioncvmx__ase__lue__config.html#ab64db81b4d9034c22e0d262f58b76300">01018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__config_1_1cvmx__ase__lue__config__s.html">cvmx_ase_lue_config_s</a>          <a class="code" href="unioncvmx__ase__lue__config.html#ab64db81b4d9034c22e0d262f58b76300">cn78xxp1</a>;
<a name="l01019"></a>01019 };
<a name="l01020"></a><a class="code" href="cvmx-ase-defs_8h.html#a7f25476e5a46ec20c62ad0d7eb83c0ea">01020</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__config.html" title="cvmx_ase_lue_config">cvmx_ase_lue_config</a> <a class="code" href="unioncvmx__ase__lue__config.html" title="cvmx_ase_lue_config">cvmx_ase_lue_config_t</a>;
<a name="l01021"></a>01021 <span class="comment"></span>
<a name="l01022"></a>01022 <span class="comment">/**</span>
<a name="l01023"></a>01023 <span class="comment"> * cvmx_ase_lue_dbg_ctl0</span>
<a name="l01024"></a>01024 <span class="comment"> *</span>
<a name="l01025"></a>01025 <span class="comment"> * We are not rewiring the NSP&apos;s 16-bit debug bus. Instead we are duplicating that mux 4 times to</span>
<a name="l01026"></a>01026 <span class="comment"> * give CNXXXX better observability.</span>
<a name="l01027"></a>01027 <span class="comment"> * LUE DBGCTX is a DOR daisy-chained through the TWE and BWE engines, it can&apos;t be moved to a</span>
<a name="l01028"></a>01028 <span class="comment"> * straight CNXXXX debug bus without rewriting the whole thing.</span>
<a name="l01029"></a>01029 <span class="comment"> * This register selects engines for debug observations for the LUE&apos;s four 16-bit debug muxes and</span>
<a name="l01030"></a>01030 <span class="comment"> * selects context for observation.</span>
<a name="l01031"></a>01031 <span class="comment"> */</span>
<a name="l01032"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html">01032</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html" title="cvmx_ase_lue_dbg_ctl0">cvmx_ase_lue_dbg_ctl0</a> {
<a name="l01033"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#af7a9a4328fc35bd56069825aead98a58">01033</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#af7a9a4328fc35bd56069825aead98a58">u64</a>;
<a name="l01034"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html">01034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html">cvmx_ase_lue_dbg_ctl0_s</a> {
<a name="l01035"></a>01035 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a65e12877e0d8c1e59c154636a2f64ea2">reserved_63_63</a>               : 1;
<a name="l01037"></a>01037     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#aa06ddb548493e419852109cb5648376b">sel3</a>                         : 7;  <span class="comment">/**&lt; Debug select for LUE&apos;s mux 3. */</span>
<a name="l01038"></a>01038     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a8a5727deaa3646995d46439eabd7b4b8">reserved_55_55</a>               : 1;
<a name="l01039"></a>01039     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#adef9e676cd9a45321bc10fcb8f3b2fc3">sel2</a>                         : 7;  <span class="comment">/**&lt; Debug select for LUE&apos;s mux 2. */</span>
<a name="l01040"></a>01040     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a58ea39553dd57f4d9c1742e4d5c803e4">reserved_47_47</a>               : 1;
<a name="l01041"></a>01041     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a8e84083fd92317eaf023e8a141d2305c">sel1</a>                         : 7;  <span class="comment">/**&lt; Debug select for LUE&apos;s mux 1. */</span>
<a name="l01042"></a>01042     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#ad6218d5a2c37d184411cf20aecedb1d1">reserved_39_39</a>               : 1;
<a name="l01043"></a>01043     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#aaa264466c5df09c79a5bdabfeab436e9">sel0</a>                         : 7;  <span class="comment">/**&lt; Debug select for LUE&apos;s mux 0. */</span>
<a name="l01044"></a>01044     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a9795a64932ae377cc4dca963ec338e15">reserved_20_31</a>               : 12;
<a name="l01045"></a>01045     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a0e58ee50677dcc19f7c74351a072b50b">ctx_col_dbg</a>                  : 4;  <span class="comment">/**&lt; Context column debug. 32-bit column of context information to display in the ASE_LUE_CTX</span>
<a name="l01046"></a>01046 <span class="comment">                                                         debug field.</span>
<a name="l01047"></a>01047 <span class="comment">                                                         _ TWE: Valid column values 0-12.</span>
<a name="l01048"></a>01048 <span class="comment">                                                         _ BWE: Valid column values 0-2.</span>
<a name="l01049"></a>01049 <span class="comment">                                                         _ RWE: Valid column values 0-8. */</span>
<a name="l01050"></a>01050     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#ad2cdbd724e3167b2253a1622fc5f5807">reserved_13_15</a>               : 3;
<a name="l01051"></a>01051     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a42d4cc6d6a20c7b8a82e40612bb372e1">ctx_eng_dbg</a>                  : 5;  <span class="comment">/**&lt; Engine ID from which context information will be made available in the ASE_LUE_CTX debug</span>
<a name="l01052"></a>01052 <span class="comment">                                                         field. Must be 0 to 19. */</span>
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a44bf8616ae7dd4e3536fe5320fb9865b">reserved_2_7</a>                 : 6;
<a name="l01054"></a>01054     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a5764662844b04369353f83a2b6158fbc">ctx_src_dbg</a>                  : 2;  <span class="comment">/**&lt; Engine type from which context information will be made available in the ASE_LUE_CTX debug</span>
<a name="l01055"></a>01055 <span class="comment">                                                         field.</span>
<a name="l01056"></a>01056 <span class="comment">                                                         0 = Tree walk engine.</span>
<a name="l01057"></a>01057 <span class="comment">                                                         1 = Bucket walk engine.</span>
<a name="l01058"></a>01058 <span class="comment">                                                         2 = Rule walk engine.</span>
<a name="l01059"></a>01059 <span class="comment">                                                         3 = Reserved. */</span>
<a name="l01060"></a>01060 <span class="preprocessor">#else</span>
<a name="l01061"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a5764662844b04369353f83a2b6158fbc">01061</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a5764662844b04369353f83a2b6158fbc">ctx_src_dbg</a>                  : 2;
<a name="l01062"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a44bf8616ae7dd4e3536fe5320fb9865b">01062</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a44bf8616ae7dd4e3536fe5320fb9865b">reserved_2_7</a>                 : 6;
<a name="l01063"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a42d4cc6d6a20c7b8a82e40612bb372e1">01063</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a42d4cc6d6a20c7b8a82e40612bb372e1">ctx_eng_dbg</a>                  : 5;
<a name="l01064"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#ad2cdbd724e3167b2253a1622fc5f5807">01064</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#ad2cdbd724e3167b2253a1622fc5f5807">reserved_13_15</a>               : 3;
<a name="l01065"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a0e58ee50677dcc19f7c74351a072b50b">01065</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a0e58ee50677dcc19f7c74351a072b50b">ctx_col_dbg</a>                  : 4;
<a name="l01066"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a9795a64932ae377cc4dca963ec338e15">01066</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a9795a64932ae377cc4dca963ec338e15">reserved_20_31</a>               : 12;
<a name="l01067"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#aaa264466c5df09c79a5bdabfeab436e9">01067</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#aaa264466c5df09c79a5bdabfeab436e9">sel0</a>                         : 7;
<a name="l01068"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#ad6218d5a2c37d184411cf20aecedb1d1">01068</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#ad6218d5a2c37d184411cf20aecedb1d1">reserved_39_39</a>               : 1;
<a name="l01069"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a8e84083fd92317eaf023e8a141d2305c">01069</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a8e84083fd92317eaf023e8a141d2305c">sel1</a>                         : 7;
<a name="l01070"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a58ea39553dd57f4d9c1742e4d5c803e4">01070</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a58ea39553dd57f4d9c1742e4d5c803e4">reserved_47_47</a>               : 1;
<a name="l01071"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#adef9e676cd9a45321bc10fcb8f3b2fc3">01071</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#adef9e676cd9a45321bc10fcb8f3b2fc3">sel2</a>                         : 7;
<a name="l01072"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a8a5727deaa3646995d46439eabd7b4b8">01072</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a8a5727deaa3646995d46439eabd7b4b8">reserved_55_55</a>               : 1;
<a name="l01073"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#aa06ddb548493e419852109cb5648376b">01073</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#aa06ddb548493e419852109cb5648376b">sel3</a>                         : 7;
<a name="l01074"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a65e12877e0d8c1e59c154636a2f64ea2">01074</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html#a65e12877e0d8c1e59c154636a2f64ea2">reserved_63_63</a>               : 1;
<a name="l01075"></a>01075 <span class="preprocessor">#endif</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#afae874f73f422ddf6d02d695bf8fc6b5">s</a>;
<a name="l01077"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#aaea61095a45d59670449b754688c8fc0">01077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html">cvmx_ase_lue_dbg_ctl0_s</a>        <a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#aaea61095a45d59670449b754688c8fc0">cn78xx</a>;
<a name="l01078"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#a010fbb9942c75b2966a7f896c62c4efe">01078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__dbg__ctl0_1_1cvmx__ase__lue__dbg__ctl0__s.html">cvmx_ase_lue_dbg_ctl0_s</a>        <a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html#a010fbb9942c75b2966a7f896c62c4efe">cn78xxp1</a>;
<a name="l01079"></a>01079 };
<a name="l01080"></a><a class="code" href="cvmx-ase-defs_8h.html#a86c882e3e46638e99e3f8a5c79791613">01080</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html" title="cvmx_ase_lue_dbg_ctl0">cvmx_ase_lue_dbg_ctl0</a> <a class="code" href="unioncvmx__ase__lue__dbg__ctl0.html" title="cvmx_ase_lue_dbg_ctl0">cvmx_ase_lue_dbg_ctl0_t</a>;
<a name="l01081"></a>01081 <span class="comment"></span>
<a name="l01082"></a>01082 <span class="comment">/**</span>
<a name="l01083"></a>01083 <span class="comment"> * cvmx_ase_lue_dbg_ctl1</span>
<a name="l01084"></a>01084 <span class="comment"> *</span>
<a name="l01085"></a>01085 <span class="comment"> * The per-engine filtering from NSP is not really worth moving to DTX-style addressing.</span>
<a name="l01086"></a>01086 <span class="comment"> * We are not rewiring the NSP&apos;s 16-bit debug bus. Instead we are duplicating that mux 4 times to</span>
<a name="l01087"></a>01087 <span class="comment"> * give CNXXXX better observability.</span>
<a name="l01088"></a>01088 <span class="comment"> * This register selects engines for debug observations for the LUE&apos;s four 16-bit debug muxes.</span>
<a name="l01089"></a>01089 <span class="comment"> */</span>
<a name="l01090"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html">01090</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html" title="cvmx_ase_lue_dbg_ctl1">cvmx_ase_lue_dbg_ctl1</a> {
<a name="l01091"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#ac8ba961a8964f53bada4875af31179c6">01091</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#ac8ba961a8964f53bada4875af31179c6">u64</a>;
<a name="l01092"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html">01092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html">cvmx_ase_lue_dbg_ctl1_s</a> {
<a name="l01093"></a>01093 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a6e13785f75856cde1655b3748adfe150">reserved_62_63</a>               : 2;
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3158d3901696891b90ce981042610d0f">rmc_dbg3</a>                     : 2;  <span class="comment">/**&lt; Mux 3. Selects which of the four RMC modules will present signals on the debug bus when a</span>
<a name="l01096"></a>01096 <span class="comment">                                                         RMC signal group is selected for observation. */</span>
<a name="l01097"></a>01097     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aee42909cda2f26c0c63f0d978b44e3a0">reserved_58_59</a>               : 2;
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a5878b2bb44e8d4de50efe574d4a6da04">rmc_dbg2</a>                     : 2;  <span class="comment">/**&lt; Mux 2. Selects which of the four RMC modules will present signals on the debug bus when a</span>
<a name="l01099"></a>01099 <span class="comment">                                                         RMC signal group is selected for observation. */</span>
<a name="l01100"></a>01100     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a2b9df514318b2ef9e529cf41f2fd5197">reserved_54_55</a>               : 2;
<a name="l01101"></a>01101     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#ada478dd2895503e6feb9c5b812255898">rmc_dbg1</a>                     : 2;  <span class="comment">/**&lt; Mux 1. Selects which of the four RMC modules will present signals on the debug bus when a</span>
<a name="l01102"></a>01102 <span class="comment">                                                         RMC signal group is selected for observation. */</span>
<a name="l01103"></a>01103     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a62bdca562e91ef687f658677310e5475">reserved_50_51</a>               : 2;
<a name="l01104"></a>01104     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3fd83708185e5fed6d16678a0ee434d5">rmc_dbg0</a>                     : 2;  <span class="comment">/**&lt; Mux 0. Selects which of the four RMC modules will present signals on the debug bus when a</span>
<a name="l01105"></a>01105 <span class="comment">                                                         RMC signal group is selected for observation. */</span>
<a name="l01106"></a>01106     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aab9cd7eb5b45a536661b85afd638d6d7">reserved_29_47</a>               : 19;
<a name="l01107"></a>01107     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a92aced557ea7872b6229e12539238a20">eng_id_dbg3</a>                  : 5;  <span class="comment">/**&lt; Mux 3. Selects which tree walk engine or bucket walk engine will present signals on the</span>
<a name="l01108"></a>01108 <span class="comment">                                                         debug bus when a TWC or BWC signal group is selected for observation. Valid values are</span>
<a name="l01109"></a>01109 <span class="comment">                                                         0-19. */</span>
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a7f8dbcb41a8df3a81f2d348d52b5d132">reserved_21_23</a>               : 3;
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aff42c2d20e6ed02e6e24da4dba553a82">eng_id_dbg2</a>                  : 5;  <span class="comment">/**&lt; Mux 2. Selects which tree walk engine or bucket walk engine will present signals on the</span>
<a name="l01112"></a>01112 <span class="comment">                                                         debug bus when a TWC or BWC signal group is selected for observation. Valid values are</span>
<a name="l01113"></a>01113 <span class="comment">                                                         0-19. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a20719f5cf8fd1412bf87ebb664f3c351">reserved_13_15</a>               : 3;
<a name="l01115"></a>01115     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a5f08788cfd5c8d4c8a8c98bbb25d4c5c">eng_id_dbg1</a>                  : 5;  <span class="comment">/**&lt; Mux 1. Selects which tree walk engine or bucket walk engine will present signals on the</span>
<a name="l01116"></a>01116 <span class="comment">                                                         debug bus when a TWC or BWC signal group is selected for observation. Valid values are</span>
<a name="l01117"></a>01117 <span class="comment">                                                         0-19. */</span>
<a name="l01118"></a>01118     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#adfe261baf152e9bd199a09c05e349d10">reserved_5_7</a>                 : 3;
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3601bef6b9e8437cb6a97fc685a4e132">eng_id_dbg0</a>                  : 5;  <span class="comment">/**&lt; Mux 0. Selects which tree walk engine or bucket walk engine will present signals on the</span>
<a name="l01120"></a>01120 <span class="comment">                                                         debug bus when a TWC or BWC signal group is selected for observation. Valid values are</span>
<a name="l01121"></a>01121 <span class="comment">                                                         0-19. */</span>
<a name="l01122"></a>01122 <span class="preprocessor">#else</span>
<a name="l01123"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3601bef6b9e8437cb6a97fc685a4e132">01123</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3601bef6b9e8437cb6a97fc685a4e132">eng_id_dbg0</a>                  : 5;
<a name="l01124"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#adfe261baf152e9bd199a09c05e349d10">01124</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#adfe261baf152e9bd199a09c05e349d10">reserved_5_7</a>                 : 3;
<a name="l01125"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a5f08788cfd5c8d4c8a8c98bbb25d4c5c">01125</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a5f08788cfd5c8d4c8a8c98bbb25d4c5c">eng_id_dbg1</a>                  : 5;
<a name="l01126"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a20719f5cf8fd1412bf87ebb664f3c351">01126</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a20719f5cf8fd1412bf87ebb664f3c351">reserved_13_15</a>               : 3;
<a name="l01127"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aff42c2d20e6ed02e6e24da4dba553a82">01127</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aff42c2d20e6ed02e6e24da4dba553a82">eng_id_dbg2</a>                  : 5;
<a name="l01128"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a7f8dbcb41a8df3a81f2d348d52b5d132">01128</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a7f8dbcb41a8df3a81f2d348d52b5d132">reserved_21_23</a>               : 3;
<a name="l01129"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a92aced557ea7872b6229e12539238a20">01129</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a92aced557ea7872b6229e12539238a20">eng_id_dbg3</a>                  : 5;
<a name="l01130"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aab9cd7eb5b45a536661b85afd638d6d7">01130</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aab9cd7eb5b45a536661b85afd638d6d7">reserved_29_47</a>               : 19;
<a name="l01131"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3fd83708185e5fed6d16678a0ee434d5">01131</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3fd83708185e5fed6d16678a0ee434d5">rmc_dbg0</a>                     : 2;
<a name="l01132"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a62bdca562e91ef687f658677310e5475">01132</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a62bdca562e91ef687f658677310e5475">reserved_50_51</a>               : 2;
<a name="l01133"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#ada478dd2895503e6feb9c5b812255898">01133</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#ada478dd2895503e6feb9c5b812255898">rmc_dbg1</a>                     : 2;
<a name="l01134"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a2b9df514318b2ef9e529cf41f2fd5197">01134</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a2b9df514318b2ef9e529cf41f2fd5197">reserved_54_55</a>               : 2;
<a name="l01135"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a5878b2bb44e8d4de50efe574d4a6da04">01135</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a5878b2bb44e8d4de50efe574d4a6da04">rmc_dbg2</a>                     : 2;
<a name="l01136"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aee42909cda2f26c0c63f0d978b44e3a0">01136</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#aee42909cda2f26c0c63f0d978b44e3a0">reserved_58_59</a>               : 2;
<a name="l01137"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3158d3901696891b90ce981042610d0f">01137</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a3158d3901696891b90ce981042610d0f">rmc_dbg3</a>                     : 2;
<a name="l01138"></a><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a6e13785f75856cde1655b3748adfe150">01138</a>     uint64_t <a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html#a6e13785f75856cde1655b3748adfe150">reserved_62_63</a>               : 2;
<a name="l01139"></a>01139 <span class="preprocessor">#endif</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#af815acb62c60049a1f443789a5b33fe9">s</a>;
<a name="l01141"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#a84b7e8521fd72c57741a200a00b11e36">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html">cvmx_ase_lue_dbg_ctl1_s</a>        <a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#a84b7e8521fd72c57741a200a00b11e36">cn78xx</a>;
<a name="l01142"></a><a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#a7df112c925c9b20e18364a86cdcb4e4b">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__dbg__ctl1_1_1cvmx__ase__lue__dbg__ctl1__s.html">cvmx_ase_lue_dbg_ctl1_s</a>        <a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html#a7df112c925c9b20e18364a86cdcb4e4b">cn78xxp1</a>;
<a name="l01143"></a>01143 };
<a name="l01144"></a><a class="code" href="cvmx-ase-defs_8h.html#a89136ccfa52c407f923e748bceb66d03">01144</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html" title="cvmx_ase_lue_dbg_ctl1">cvmx_ase_lue_dbg_ctl1</a> <a class="code" href="unioncvmx__ase__lue__dbg__ctl1.html" title="cvmx_ase_lue_dbg_ctl1">cvmx_ase_lue_dbg_ctl1_t</a>;
<a name="l01145"></a>01145 <span class="comment"></span>
<a name="l01146"></a>01146 <span class="comment">/**</span>
<a name="l01147"></a>01147 <span class="comment"> * cvmx_ase_lue_error_log</span>
<a name="l01148"></a>01148 <span class="comment"> *</span>
<a name="l01149"></a>01149 <span class="comment"> * This register logs information to help diagnose LUE errors indicated in ASE_*_INT[LUE*].</span>
<a name="l01150"></a>01150 <span class="comment"> * Information is only logged to this register if the bit corresponding to the ERROR_ID is set in</span>
<a name="l01151"></a>01151 <span class="comment"> * ASE_LUE_ERROR_LOG_ENABLE. The contents of this register are invalid if no fields are set in</span>
<a name="l01152"></a>01152 <span class="comment"> * ASE_*_INT[LUE*]. The contents of this register are retained until all the bits in the</span>
<a name="l01153"></a>01153 <span class="comment"> * ASE_*_INT[LUE*] are cleared, or an error occurs that is of higher-priority than the error for</span>
<a name="l01154"></a>01154 <span class="comment"> * which information is currently logged by this CSR.</span>
<a name="l01155"></a>01155 <span class="comment"> *</span>
<a name="l01156"></a>01156 <span class="comment"> * The priority of the error is encoded by the enumerated values in ASE_LUE_ERROR_ID_E. The</span>
<a name="l01157"></a>01157 <span class="comment"> * highest priority error is KDT_DBE, the lowest is RFT_SBE. For RFT errors, if multiple errors</span>
<a name="l01158"></a>01158 <span class="comment"> * of equal weight are reported during a clock cycle, the error on the local RFT is reported with</span>
<a name="l01159"></a>01159 <span class="comment"> * highest priority, followed by RMC0, RMC1, RMC2, RMC3. Only interrupts listed in</span>
<a name="l01160"></a>01160 <span class="comment"> * ASE_LUE_ERROR_ID_E log errors.</span>
<a name="l01161"></a>01161 <span class="comment"> */</span>
<a name="l01162"></a><a class="code" href="unioncvmx__ase__lue__error__log.html">01162</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__error__log.html" title="cvmx_ase_lue_error_log">cvmx_ase_lue_error_log</a> {
<a name="l01163"></a><a class="code" href="unioncvmx__ase__lue__error__log.html#a2ad95a34c164822a9de04e00b48f8e8f">01163</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__error__log.html#a2ad95a34c164822a9de04e00b48f8e8f">u64</a>;
<a name="l01164"></a><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html">01164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html">cvmx_ase_lue_error_log_s</a> {
<a name="l01165"></a>01165 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a0e1f2023d6dab9f1b11c42f8a2207d0e">reserved_62_63</a>               : 2;
<a name="l01167"></a>01167     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#ac6e48fefe015287922fedcce6a5a73ad">error_id</a>                     : 6;  <span class="comment">/**&lt; Type of error logged. See ASE_LUE_ERROR_ID_E. If [ERROR_ID] = HR_ERR_LOG, see</span>
<a name="l01168"></a>01168 <span class="comment">                                                         [HR_ERR_ID] for how to decode [DATA]. Otherwise, [ERROR_ID] indicates how to</span>
<a name="l01169"></a>01169 <span class="comment">                                                         decode [DATA]. */</span>
<a name="l01170"></a>01170     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a5a75258472ad785492c9816de3195d7e">reserved_54_55</a>               : 2;
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a069ec03307c90fcbdc1ec97fc91d710c">hr_err_id</a>                    : 6;  <span class="comment">/**&lt; Type of host error logged. See ASE_LUE_ERROR_ID_E. Ignore HR_ERR_ID if ERROR_ID !=</span>
<a name="l01172"></a>01172 <span class="comment">                                                         HR_ERR_LOG. Indicates how to decode [DATA] if [ERROR_ID] == HR_ERR_LOG. */</span>
<a name="l01173"></a>01173     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a838c488c45a5d859c35b0c2cedff81b5">data</a>                         : 48; <span class="comment">/**&lt; Error logging information. The information in this field takes on different meanings</span>
<a name="l01174"></a>01174 <span class="comment">                                                         depending on the type of error that is latched in the ASE_*_INT[LUE*] fields. Decode this</span>
<a name="l01175"></a>01175 <span class="comment">                                                         field based on ERROR_ID and HR_ERR_ID:</span>
<a name="l01176"></a>01176 <span class="comment">                                                         _ TIC_MISS or TIC_MULTI_HIT, see ASE_LUE_ERROR_LOG_TIC_S.</span>
<a name="l01177"></a>01177 <span class="comment">                                                         _ TIC_BAD_WRITE, see ASE_LUE_ERROR_LOG_TIC_BAD_WRITE_S.</span>
<a name="l01178"></a>01178 <span class="comment">                                                         _ INVALID_TBL_ACC, see ASE_LUE_ERROR_LOG_INVTBLACC_S.</span>
<a name="l01179"></a>01179 <span class="comment">                                                         _ INVALID_REQ, see ASE_LUE_ERROR_LOG_INVREQ_S.</span>
<a name="l01180"></a>01180 <span class="comment">                                                         _ RME_FATAL, see ASE_LUE_ERROR_LOG_RME_FATAL_S.</span>
<a name="l01181"></a>01181 <span class="comment">                                                         _ KDB_*BE, see ASE_LUE_ERROR_LOG_KDB_ECC_S.</span>
<a name="l01182"></a>01182 <span class="comment">                                                         _ TAT_*BE, see ASE_LUE_ERROR_LOG_TAT_ECC_S.</span>
<a name="l01183"></a>01183 <span class="comment">                                                         _ RFT_*BE: see ASE_LUE_ERROR_LOG_RFT_ECC_S.</span>
<a name="l01184"></a>01184 <span class="comment">                                                         _ RUL_*BE, see ASE_LUE_ERROR_LOG_RUL_ECC_S.</span>
<a name="l01185"></a>01185 <span class="comment">                                                         _ KDT_*BE, see ASE_LUE_ERROR_LOG_KDT_ECC_S. */</span>
<a name="l01186"></a>01186 <span class="preprocessor">#else</span>
<a name="l01187"></a><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a838c488c45a5d859c35b0c2cedff81b5">01187</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a838c488c45a5d859c35b0c2cedff81b5">data</a>                         : 48;
<a name="l01188"></a><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a069ec03307c90fcbdc1ec97fc91d710c">01188</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a069ec03307c90fcbdc1ec97fc91d710c">hr_err_id</a>                    : 6;
<a name="l01189"></a><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a5a75258472ad785492c9816de3195d7e">01189</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a5a75258472ad785492c9816de3195d7e">reserved_54_55</a>               : 2;
<a name="l01190"></a><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#ac6e48fefe015287922fedcce6a5a73ad">01190</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#ac6e48fefe015287922fedcce6a5a73ad">error_id</a>                     : 6;
<a name="l01191"></a><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a0e1f2023d6dab9f1b11c42f8a2207d0e">01191</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html#a0e1f2023d6dab9f1b11c42f8a2207d0e">reserved_62_63</a>               : 2;
<a name="l01192"></a>01192 <span class="preprocessor">#endif</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__error__log.html#afc72d53ad7cac2342b4f1477d1ba4c6b">s</a>;
<a name="l01194"></a><a class="code" href="unioncvmx__ase__lue__error__log.html#ab75a0995739b9be1456d7e1abbac6d0a">01194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html">cvmx_ase_lue_error_log_s</a>       <a class="code" href="unioncvmx__ase__lue__error__log.html#ab75a0995739b9be1456d7e1abbac6d0a">cn78xx</a>;
<a name="l01195"></a><a class="code" href="unioncvmx__ase__lue__error__log.html#ab6bcdd37eb9fb73b4e1fc1a8d9f501f9">01195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__error__log_1_1cvmx__ase__lue__error__log__s.html">cvmx_ase_lue_error_log_s</a>       <a class="code" href="unioncvmx__ase__lue__error__log.html#ab6bcdd37eb9fb73b4e1fc1a8d9f501f9">cn78xxp1</a>;
<a name="l01196"></a>01196 };
<a name="l01197"></a><a class="code" href="cvmx-ase-defs_8h.html#a44ef2ac307f1d689ac4b7e59488b8c4d">01197</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__error__log.html" title="cvmx_ase_lue_error_log">cvmx_ase_lue_error_log</a> <a class="code" href="unioncvmx__ase__lue__error__log.html" title="cvmx_ase_lue_error_log">cvmx_ase_lue_error_log_t</a>;
<a name="l01198"></a>01198 <span class="comment"></span>
<a name="l01199"></a>01199 <span class="comment">/**</span>
<a name="l01200"></a>01200 <span class="comment"> * cvmx_ase_lue_error_log_enable</span>
<a name="l01201"></a>01201 <span class="comment"> *</span>
<a name="l01202"></a>01202 <span class="comment"> * Each field in this register, when set, allows the corresponding field in the ASE_*_INT[LUE*]</span>
<a name="l01203"></a>01203 <span class="comment"> * to log information in ASE_LUE_ERROR_LOG upon assertion.</span>
<a name="l01204"></a>01204 <span class="comment"> */</span>
<a name="l01205"></a><a class="code" href="unioncvmx__ase__lue__error__log__enable.html">01205</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__error__log__enable.html" title="cvmx_ase_lue_error_log_enable">cvmx_ase_lue_error_log_enable</a> {
<a name="l01206"></a><a class="code" href="unioncvmx__ase__lue__error__log__enable.html#a6f865077cf8170b15992075d460738c5">01206</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__error__log__enable.html#a6f865077cf8170b15992075d460738c5">u64</a>;
<a name="l01207"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html">01207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html">cvmx_ase_lue_error_log_enable_s</a> {
<a name="l01208"></a>01208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a6c65915dc5dd71c8f359818556fc8a33">reserved_54_63</a>               : 10;
<a name="l01210"></a>01210     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a14eaf5af7e9b0a89223c72b89e6e01fa">kdt_dbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::KDT_DBE errors. */</span>
<a name="l01211"></a>01211     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a37c359f267e2103d4ab59c695458357f">reserved_52_52</a>               : 1;
<a name="l01212"></a>01212     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ae5c6bbbf9ab71733c357cb07b5871c40">rul_dbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::RUL_DBE errors. */</span>
<a name="l01213"></a>01213     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a9dcaf7ceaa795ab80d0990642675a27a">rft_dbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::RFT_DBE errors. */</span>
<a name="l01214"></a>01214     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a278b3ab1ac7309e2b1ff5d027b8bdecc">tat_dbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::TAT_DBE errors. */</span>
<a name="l01215"></a>01215     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#af52c7b112343f9c0049e98c9477b4958">kdb_dbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::KDB_DBE errors. */</span>
<a name="l01216"></a>01216     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ad08b6cc7970189ed6599016b05ed9281">reserved_37_47</a>               : 11;
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a53c8cbdbbc891c980be8754678e1dabd">kdt_sbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::KDT_SBE errors. */</span>
<a name="l01218"></a>01218     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#aac86d4fb2e1144566169aff551000b53">rul_sbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::RUL_SBE errors. */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a022a33062492e44062f443b669a61118">rft_sbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::RFT_SBE errors. */</span>
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a21635d3f4c04a4daac6b27de23f51569">tat_sbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::TAT_SBE errors. */</span>
<a name="l01221"></a>01221     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a8b197fbe947942c1c056c941213e18b4">kdb_sbe</a>                      : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::KDB_SBE errors. */</span>
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a7428a8484ee0190702c551856dd27ee7">reserved_8_31</a>                : 24;
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a2221ba859dc8fb686df65da8d5f882ab">rme_fatal</a>                    : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::RME_FATAL errors. */</span>
<a name="l01224"></a>01224     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a089fcbbb31c4a073372c48e6e86c0ffb">invalid_req</a>                  : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::INVALID_REQ errors. */</span>
<a name="l01225"></a>01225     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a5206d477c50c9cc14b2207abb795c77e">hr_err_log</a>                   : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::HR_ERR_LOG errors. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ad6cbbe189fbd8ed29c08b3160e631b08">reserved_3_4</a>                 : 2;
<a name="l01227"></a>01227     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ab9938da641e813d73ac315619cca845a">tic_bad_write</a>                : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::TIC_BAD_WRITE errors. */</span>
<a name="l01228"></a>01228     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#aa10a1dc245c6543725f6c8e66c866e22">tic_multi_hit</a>                : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::TIC_MULTI_HIT errors. */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a309559ba0f18c15657daae665b4e21eb">tic_miss</a>                     : 1;  <span class="comment">/**&lt; Enables logging for ASE_LUE_ERROR_ID_E::TIC_MISS errors. */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#else</span>
<a name="l01231"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a309559ba0f18c15657daae665b4e21eb">01231</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a309559ba0f18c15657daae665b4e21eb">tic_miss</a>                     : 1;
<a name="l01232"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#aa10a1dc245c6543725f6c8e66c866e22">01232</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#aa10a1dc245c6543725f6c8e66c866e22">tic_multi_hit</a>                : 1;
<a name="l01233"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ab9938da641e813d73ac315619cca845a">01233</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ab9938da641e813d73ac315619cca845a">tic_bad_write</a>                : 1;
<a name="l01234"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ad6cbbe189fbd8ed29c08b3160e631b08">01234</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ad6cbbe189fbd8ed29c08b3160e631b08">reserved_3_4</a>                 : 2;
<a name="l01235"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a5206d477c50c9cc14b2207abb795c77e">01235</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a5206d477c50c9cc14b2207abb795c77e">hr_err_log</a>                   : 1;
<a name="l01236"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a089fcbbb31c4a073372c48e6e86c0ffb">01236</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a089fcbbb31c4a073372c48e6e86c0ffb">invalid_req</a>                  : 1;
<a name="l01237"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a2221ba859dc8fb686df65da8d5f882ab">01237</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a2221ba859dc8fb686df65da8d5f882ab">rme_fatal</a>                    : 1;
<a name="l01238"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a7428a8484ee0190702c551856dd27ee7">01238</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a7428a8484ee0190702c551856dd27ee7">reserved_8_31</a>                : 24;
<a name="l01239"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a8b197fbe947942c1c056c941213e18b4">01239</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a8b197fbe947942c1c056c941213e18b4">kdb_sbe</a>                      : 1;
<a name="l01240"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a21635d3f4c04a4daac6b27de23f51569">01240</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a21635d3f4c04a4daac6b27de23f51569">tat_sbe</a>                      : 1;
<a name="l01241"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a022a33062492e44062f443b669a61118">01241</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a022a33062492e44062f443b669a61118">rft_sbe</a>                      : 1;
<a name="l01242"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#aac86d4fb2e1144566169aff551000b53">01242</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#aac86d4fb2e1144566169aff551000b53">rul_sbe</a>                      : 1;
<a name="l01243"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a53c8cbdbbc891c980be8754678e1dabd">01243</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a53c8cbdbbc891c980be8754678e1dabd">kdt_sbe</a>                      : 1;
<a name="l01244"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ad08b6cc7970189ed6599016b05ed9281">01244</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ad08b6cc7970189ed6599016b05ed9281">reserved_37_47</a>               : 11;
<a name="l01245"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#af52c7b112343f9c0049e98c9477b4958">01245</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#af52c7b112343f9c0049e98c9477b4958">kdb_dbe</a>                      : 1;
<a name="l01246"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a278b3ab1ac7309e2b1ff5d027b8bdecc">01246</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a278b3ab1ac7309e2b1ff5d027b8bdecc">tat_dbe</a>                      : 1;
<a name="l01247"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a9dcaf7ceaa795ab80d0990642675a27a">01247</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a9dcaf7ceaa795ab80d0990642675a27a">rft_dbe</a>                      : 1;
<a name="l01248"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ae5c6bbbf9ab71733c357cb07b5871c40">01248</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#ae5c6bbbf9ab71733c357cb07b5871c40">rul_dbe</a>                      : 1;
<a name="l01249"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a37c359f267e2103d4ab59c695458357f">01249</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a37c359f267e2103d4ab59c695458357f">reserved_52_52</a>               : 1;
<a name="l01250"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a14eaf5af7e9b0a89223c72b89e6e01fa">01250</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a14eaf5af7e9b0a89223c72b89e6e01fa">kdt_dbe</a>                      : 1;
<a name="l01251"></a><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a6c65915dc5dd71c8f359818556fc8a33">01251</a>     uint64_t <a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html#a6c65915dc5dd71c8f359818556fc8a33">reserved_54_63</a>               : 10;
<a name="l01252"></a>01252 <span class="preprocessor">#endif</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__error__log__enable.html#a46c5c631604b9ab5e473e9dcfdea68c6">s</a>;
<a name="l01254"></a><a class="code" href="unioncvmx__ase__lue__error__log__enable.html#a035d0aa38c97a572f81d326e059db9ec">01254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html">cvmx_ase_lue_error_log_enable_s</a> <a class="code" href="unioncvmx__ase__lue__error__log__enable.html#a035d0aa38c97a572f81d326e059db9ec">cn78xx</a>;
<a name="l01255"></a><a class="code" href="unioncvmx__ase__lue__error__log__enable.html#ab6390e12e8252aec0103a363a6797978">01255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__error__log__enable_1_1cvmx__ase__lue__error__log__enable__s.html">cvmx_ase_lue_error_log_enable_s</a> <a class="code" href="unioncvmx__ase__lue__error__log__enable.html#ab6390e12e8252aec0103a363a6797978">cn78xxp1</a>;
<a name="l01256"></a>01256 };
<a name="l01257"></a><a class="code" href="cvmx-ase-defs_8h.html#a15781956ed62b7e05a9fde2e056943c8">01257</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__error__log__enable.html" title="cvmx_ase_lue_error_log_enable">cvmx_ase_lue_error_log_enable</a> <a class="code" href="unioncvmx__ase__lue__error__log__enable.html" title="cvmx_ase_lue_error_log_enable">cvmx_ase_lue_error_log_enable_t</a>;
<a name="l01258"></a>01258 <span class="comment"></span>
<a name="l01259"></a>01259 <span class="comment">/**</span>
<a name="l01260"></a>01260 <span class="comment"> * cvmx_ase_lue_perf_filt</span>
<a name="l01261"></a>01261 <span class="comment"> *</span>
<a name="l01262"></a>01262 <span class="comment"> * This register contains filters for performance counter events.</span>
<a name="l01263"></a>01263 <span class="comment"> *</span>
<a name="l01264"></a>01264 <span class="comment"> */</span>
<a name="l01265"></a><a class="code" href="unioncvmx__ase__lue__perf__filt.html">01265</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__perf__filt.html" title="cvmx_ase_lue_perf_filt">cvmx_ase_lue_perf_filt</a> {
<a name="l01266"></a><a class="code" href="unioncvmx__ase__lue__perf__filt.html#a99254fc4b5190f81d5beba6a4ff78178">01266</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__perf__filt.html#a99254fc4b5190f81d5beba6a4ff78178">u64</a>;
<a name="l01267"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html">01267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html">cvmx_ase_lue_perf_filt_s</a> {
<a name="l01268"></a>01268 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#adf77c9330e48c6b67b3f0f691a5b62cc">reserved_49_63</a>               : 15;
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#afca5b05493c7b11c33f11f3a7900cd69">hst_tta_tic_id</a>               : 9;  <span class="comment">/**&lt; Lookups to the TTA in the HST module will trigger a performance event if the lookup is for</span>
<a name="l01271"></a>01271 <span class="comment">                                                         the TIC ID value indicated in this field. See ASE_TBLDAT_TIC_S for description of TIC_ID. */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a0c5aab4ed695fc555b1e1d8643e307d2">reserved_38_39</a>               : 2;
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a87af5954e15b1ef1b33a91d2338c10d9">hst_rft_kftidx</a>               : 6;  <span class="comment">/**&lt; Lookups to the RFT in the HST module will trigger a performance event if the lookup is for</span>
<a name="l01274"></a>01274 <span class="comment">                                                         the KFTIDX value indicated in this field. */</span>
<a name="l01275"></a>01275     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a2f0673300a91597141e25266ec0a67a3">reserved_26_31</a>               : 6;
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#abe9822b0c0d621e53e876200ca1b04ae">sel_all_perf</a>                 : 1;  <span class="comment">/**&lt; Disable filtering. When set, overrides the setting of SEL_ID_PERF for some performance</span>
<a name="l01277"></a>01277 <span class="comment">                                                         counter events. This field is used by the TWC, BWC, and STR modules. */</span>
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ae4e3d7e991d6e39f5015546482c340d4">sel_id_perf</a>                  : 1;  <span class="comment">/**&lt; Selects how the value in the ENG_KID_ID_PERF field is interpreted. This field is used by</span>
<a name="l01279"></a>01279 <span class="comment">                                                         the TWC, BWC, and STR modules. */</span>
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a1f1c311341997b17b18f09d65078750a">reserved_22_23</a>               : 2;
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a7c481a9660c52892daabc228e348f741">eng_kid_id_perf</a>              : 6;  <span class="comment">/**&lt; When SEL_ID_PERF is clear, this field is interpreted as an 8-bit KID. When SEL_ID_PERF is</span>
<a name="l01282"></a>01282 <span class="comment">                                                         set, the lower five bits of this field are interpreted as the Engine ID and the upper</span>
<a name="l01283"></a>01283 <span class="comment">                                                         three bits are ignored, and valid values are 0-19. This field is used by the TWC, BWC, and</span>
<a name="l01284"></a>01284 <span class="comment">                                                         STR modules. */</span>
<a name="l01285"></a>01285     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#abd88f96f0678a0b5673669f0582f9005">reserved_14_15</a>               : 2;
<a name="l01286"></a>01286     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a87045e1070fa2bd0d437d8a5058c58f9">rmc_perf</a>                     : 2;  <span class="comment">/**&lt; RMC to monitor for performance events. */</span>
<a name="l01287"></a>01287     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ad28481b7153ef72fefc5fbf03dcc901e">reserved_11_11</a>               : 1;
<a name="l01288"></a>01288     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ac889043b084fa67d28ecc217c6d1a01b">perf_bwc_eng</a>                 : 5;  <span class="comment">/**&lt; BWE to monitor for performance events. Valid values are 0-19. */</span>
<a name="l01289"></a>01289     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a215acb3bb9fa8540de1bbf2721d11b3f">reserved_5_5</a>                 : 1;
<a name="l01290"></a>01290     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a0a021e78bc6c76227de6db3bb64167cb">perf_twc_eng</a>                 : 5;  <span class="comment">/**&lt; TWE to monitor for performance events. Valid values are 0-19. */</span>
<a name="l01291"></a>01291 <span class="preprocessor">#else</span>
<a name="l01292"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a0a021e78bc6c76227de6db3bb64167cb">01292</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a0a021e78bc6c76227de6db3bb64167cb">perf_twc_eng</a>                 : 5;
<a name="l01293"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a215acb3bb9fa8540de1bbf2721d11b3f">01293</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a215acb3bb9fa8540de1bbf2721d11b3f">reserved_5_5</a>                 : 1;
<a name="l01294"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ac889043b084fa67d28ecc217c6d1a01b">01294</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ac889043b084fa67d28ecc217c6d1a01b">perf_bwc_eng</a>                 : 5;
<a name="l01295"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ad28481b7153ef72fefc5fbf03dcc901e">01295</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ad28481b7153ef72fefc5fbf03dcc901e">reserved_11_11</a>               : 1;
<a name="l01296"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a87045e1070fa2bd0d437d8a5058c58f9">01296</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a87045e1070fa2bd0d437d8a5058c58f9">rmc_perf</a>                     : 2;
<a name="l01297"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#abd88f96f0678a0b5673669f0582f9005">01297</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#abd88f96f0678a0b5673669f0582f9005">reserved_14_15</a>               : 2;
<a name="l01298"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a7c481a9660c52892daabc228e348f741">01298</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a7c481a9660c52892daabc228e348f741">eng_kid_id_perf</a>              : 6;
<a name="l01299"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a1f1c311341997b17b18f09d65078750a">01299</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a1f1c311341997b17b18f09d65078750a">reserved_22_23</a>               : 2;
<a name="l01300"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ae4e3d7e991d6e39f5015546482c340d4">01300</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#ae4e3d7e991d6e39f5015546482c340d4">sel_id_perf</a>                  : 1;
<a name="l01301"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#abe9822b0c0d621e53e876200ca1b04ae">01301</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#abe9822b0c0d621e53e876200ca1b04ae">sel_all_perf</a>                 : 1;
<a name="l01302"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a2f0673300a91597141e25266ec0a67a3">01302</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a2f0673300a91597141e25266ec0a67a3">reserved_26_31</a>               : 6;
<a name="l01303"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a87af5954e15b1ef1b33a91d2338c10d9">01303</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a87af5954e15b1ef1b33a91d2338c10d9">hst_rft_kftidx</a>               : 6;
<a name="l01304"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a0c5aab4ed695fc555b1e1d8643e307d2">01304</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#a0c5aab4ed695fc555b1e1d8643e307d2">reserved_38_39</a>               : 2;
<a name="l01305"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#afca5b05493c7b11c33f11f3a7900cd69">01305</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#afca5b05493c7b11c33f11f3a7900cd69">hst_tta_tic_id</a>               : 9;
<a name="l01306"></a><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#adf77c9330e48c6b67b3f0f691a5b62cc">01306</a>     uint64_t <a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html#adf77c9330e48c6b67b3f0f691a5b62cc">reserved_49_63</a>               : 15;
<a name="l01307"></a>01307 <span class="preprocessor">#endif</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__perf__filt.html#af132a4e41eb965b9f40394cc90cff377">s</a>;
<a name="l01309"></a><a class="code" href="unioncvmx__ase__lue__perf__filt.html#a09a19338817744a54dd84a8f3ceb3453">01309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html">cvmx_ase_lue_perf_filt_s</a>       <a class="code" href="unioncvmx__ase__lue__perf__filt.html#a09a19338817744a54dd84a8f3ceb3453">cn78xx</a>;
<a name="l01310"></a><a class="code" href="unioncvmx__ase__lue__perf__filt.html#a3bca83d16db9830ea755839fefec6107">01310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__perf__filt_1_1cvmx__ase__lue__perf__filt__s.html">cvmx_ase_lue_perf_filt_s</a>       <a class="code" href="unioncvmx__ase__lue__perf__filt.html#a3bca83d16db9830ea755839fefec6107">cn78xxp1</a>;
<a name="l01311"></a>01311 };
<a name="l01312"></a><a class="code" href="cvmx-ase-defs_8h.html#a39c9d6d586ad9588bc5fc2b60d967206">01312</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__perf__filt.html" title="cvmx_ase_lue_perf_filt">cvmx_ase_lue_perf_filt</a> <a class="code" href="unioncvmx__ase__lue__perf__filt.html" title="cvmx_ase_lue_perf_filt">cvmx_ase_lue_perf_filt_t</a>;
<a name="l01313"></a>01313 <span class="comment"></span>
<a name="l01314"></a>01314 <span class="comment">/**</span>
<a name="l01315"></a>01315 <span class="comment"> * cvmx_ase_lue_performance_control#</span>
<a name="l01316"></a>01316 <span class="comment"> *</span>
<a name="l01317"></a>01317 <span class="comment"> * A write operation to LUE_PERFORMANCE_CONTROL*, which sets the ENABLE field to 0x1</span>
<a name="l01318"></a>01318 <span class="comment"> * must not change the values of any other fields in the CSR.</span>
<a name="l01319"></a>01319 <span class="comment"> */</span>
<a name="l01320"></a><a class="code" href="unioncvmx__ase__lue__performance__controlx.html">01320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__controlx.html" title="cvmx_ase_lue_performance_control#">cvmx_ase_lue_performance_controlx</a> {
<a name="l01321"></a><a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a03d5c5c6b7f94bc36a48d257e221ccac">01321</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a03d5c5c6b7f94bc36a48d257e221ccac">u64</a>;
<a name="l01322"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html">cvmx_ase_lue_performance_controlx_s</a> {
<a name="l01323"></a>01323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a3aefe086204434f41f17e46f77424266">reserved_32_63</a>               : 32;
<a name="l01325"></a>01325     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a98266a50ea8cba2da135e24750e9d35b">frozen</a>                       : 1;  <span class="comment">/**&lt; Indicates that the counter is frozen (i.e one shot event occurred) and remains frozen</span>
<a name="l01326"></a>01326 <span class="comment">                                                         until the clear bit written. */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#aa1e6d61e5aa85f403a0a948a1b5d9deb">clear</a>                        : 1;  <span class="comment">/**&lt; Writing 1 to this bit generates a hardware pulse that clears the LUE_PERFORMANCE_COUNTER</span>
<a name="l01328"></a>01328 <span class="comment">                                                         and [FROZEN]. */</span>
<a name="l01329"></a>01329     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a251efe05bd5b515cde473b1b3ad792c0">enable</a>                       : 1;  <span class="comment">/**&lt; Enable the counter. This bit is set to 1 to use the corresponding counter. */</span>
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#abc39cef202db8faf96e745cc82971136">reserved_27_28</a>               : 2;
<a name="l01331"></a>01331     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a1296109d7d1d3b2fb06023e67d06933e">mode</a>                         : 3;  <span class="comment">/**&lt; Performance counter mode.</span>
<a name="l01332"></a>01332 <span class="comment">                                                         Bit&lt;24&gt;:</span>
<a name="l01333"></a>01333 <span class="comment">                                                         1 = Event counted [SEL0] | [SEL1[ | [SEL2].</span>
<a name="l01334"></a>01334 <span class="comment">                                                         0 = Event counted [SEL0] &amp; [SEL1] &amp; [SEL2].</span>
<a name="l01335"></a>01335 <span class="comment">                                                         Bits&lt;26:25&gt;:</span>
<a name="l01336"></a>01336 <span class="comment">                                                         0x0 = Positive edge.</span>
<a name="l01337"></a>01337 <span class="comment">                                                         0x1 = Negative edge.</span>
<a name="l01338"></a>01338 <span class="comment">                                                         0x2 = Level.</span>
<a name="l01339"></a>01339 <span class="comment">                                                         0x3 = One shot. */</span>
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#ab9c13a31133198d5086a828fa8dc8ca9">sel2</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, third mux. */</span>
<a name="l01341"></a>01341     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a2b59166b799fb1144d1a643f1c29166b">sel1</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, second mux. */</span>
<a name="l01342"></a>01342     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a3d5c06419b994ae64dcdbda144bb94f4">sel0</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, first mux. */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#else</span>
<a name="l01344"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a3d5c06419b994ae64dcdbda144bb94f4">01344</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a3d5c06419b994ae64dcdbda144bb94f4">sel0</a>                         : 8;
<a name="l01345"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a2b59166b799fb1144d1a643f1c29166b">01345</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a2b59166b799fb1144d1a643f1c29166b">sel1</a>                         : 8;
<a name="l01346"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#ab9c13a31133198d5086a828fa8dc8ca9">01346</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#ab9c13a31133198d5086a828fa8dc8ca9">sel2</a>                         : 8;
<a name="l01347"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a1296109d7d1d3b2fb06023e67d06933e">01347</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a1296109d7d1d3b2fb06023e67d06933e">mode</a>                         : 3;
<a name="l01348"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#abc39cef202db8faf96e745cc82971136">01348</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#abc39cef202db8faf96e745cc82971136">reserved_27_28</a>               : 2;
<a name="l01349"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a251efe05bd5b515cde473b1b3ad792c0">01349</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a251efe05bd5b515cde473b1b3ad792c0">enable</a>                       : 1;
<a name="l01350"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#aa1e6d61e5aa85f403a0a948a1b5d9deb">01350</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#aa1e6d61e5aa85f403a0a948a1b5d9deb">clear</a>                        : 1;
<a name="l01351"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a98266a50ea8cba2da135e24750e9d35b">01351</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a98266a50ea8cba2da135e24750e9d35b">frozen</a>                       : 1;
<a name="l01352"></a><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a3aefe086204434f41f17e46f77424266">01352</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html#a3aefe086204434f41f17e46f77424266">reserved_32_63</a>               : 32;
<a name="l01353"></a>01353 <span class="preprocessor">#endif</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a78c75c7a65ce61e6a301132d0f81e0de">s</a>;
<a name="l01355"></a><a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a479569c554c99dbc4e073e888308122f">01355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html">cvmx_ase_lue_performance_controlx_s</a> <a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a479569c554c99dbc4e073e888308122f">cn78xx</a>;
<a name="l01356"></a><a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a2dbb0da8673cf5b4aa402f183bf994ac">01356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__controlx_1_1cvmx__ase__lue__performance__controlx__s.html">cvmx_ase_lue_performance_controlx_s</a> <a class="code" href="unioncvmx__ase__lue__performance__controlx.html#a2dbb0da8673cf5b4aa402f183bf994ac">cn78xxp1</a>;
<a name="l01357"></a>01357 };
<a name="l01358"></a><a class="code" href="cvmx-ase-defs_8h.html#adc0d1fef860a8136c3f09d16d8168301">01358</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__controlx.html" title="cvmx_ase_lue_performance_control#">cvmx_ase_lue_performance_controlx</a> <a class="code" href="unioncvmx__ase__lue__performance__controlx.html" title="cvmx_ase_lue_performance_control#">cvmx_ase_lue_performance_controlx_t</a>;
<a name="l01359"></a>01359 <span class="comment"></span>
<a name="l01360"></a>01360 <span class="comment">/**</span>
<a name="l01361"></a>01361 <span class="comment"> * cvmx_ase_lue_performance_control0</span>
<a name="l01362"></a>01362 <span class="comment"> *</span>
<a name="l01363"></a>01363 <span class="comment"> * A write operation to LUE_PERFORMANCE_CONTROL*, which sets the ENABLE field to 0x1</span>
<a name="l01364"></a>01364 <span class="comment"> * must not change the values of any other fields in the CSR.</span>
<a name="l01365"></a>01365 <span class="comment"> */</span>
<a name="l01366"></a><a class="code" href="unioncvmx__ase__lue__performance__control0.html">01366</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__control0.html" title="cvmx_ase_lue_performance_control0">cvmx_ase_lue_performance_control0</a> {
<a name="l01367"></a><a class="code" href="unioncvmx__ase__lue__performance__control0.html#a7a81fd0101f2e737519e767e560052ce">01367</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__performance__control0.html#a7a81fd0101f2e737519e767e560052ce">u64</a>;
<a name="l01368"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html">01368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html">cvmx_ase_lue_performance_control0_s</a> {
<a name="l01369"></a>01369 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ad88cf62a5b622c85fb0914421966b9bf">reserved_32_63</a>               : 32;
<a name="l01371"></a>01371     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a80d81655db324d53e83813217a5a7c2d">frozen</a>                       : 1;  <span class="comment">/**&lt; Indicates that the counter is frozen (i.e one shot event occurred) and remains frozen</span>
<a name="l01372"></a>01372 <span class="comment">                                                         until the clear bit written. */</span>
<a name="l01373"></a>01373     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a1eae571d0eb758dcaa2af1b06b30343b">clear</a>                        : 1;  <span class="comment">/**&lt; Writing 1 to this bit generates a hardware pulse that clears the LUE_PERFORMANCE_COUNTER</span>
<a name="l01374"></a>01374 <span class="comment">                                                         and field FROZEN of this register. */</span>
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#aaeff88140c160c1420b2ab6cd75dd516">enable</a>                       : 1;  <span class="comment">/**&lt; Enable the counter. This bit is set to 1 to use the corresponding counter. */</span>
<a name="l01376"></a>01376     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ab403b7f9236384de8aea03f681f831fd">global_stop</a>                  : 1;  <span class="comment">/**&lt; Writing a 1 to this bit stops all the counters in the group of eight counters. This bit is</span>
<a name="l01377"></a>01377 <span class="comment">                                                         only implemented in the first control register of a counter group. */</span>
<a name="l01378"></a>01378     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ad2a2c9777c9d19c6bba757e0142537f6">reserved_27_27</a>               : 1;
<a name="l01379"></a>01379     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a51e81d3113f878479d90a3303f2c4d69">mode</a>                         : 3;  <span class="comment">/**&lt; Performance counter mode.</span>
<a name="l01380"></a>01380 <span class="comment">                                                         Bit&lt;24&gt;:</span>
<a name="l01381"></a>01381 <span class="comment">                                                         1 = Event counted [SEL0].</span>
<a name="l01382"></a>01382 <span class="comment">                                                         0 = Event counted [SEL0] &amp; [SEL1] &amp; [SEL2].</span>
<a name="l01383"></a>01383 <span class="comment">                                                         Bits&lt;26:25&gt;:</span>
<a name="l01384"></a>01384 <span class="comment">                                                         0x0 = Pos edge.</span>
<a name="l01385"></a>01385 <span class="comment">                                                         0x1 = Neg edge.</span>
<a name="l01386"></a>01386 <span class="comment">                                                         0x2 = Level.</span>
<a name="l01387"></a>01387 <span class="comment">                                                         0x3 = One shot. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a23b8902d687eabe731a639ad60df4946">sel2</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, third mux. */</span>
<a name="l01389"></a>01389     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ab478a85d923c612cb3cb15eadedc1afa">sel1</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, second mux. */</span>
<a name="l01390"></a>01390     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#abe421c2c723ee81c302df6cc3ee66031">sel0</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, first mux. */</span>
<a name="l01391"></a>01391 <span class="preprocessor">#else</span>
<a name="l01392"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#abe421c2c723ee81c302df6cc3ee66031">01392</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#abe421c2c723ee81c302df6cc3ee66031">sel0</a>                         : 8;
<a name="l01393"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ab478a85d923c612cb3cb15eadedc1afa">01393</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ab478a85d923c612cb3cb15eadedc1afa">sel1</a>                         : 8;
<a name="l01394"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a23b8902d687eabe731a639ad60df4946">01394</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a23b8902d687eabe731a639ad60df4946">sel2</a>                         : 8;
<a name="l01395"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a51e81d3113f878479d90a3303f2c4d69">01395</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a51e81d3113f878479d90a3303f2c4d69">mode</a>                         : 3;
<a name="l01396"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ad2a2c9777c9d19c6bba757e0142537f6">01396</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ad2a2c9777c9d19c6bba757e0142537f6">reserved_27_27</a>               : 1;
<a name="l01397"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ab403b7f9236384de8aea03f681f831fd">01397</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ab403b7f9236384de8aea03f681f831fd">global_stop</a>                  : 1;
<a name="l01398"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#aaeff88140c160c1420b2ab6cd75dd516">01398</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#aaeff88140c160c1420b2ab6cd75dd516">enable</a>                       : 1;
<a name="l01399"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a1eae571d0eb758dcaa2af1b06b30343b">01399</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a1eae571d0eb758dcaa2af1b06b30343b">clear</a>                        : 1;
<a name="l01400"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a80d81655db324d53e83813217a5a7c2d">01400</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#a80d81655db324d53e83813217a5a7c2d">frozen</a>                       : 1;
<a name="l01401"></a><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ad88cf62a5b622c85fb0914421966b9bf">01401</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html#ad88cf62a5b622c85fb0914421966b9bf">reserved_32_63</a>               : 32;
<a name="l01402"></a>01402 <span class="preprocessor">#endif</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__performance__control0.html#a48f97adc8e8f596378ed5c344571ea05">s</a>;
<a name="l01404"></a><a class="code" href="unioncvmx__ase__lue__performance__control0.html#abeb862bbc222c8362f5a3c759fa4f8a8">01404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html">cvmx_ase_lue_performance_control0_s</a> <a class="code" href="unioncvmx__ase__lue__performance__control0.html#abeb862bbc222c8362f5a3c759fa4f8a8">cn78xx</a>;
<a name="l01405"></a><a class="code" href="unioncvmx__ase__lue__performance__control0.html#a78269b3f211f05b070999c360440753d">01405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__control0_1_1cvmx__ase__lue__performance__control0__s.html">cvmx_ase_lue_performance_control0_s</a> <a class="code" href="unioncvmx__ase__lue__performance__control0.html#a78269b3f211f05b070999c360440753d">cn78xxp1</a>;
<a name="l01406"></a>01406 };
<a name="l01407"></a><a class="code" href="cvmx-ase-defs_8h.html#a30d330973e911e2eec9be240ef70c85a">01407</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__control0.html" title="cvmx_ase_lue_performance_control0">cvmx_ase_lue_performance_control0</a> <a class="code" href="unioncvmx__ase__lue__performance__control0.html" title="cvmx_ase_lue_performance_control0">cvmx_ase_lue_performance_control0_t</a>;
<a name="l01408"></a>01408 <span class="comment"></span>
<a name="l01409"></a>01409 <span class="comment">/**</span>
<a name="l01410"></a>01410 <span class="comment"> * cvmx_ase_lue_performance_control1</span>
<a name="l01411"></a>01411 <span class="comment"> *</span>
<a name="l01412"></a>01412 <span class="comment"> * A write operation to LUE_PERFORMANCE_CONTROL*, which sets the ENABLE or</span>
<a name="l01413"></a>01413 <span class="comment"> * GLOBAL_ENABLE fields to 0x1 must not change the values of any other fields in the</span>
<a name="l01414"></a>01414 <span class="comment"> * CSR.</span>
<a name="l01415"></a>01415 <span class="comment"> */</span>
<a name="l01416"></a><a class="code" href="unioncvmx__ase__lue__performance__control1.html">01416</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__control1.html" title="cvmx_ase_lue_performance_control1">cvmx_ase_lue_performance_control1</a> {
<a name="l01417"></a><a class="code" href="unioncvmx__ase__lue__performance__control1.html#a04ba636cdafc7da813720cf40a8d9eea">01417</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__performance__control1.html#a04ba636cdafc7da813720cf40a8d9eea">u64</a>;
<a name="l01418"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html">01418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html">cvmx_ase_lue_performance_control1_s</a> {
<a name="l01419"></a>01419 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a378ac341ffc779989a57e00643c1456b">reserved_32_63</a>               : 32;
<a name="l01421"></a>01421     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#aea37c7ad2b3855788b09626ef00ca952">frozen</a>                       : 1;  <span class="comment">/**&lt; Indicates that the counter is frozen (i.e one shot event occurred) and remains frozen</span>
<a name="l01422"></a>01422 <span class="comment">                                                         until the clear bit written. */</span>
<a name="l01423"></a>01423     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a83163f437e4e003b984a0213824f1dba">clear</a>                        : 1;  <span class="comment">/**&lt; Writing 1 to this bit generates a hardware pulse that clears the LUE_PERFORMANCE_COUNTER</span>
<a name="l01424"></a>01424 <span class="comment">                                                         and field FROZEN of this register. */</span>
<a name="l01425"></a>01425     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a30d1cb7b3d7b5660715764c3f4e30d42">enable</a>                       : 1;  <span class="comment">/**&lt; Enable the counter. This bit is set to 1 to use the corresponding counter. */</span>
<a name="l01426"></a>01426     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#aa8ecd19cba736af3b170786ad14b5fc4">global_enable</a>                : 1;  <span class="comment">/**&lt; Writing a 1 to this bit starts all the counters in the group of eight counters. This bit</span>
<a name="l01427"></a>01427 <span class="comment">                                                         is only implemented in the second control register of a counter group. Counters are</span>
<a name="l01428"></a>01428 <span class="comment">                                                         enabled by the OR of the individual [ENABLE]s and [GLOBAL_ENABLE]. */</span>
<a name="l01429"></a>01429     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a96f58459c30ef1fcac53d1ce2513dd55">reserved_27_27</a>               : 1;
<a name="l01430"></a>01430     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a08ccd0540090b48f61aab8ea20459bcd">mode</a>                         : 3;  <span class="comment">/**&lt; Performance counter mode.</span>
<a name="l01431"></a>01431 <span class="comment">                                                         Bit&lt;24&gt;:</span>
<a name="l01432"></a>01432 <span class="comment">                                                         1 = Event counted [SEL0] | [SEL1] | [SEL2].</span>
<a name="l01433"></a>01433 <span class="comment">                                                         0 = Event counted [SEL0] &amp; [SEL1] &amp; [SEL2].</span>
<a name="l01434"></a>01434 <span class="comment">                                                         Bits&lt;26:25&gt;:</span>
<a name="l01435"></a>01435 <span class="comment">                                                         0x0 = Positive edge.</span>
<a name="l01436"></a>01436 <span class="comment">                                                         0x1 = Negative edge.</span>
<a name="l01437"></a>01437 <span class="comment">                                                         0x2 = Level.</span>
<a name="l01438"></a>01438 <span class="comment">                                                         0x3 = One shot. */</span>
<a name="l01439"></a>01439     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a22c452d74af02c14999c65a1269c4fe6">sel2</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, third mux. */</span>
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a36272208eb224040558ec13e8df620a7">sel1</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, second mux. */</span>
<a name="l01441"></a>01441     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#ab14973c425305fe098eacc7a9792b04d">sel0</a>                         : 8;  <span class="comment">/**&lt; Performance counter event select, first mux. */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#else</span>
<a name="l01443"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#ab14973c425305fe098eacc7a9792b04d">01443</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#ab14973c425305fe098eacc7a9792b04d">sel0</a>                         : 8;
<a name="l01444"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a36272208eb224040558ec13e8df620a7">01444</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a36272208eb224040558ec13e8df620a7">sel1</a>                         : 8;
<a name="l01445"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a22c452d74af02c14999c65a1269c4fe6">01445</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a22c452d74af02c14999c65a1269c4fe6">sel2</a>                         : 8;
<a name="l01446"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a08ccd0540090b48f61aab8ea20459bcd">01446</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a08ccd0540090b48f61aab8ea20459bcd">mode</a>                         : 3;
<a name="l01447"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a96f58459c30ef1fcac53d1ce2513dd55">01447</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a96f58459c30ef1fcac53d1ce2513dd55">reserved_27_27</a>               : 1;
<a name="l01448"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#aa8ecd19cba736af3b170786ad14b5fc4">01448</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#aa8ecd19cba736af3b170786ad14b5fc4">global_enable</a>                : 1;
<a name="l01449"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a30d1cb7b3d7b5660715764c3f4e30d42">01449</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a30d1cb7b3d7b5660715764c3f4e30d42">enable</a>                       : 1;
<a name="l01450"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a83163f437e4e003b984a0213824f1dba">01450</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a83163f437e4e003b984a0213824f1dba">clear</a>                        : 1;
<a name="l01451"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#aea37c7ad2b3855788b09626ef00ca952">01451</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#aea37c7ad2b3855788b09626ef00ca952">frozen</a>                       : 1;
<a name="l01452"></a><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a378ac341ffc779989a57e00643c1456b">01452</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html#a378ac341ffc779989a57e00643c1456b">reserved_32_63</a>               : 32;
<a name="l01453"></a>01453 <span class="preprocessor">#endif</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__performance__control1.html#abdafa8b4cc53e4a987a654f766a9ab5d">s</a>;
<a name="l01455"></a><a class="code" href="unioncvmx__ase__lue__performance__control1.html#a1338d0d78a252e10082e55fe5daa6216">01455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html">cvmx_ase_lue_performance_control1_s</a> <a class="code" href="unioncvmx__ase__lue__performance__control1.html#a1338d0d78a252e10082e55fe5daa6216">cn78xx</a>;
<a name="l01456"></a><a class="code" href="unioncvmx__ase__lue__performance__control1.html#a76fb7d727292487efaa9b5fe2e5b1c47">01456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__control1_1_1cvmx__ase__lue__performance__control1__s.html">cvmx_ase_lue_performance_control1_s</a> <a class="code" href="unioncvmx__ase__lue__performance__control1.html#a76fb7d727292487efaa9b5fe2e5b1c47">cn78xxp1</a>;
<a name="l01457"></a>01457 };
<a name="l01458"></a><a class="code" href="cvmx-ase-defs_8h.html#adde40a468195df60fdff0ebfeca5ed13">01458</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__control1.html" title="cvmx_ase_lue_performance_control1">cvmx_ase_lue_performance_control1</a> <a class="code" href="unioncvmx__ase__lue__performance__control1.html" title="cvmx_ase_lue_performance_control1">cvmx_ase_lue_performance_control1_t</a>;
<a name="l01459"></a>01459 <span class="comment"></span>
<a name="l01460"></a>01460 <span class="comment">/**</span>
<a name="l01461"></a>01461 <span class="comment"> * cvmx_ase_lue_performance_counter#</span>
<a name="l01462"></a>01462 <span class="comment"> */</span>
<a name="l01463"></a><a class="code" href="unioncvmx__ase__lue__performance__counterx.html">01463</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__counterx.html" title="cvmx_ase_lue_performance_counter#">cvmx_ase_lue_performance_counterx</a> {
<a name="l01464"></a><a class="code" href="unioncvmx__ase__lue__performance__counterx.html#ae16eb50f96e0aff1700bf738cb6cb1be">01464</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__performance__counterx.html#ae16eb50f96e0aff1700bf738cb6cb1be">u64</a>;
<a name="l01465"></a><a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html">01465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html">cvmx_ase_lue_performance_counterx_s</a> {
<a name="l01466"></a>01466 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html#ad7029a5d28b9b9a191c4e73153e54046">reserved_48_63</a>               : 16;
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html#a50aba95ccf90905e88abd79519a3ef2d">perf_cnt</a>                     : 48; <span class="comment">/**&lt; Reflect the value of the performance counter. See ASE_LUE_PERFORMANCE_CONTROL* registers. */</span>
<a name="l01469"></a>01469 <span class="preprocessor">#else</span>
<a name="l01470"></a><a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html#a50aba95ccf90905e88abd79519a3ef2d">01470</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html#a50aba95ccf90905e88abd79519a3ef2d">perf_cnt</a>                     : 48;
<a name="l01471"></a><a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html#ad7029a5d28b9b9a191c4e73153e54046">01471</a>     uint64_t <a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html#ad7029a5d28b9b9a191c4e73153e54046">reserved_48_63</a>               : 16;
<a name="l01472"></a>01472 <span class="preprocessor">#endif</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__performance__counterx.html#a7828fcecc713ab35211696ec42a2e7d7">s</a>;
<a name="l01474"></a><a class="code" href="unioncvmx__ase__lue__performance__counterx.html#a0b758c851a6ef9dd742d863fd876f36a">01474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html">cvmx_ase_lue_performance_counterx_s</a> <a class="code" href="unioncvmx__ase__lue__performance__counterx.html#a0b758c851a6ef9dd742d863fd876f36a">cn78xx</a>;
<a name="l01475"></a><a class="code" href="unioncvmx__ase__lue__performance__counterx.html#ae2d51ed21dba6d4bc84558738ab9dca1">01475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__performance__counterx_1_1cvmx__ase__lue__performance__counterx__s.html">cvmx_ase_lue_performance_counterx_s</a> <a class="code" href="unioncvmx__ase__lue__performance__counterx.html#ae2d51ed21dba6d4bc84558738ab9dca1">cn78xxp1</a>;
<a name="l01476"></a>01476 };
<a name="l01477"></a><a class="code" href="cvmx-ase-defs_8h.html#aec71bfabfc76237ac82d3c4071250826">01477</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__performance__counterx.html" title="cvmx_ase_lue_performance_counter#">cvmx_ase_lue_performance_counterx</a> <a class="code" href="unioncvmx__ase__lue__performance__counterx.html" title="cvmx_ase_lue_performance_counter#">cvmx_ase_lue_performance_counterx_t</a>;
<a name="l01478"></a>01478 <span class="comment"></span>
<a name="l01479"></a>01479 <span class="comment">/**</span>
<a name="l01480"></a>01480 <span class="comment"> * cvmx_ase_lue_spare</span>
<a name="l01481"></a>01481 <span class="comment"> *</span>
<a name="l01482"></a>01482 <span class="comment"> * Spare.</span>
<a name="l01483"></a>01483 <span class="comment"> *</span>
<a name="l01484"></a>01484 <span class="comment"> */</span>
<a name="l01485"></a><a class="code" href="unioncvmx__ase__lue__spare.html">01485</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__spare.html" title="cvmx_ase_lue_spare">cvmx_ase_lue_spare</a> {
<a name="l01486"></a><a class="code" href="unioncvmx__ase__lue__spare.html#adeeaa262c90f5935f4671f49e65eaebf">01486</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__spare.html#adeeaa262c90f5935f4671f49e65eaebf">u64</a>;
<a name="l01487"></a><a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html">01487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html">cvmx_ase_lue_spare_s</a> {
<a name="l01488"></a>01488 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html#abd05d661d4353bbca8f31caabdca07c5">reserved_0_63</a>                : 64;
<a name="l01490"></a>01490 <span class="preprocessor">#else</span>
<a name="l01491"></a><a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html#abd05d661d4353bbca8f31caabdca07c5">01491</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html#abd05d661d4353bbca8f31caabdca07c5">reserved_0_63</a>                : 64;
<a name="l01492"></a>01492 <span class="preprocessor">#endif</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__spare.html#a3e033cf25605ca5b9725361ee3ddc9e5">s</a>;
<a name="l01494"></a><a class="code" href="unioncvmx__ase__lue__spare.html#affe7acf23c02ace60912c81f8f4e7361">01494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html">cvmx_ase_lue_spare_s</a>           <a class="code" href="unioncvmx__ase__lue__spare.html#affe7acf23c02ace60912c81f8f4e7361">cn78xx</a>;
<a name="l01495"></a><a class="code" href="unioncvmx__ase__lue__spare.html#aafd2bc280acb7bbf8ff42bec3cea7fbb">01495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__spare_1_1cvmx__ase__lue__spare__s.html">cvmx_ase_lue_spare_s</a>           <a class="code" href="unioncvmx__ase__lue__spare.html#aafd2bc280acb7bbf8ff42bec3cea7fbb">cn78xxp1</a>;
<a name="l01496"></a>01496 };
<a name="l01497"></a><a class="code" href="cvmx-ase-defs_8h.html#ae02699ff91017bea1d0255492a6a4999">01497</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__spare.html" title="cvmx_ase_lue_spare">cvmx_ase_lue_spare</a> <a class="code" href="unioncvmx__ase__lue__spare.html" title="cvmx_ase_lue_spare">cvmx_ase_lue_spare_t</a>;
<a name="l01498"></a>01498 <span class="comment"></span>
<a name="l01499"></a>01499 <span class="comment">/**</span>
<a name="l01500"></a>01500 <span class="comment"> * cvmx_ase_lue_twe_bwe_enable</span>
<a name="l01501"></a>01501 <span class="comment"> *</span>
<a name="l01502"></a>01502 <span class="comment"> * This register enables the tree/bucket walk engines.</span>
<a name="l01503"></a>01503 <span class="comment"> *</span>
<a name="l01504"></a>01504 <span class="comment"> */</span>
<a name="l01505"></a><a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html">01505</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html" title="cvmx_ase_lue_twe_bwe_enable">cvmx_ase_lue_twe_bwe_enable</a> {
<a name="l01506"></a><a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#afc0575e7c78d096dae3ad8cd7da96bc2">01506</a>     uint64_t <a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#afc0575e7c78d096dae3ad8cd7da96bc2">u64</a>;
<a name="l01507"></a><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html">01507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html">cvmx_ase_lue_twe_bwe_enable_s</a> {
<a name="l01508"></a>01508 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#a206a9c302a5b9295060cae8921861a47">reserved_52_63</a>               : 12;
<a name="l01510"></a>01510     uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#af00f1fe84a0fb519dc658a3e72e83087">bwe_en</a>                       : 20; <span class="comment">/**&lt; Each bit enables a bucket walk engine to accept a thread graduation from a TWE. Meaning of</span>
<a name="l01511"></a>01511 <span class="comment">                                                         enable bits: [BWE19 ... BWE0]. */</span>
<a name="l01512"></a>01512     uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#aed2922310767f795ff2642069665db0b">reserved_20_31</a>               : 12;
<a name="l01513"></a>01513     uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#aeb33fcb164920afad6a0824929831fdb">twe_en</a>                       : 20; <span class="comment">/**&lt; Each bit enables a tree walk engine to accept new lookup requests. Meaning of enable bits:</span>
<a name="l01514"></a>01514 <span class="comment">                                                         [TWE19 ... TWE0]. */</span>
<a name="l01515"></a>01515 <span class="preprocessor">#else</span>
<a name="l01516"></a><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#aeb33fcb164920afad6a0824929831fdb">01516</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#aeb33fcb164920afad6a0824929831fdb">twe_en</a>                       : 20;
<a name="l01517"></a><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#aed2922310767f795ff2642069665db0b">01517</a>     uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#aed2922310767f795ff2642069665db0b">reserved_20_31</a>               : 12;
<a name="l01518"></a><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#af00f1fe84a0fb519dc658a3e72e83087">01518</a>     uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#af00f1fe84a0fb519dc658a3e72e83087">bwe_en</a>                       : 20;
<a name="l01519"></a><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#a206a9c302a5b9295060cae8921861a47">01519</a>     uint64_t <a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html#a206a9c302a5b9295060cae8921861a47">reserved_52_63</a>               : 12;
<a name="l01520"></a>01520 <span class="preprocessor">#endif</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#ab679d3daae69281df372711e021b53f2">s</a>;
<a name="l01522"></a><a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#ab959fcd112d5d643d372252b60b7a11c">01522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html">cvmx_ase_lue_twe_bwe_enable_s</a>  <a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#ab959fcd112d5d643d372252b60b7a11c">cn78xx</a>;
<a name="l01523"></a><a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#a8a6b98fa309b4772c56ab5e36a201526">01523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__lue__twe__bwe__enable_1_1cvmx__ase__lue__twe__bwe__enable__s.html">cvmx_ase_lue_twe_bwe_enable_s</a>  <a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html#a8a6b98fa309b4772c56ab5e36a201526">cn78xxp1</a>;
<a name="l01524"></a>01524 };
<a name="l01525"></a><a class="code" href="cvmx-ase-defs_8h.html#abe81f2230edff2a05360f56ee51832d8">01525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html" title="cvmx_ase_lue_twe_bwe_enable">cvmx_ase_lue_twe_bwe_enable</a> <a class="code" href="unioncvmx__ase__lue__twe__bwe__enable.html" title="cvmx_ase_lue_twe_bwe_enable">cvmx_ase_lue_twe_bwe_enable_t</a>;
<a name="l01526"></a>01526 <span class="comment"></span>
<a name="l01527"></a>01527 <span class="comment">/**</span>
<a name="l01528"></a>01528 <span class="comment"> * cvmx_ase_luf_error_log</span>
<a name="l01529"></a>01529 <span class="comment"> *</span>
<a name="l01530"></a>01530 <span class="comment"> * The information logged in this register helps diagnose lookup front end (LUF) (look up</span>
<a name="l01531"></a>01531 <span class="comment"> * input/output pre/postprocessor) errors as indicated in ASE_*_INT[LIP* /LOP*]. The contents of</span>
<a name="l01532"></a>01532 <span class="comment"> * this CSR are invalid if no fields are set in ASE_*_INT[LIP* /LOP*]. The contents of this CSR</span>
<a name="l01533"></a>01533 <span class="comment"> * are retained until all the bits in the ASE_*_INT[LIP* /LOP*] are cleared, or an error occurs</span>
<a name="l01534"></a>01534 <span class="comment"> * that is of higher-priority than the error for which information is currently logged by this</span>
<a name="l01535"></a>01535 <span class="comment"> * CSR. The priority of the error is encoded by the enumerated values in ASE_LUF_ERROR_ID_E. Only</span>
<a name="l01536"></a>01536 <span class="comment"> * interrupts listed in ASE_LUF_ERROR_ID_E log errors.</span>
<a name="l01537"></a>01537 <span class="comment"> */</span>
<a name="l01538"></a><a class="code" href="unioncvmx__ase__luf__error__log.html">01538</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__luf__error__log.html" title="cvmx_ase_luf_error_log">cvmx_ase_luf_error_log</a> {
<a name="l01539"></a><a class="code" href="unioncvmx__ase__luf__error__log.html#a13b442685251cf3fe20ebbae81552727">01539</a>     uint64_t <a class="code" href="unioncvmx__ase__luf__error__log.html#a13b442685251cf3fe20ebbae81552727">u64</a>;
<a name="l01540"></a><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html">01540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html">cvmx_ase_luf_error_log_s</a> {
<a name="l01541"></a>01541 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a8c4b3be5c12e1893fa6b35565234e2f3">reserved_60_63</a>               : 4;
<a name="l01543"></a>01543     uint64_t <a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a583091a6c15c30c6c06b464079cd8d16">error_id</a>                     : 4;  <span class="comment">/**&lt; Type of error logged. See ASE_LUF_ERROR_ID_E. Also indicates how to decode the DATA field. */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a3555c56d8a5c52558fd280e4b102c90e">data</a>                         : 56; <span class="comment">/**&lt; Error logging information. The information in this field takes on different meanings</span>
<a name="l01545"></a>01545 <span class="comment">                                                         depending on the type of error that is latched in the ASE_*_INT[LIP* /LOP*] fields.</span>
<a name="l01546"></a>01546 <span class="comment">                                                         Decode this field based on ERROR_ID.</span>
<a name="l01547"></a>01547 <span class="comment">                                                         For LIP_*_*BE, see ASE_LUF_ERROR_LOG_LIP_ECC_S.</span>
<a name="l01548"></a>01548 <span class="comment">                                                         For LOP_TXB_*BE, see ASE_LUF_ERROR_LOG_LOP_ECC_S. */</span>
<a name="l01549"></a>01549 <span class="preprocessor">#else</span>
<a name="l01550"></a><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a3555c56d8a5c52558fd280e4b102c90e">01550</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a3555c56d8a5c52558fd280e4b102c90e">data</a>                         : 56;
<a name="l01551"></a><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a583091a6c15c30c6c06b464079cd8d16">01551</a>     uint64_t <a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a583091a6c15c30c6c06b464079cd8d16">error_id</a>                     : 4;
<a name="l01552"></a><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a8c4b3be5c12e1893fa6b35565234e2f3">01552</a>     uint64_t <a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html#a8c4b3be5c12e1893fa6b35565234e2f3">reserved_60_63</a>               : 4;
<a name="l01553"></a>01553 <span class="preprocessor">#endif</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__luf__error__log.html#ab65359399f904e256962fc92c581a64d">s</a>;
<a name="l01555"></a><a class="code" href="unioncvmx__ase__luf__error__log.html#a8457a6046c8045396146cf10f8ececac">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html">cvmx_ase_luf_error_log_s</a>       <a class="code" href="unioncvmx__ase__luf__error__log.html#a8457a6046c8045396146cf10f8ececac">cn78xx</a>;
<a name="l01556"></a><a class="code" href="unioncvmx__ase__luf__error__log.html#a29fca3fd1f4773e1785a5439214b90c8">01556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__luf__error__log_1_1cvmx__ase__luf__error__log__s.html">cvmx_ase_luf_error_log_s</a>       <a class="code" href="unioncvmx__ase__luf__error__log.html#a29fca3fd1f4773e1785a5439214b90c8">cn78xxp1</a>;
<a name="l01557"></a>01557 };
<a name="l01558"></a><a class="code" href="cvmx-ase-defs_8h.html#a4e2d575a1f26ea982f93a45bd0b4ae19">01558</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__luf__error__log.html" title="cvmx_ase_luf_error_log">cvmx_ase_luf_error_log</a> <a class="code" href="unioncvmx__ase__luf__error__log.html" title="cvmx_ase_luf_error_log">cvmx_ase_luf_error_log_t</a>;
<a name="l01559"></a>01559 <span class="comment"></span>
<a name="l01560"></a>01560 <span class="comment">/**</span>
<a name="l01561"></a>01561 <span class="comment"> * cvmx_ase_sft_rst</span>
<a name="l01562"></a>01562 <span class="comment"> *</span>
<a name="l01563"></a>01563 <span class="comment"> * This register allows soft reset.</span>
<a name="l01564"></a>01564 <span class="comment"> *</span>
<a name="l01565"></a>01565 <span class="comment"> */</span>
<a name="l01566"></a><a class="code" href="unioncvmx__ase__sft__rst.html">01566</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__sft__rst.html" title="cvmx_ase_sft_rst">cvmx_ase_sft_rst</a> {
<a name="l01567"></a><a class="code" href="unioncvmx__ase__sft__rst.html#abd1c9a370f4178610fda0afc8fdf5337">01567</a>     uint64_t <a class="code" href="unioncvmx__ase__sft__rst.html#abd1c9a370f4178610fda0afc8fdf5337">u64</a>;
<a name="l01568"></a><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html">01568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html">cvmx_ase_sft_rst_s</a> {
<a name="l01569"></a>01569 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#ac6b65ddcd2dd9d8f2a24c16e8878b93d">busy</a>                         : 1;  <span class="comment">/**&lt; When 1, ASE is busy completing reset. No access except the reading of this bit should</span>
<a name="l01571"></a>01571 <span class="comment">                                                         occur to the ASE until this is clear. */</span>
<a name="l01572"></a>01572     uint64_t <a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#ad83cc28ab081486655511158582ece19">reserved_1_62</a>                : 62;
<a name="l01573"></a>01573     uint64_t <a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#a86c00606017a5da83d529d5625cd0e72">rst</a>                          : 1;  <span class="comment">/**&lt; When set to 1 by software, ASE gets a short reset pulse (32 cycles in duration).</span>
<a name="l01574"></a>01574 <span class="comment">                                                         Everything but the RSL interface is reset (including CSRs). Hardware clears this bit when</span>
<a name="l01575"></a>01575 <span class="comment">                                                         the reset is complete. */</span>
<a name="l01576"></a>01576 <span class="preprocessor">#else</span>
<a name="l01577"></a><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#a86c00606017a5da83d529d5625cd0e72">01577</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#a86c00606017a5da83d529d5625cd0e72">rst</a>                          : 1;
<a name="l01578"></a><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#ad83cc28ab081486655511158582ece19">01578</a>     uint64_t <a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#ad83cc28ab081486655511158582ece19">reserved_1_62</a>                : 62;
<a name="l01579"></a><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#ac6b65ddcd2dd9d8f2a24c16e8878b93d">01579</a>     uint64_t <a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html#ac6b65ddcd2dd9d8f2a24c16e8878b93d">busy</a>                         : 1;
<a name="l01580"></a>01580 <span class="preprocessor">#endif</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__sft__rst.html#a98a9ad32fa1ba608cca0fea6770879b7">s</a>;
<a name="l01582"></a><a class="code" href="unioncvmx__ase__sft__rst.html#a2e52ed3e0ff0abdb415e1b2831876cc5">01582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html">cvmx_ase_sft_rst_s</a>             <a class="code" href="unioncvmx__ase__sft__rst.html#a2e52ed3e0ff0abdb415e1b2831876cc5">cn78xx</a>;
<a name="l01583"></a><a class="code" href="unioncvmx__ase__sft__rst.html#a8d891239644915cd42546f492fb3712b">01583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__sft__rst_1_1cvmx__ase__sft__rst__s.html">cvmx_ase_sft_rst_s</a>             <a class="code" href="unioncvmx__ase__sft__rst.html#a8d891239644915cd42546f492fb3712b">cn78xxp1</a>;
<a name="l01584"></a>01584 };
<a name="l01585"></a><a class="code" href="cvmx-ase-defs_8h.html#a8bf953cf016c2a82bf960c4fb979d969">01585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__sft__rst.html" title="cvmx_ase_sft_rst">cvmx_ase_sft_rst</a> <a class="code" href="unioncvmx__ase__sft__rst.html" title="cvmx_ase_sft_rst">cvmx_ase_sft_rst_t</a>;
<a name="l01586"></a>01586 <span class="comment"></span>
<a name="l01587"></a>01587 <span class="comment">/**</span>
<a name="l01588"></a>01588 <span class="comment"> * cvmx_ase_spare</span>
<a name="l01589"></a>01589 <span class="comment"> *</span>
<a name="l01590"></a>01590 <span class="comment"> * Spare.</span>
<a name="l01591"></a>01591 <span class="comment"> *</span>
<a name="l01592"></a>01592 <span class="comment"> */</span>
<a name="l01593"></a><a class="code" href="unioncvmx__ase__spare.html">01593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__spare.html" title="cvmx_ase_spare">cvmx_ase_spare</a> {
<a name="l01594"></a><a class="code" href="unioncvmx__ase__spare.html#a2e27f8c277ec4014ef6b9f92104f55a9">01594</a>     uint64_t <a class="code" href="unioncvmx__ase__spare.html#a2e27f8c277ec4014ef6b9f92104f55a9">u64</a>;
<a name="l01595"></a><a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html">01595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html">cvmx_ase_spare_s</a> {
<a name="l01596"></a>01596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html#a9131be38b13f5be320c6b9cd7968df3e">reserved_0_63</a>                : 64;
<a name="l01598"></a>01598 <span class="preprocessor">#else</span>
<a name="l01599"></a><a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html#a9131be38b13f5be320c6b9cd7968df3e">01599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html#a9131be38b13f5be320c6b9cd7968df3e">reserved_0_63</a>                : 64;
<a name="l01600"></a>01600 <span class="preprocessor">#endif</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ase__spare.html#a9ab2df1015236a6a7d5ad855a5317325">s</a>;
<a name="l01602"></a><a class="code" href="unioncvmx__ase__spare.html#ad9c708f80c84971274df74f3dde7d258">01602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html">cvmx_ase_spare_s</a>               <a class="code" href="unioncvmx__ase__spare.html#ad9c708f80c84971274df74f3dde7d258">cn78xx</a>;
<a name="l01603"></a><a class="code" href="unioncvmx__ase__spare.html#ab92700153a3b224af887bbe6bd7bbde6">01603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ase__spare_1_1cvmx__ase__spare__s.html">cvmx_ase_spare_s</a>               <a class="code" href="unioncvmx__ase__spare.html#ab92700153a3b224af887bbe6bd7bbde6">cn78xxp1</a>;
<a name="l01604"></a>01604 };
<a name="l01605"></a><a class="code" href="cvmx-ase-defs_8h.html#a5ce8b3986fe05ab5ea3ffee62e128bd0">01605</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ase__spare.html" title="cvmx_ase_spare">cvmx_ase_spare</a> <a class="code" href="unioncvmx__ase__spare.html" title="cvmx_ase_spare">cvmx_ase_spare_t</a>;
<a name="l01606"></a>01606 
<a name="l01607"></a>01607 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
