\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc4\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_ac7300abe7f48e4350741286c3ea37fe7}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a861137a114782e1873072a4c175c246d}{E\+W\+Mb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_aef8b1ac19ae9cf3a26b4a132b8cc9d44}{C\+M\+Tb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_ae4bff9c251f297d6672f5672fca77042}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a3bcfe7bc09ee447283dc8846ab931bf0}{I2\+C0b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a2d47a80660032115a64878bdd4ebeb12}{I2\+C1b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a2241a92f92bbb9c0028ef613f179b706}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a5401d1bb7153519677f6e3c31ddbf9a8}{U\+A\+R\+T0b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a0245d19f9362a7a63794b5010274f399}{U\+A\+R\+T1b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a401fac2aaad9433ff6865fa2072c1121}{U\+A\+R\+T2b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a5b6ccdcb37fe59cada74f8c8d3cc67fe}{U\+A\+R\+T3b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a72351643fe3baf598997fd9db6930ca8}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_aa4a40625f18eaf76d061fa1fe80b8b13}{U\+S\+B\+O\+TG}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a53938a80d815e917ddc15794546cdb56}{C\+MP}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a81be937a4d9faf0af1f299eaf5d6f5c1}{V\+R\+E\+Fb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_af136e5230128c1f335233af1dbcf6014}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 11
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!C\+MP@{C\+MP}}
\index{C\+MP@{C\+MP}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+MP}{CMP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+C\+MP}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a53938a80d815e917ddc15794546cdb56}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a53938a80d815e917ddc15794546cdb56}
\mbox{[}19\mbox{]} Comparator Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!C\+M\+Tb@{C\+M\+Tb}}
\index{C\+M\+Tb@{C\+M\+Tb}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+M\+Tb}{CMTb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+C\+M\+Tb}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_aef8b1ac19ae9cf3a26b4a132b8cc9d44}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_aef8b1ac19ae9cf3a26b4a132b8cc9d44}
\mbox{[}2\mbox{]} C\+MT Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!E\+W\+Mb@{E\+W\+Mb}}
\index{E\+W\+Mb@{E\+W\+Mb}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+W\+Mb}{EWMb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+E\+W\+Mb}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a861137a114782e1873072a4c175c246d}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a861137a114782e1873072a4c175c246d}
\mbox{[}1\mbox{]} E\+WM Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!I2\+C0b@{I2\+C0b}}
\index{I2\+C0b@{I2\+C0b}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I2\+C0b}{I2C0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+I2\+C0b}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a3bcfe7bc09ee447283dc8846ab931bf0}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a3bcfe7bc09ee447283dc8846ab931bf0}
\mbox{[}6\mbox{]} I2\+C0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!I2\+C1b@{I2\+C1b}}
\index{I2\+C1b@{I2\+C1b}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I2\+C1b}{I2C1b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+I2\+C1b}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a2d47a80660032115a64878bdd4ebeb12}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a2d47a80660032115a64878bdd4ebeb12}
\mbox{[}7\mbox{]} I2\+C1 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_ac7300abe7f48e4350741286c3ea37fe7}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_ac7300abe7f48e4350741286c3ea37fe7}
\mbox{[}0\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_ae4bff9c251f297d6672f5672fca77042}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_ae4bff9c251f297d6672f5672fca77042}
\mbox{[}5\+:3\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a2241a92f92bbb9c0028ef613f179b706}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a2241a92f92bbb9c0028ef613f179b706}
\mbox{[}9\+:8\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a72351643fe3baf598997fd9db6930ca8}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a72351643fe3baf598997fd9db6930ca8}
\mbox{[}17\+:14\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_af136e5230128c1f335233af1dbcf6014}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_af136e5230128c1f335233af1dbcf6014}
\mbox{[}31\+:21\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!U\+A\+R\+T0b@{U\+A\+R\+T0b}}
\index{U\+A\+R\+T0b@{U\+A\+R\+T0b}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0b}{UART0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+U\+A\+R\+T0b}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a5401d1bb7153519677f6e3c31ddbf9a8}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a5401d1bb7153519677f6e3c31ddbf9a8}
\mbox{[}10\mbox{]} U\+A\+R\+T0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!U\+A\+R\+T1b@{U\+A\+R\+T1b}}
\index{U\+A\+R\+T1b@{U\+A\+R\+T1b}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1b}{UART1b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+U\+A\+R\+T1b}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a0245d19f9362a7a63794b5010274f399}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a0245d19f9362a7a63794b5010274f399}
\mbox{[}11\mbox{]} U\+A\+R\+T1 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!U\+A\+R\+T2b@{U\+A\+R\+T2b}}
\index{U\+A\+R\+T2b@{U\+A\+R\+T2b}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T2b}{UART2b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+U\+A\+R\+T2b}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a401fac2aaad9433ff6865fa2072c1121}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a401fac2aaad9433ff6865fa2072c1121}
\mbox{[}12\mbox{]} U\+A\+R\+T2 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!U\+A\+R\+T3b@{U\+A\+R\+T3b}}
\index{U\+A\+R\+T3b@{U\+A\+R\+T3b}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T3b}{UART3b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+U\+A\+R\+T3b}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a5b6ccdcb37fe59cada74f8c8d3cc67fe}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a5b6ccdcb37fe59cada74f8c8d3cc67fe}
\mbox{[}13\mbox{]} U\+A\+R\+T3 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!U\+S\+B\+O\+TG@{U\+S\+B\+O\+TG}}
\index{U\+S\+B\+O\+TG@{U\+S\+B\+O\+TG}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+O\+TG}{USBOTG}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+U\+S\+B\+O\+TG}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_aa4a40625f18eaf76d061fa1fe80b8b13}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_aa4a40625f18eaf76d061fa1fe80b8b13}
\mbox{[}18\mbox{]} U\+SB Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}!V\+R\+E\+Fb@{V\+R\+E\+Fb}}
\index{V\+R\+E\+Fb@{V\+R\+E\+Fb}!\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{V\+R\+E\+Fb}{VREFb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc4\+::\+\_\+hw\+\_\+sim\+\_\+scgc4\+\_\+bitfields\+::\+V\+R\+E\+Fb}\hypertarget{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a81be937a4d9faf0af1f299eaf5d6f5c1}{}\label{struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_a81be937a4d9faf0af1f299eaf5d6f5c1}
\mbox{[}20\mbox{]} V\+R\+EF Clock Gate Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
