# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:35 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins[44] ins[45] ins[46] ins[47] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] \
 outs[10] outs[11] outs_valid index index_valid

.latch       n152 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n157 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n162 control.tehb.dataReg  0
.latch       n167 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n89
01 1
.names control.tehb.control.fullReg new_n89 ins_ready[1]
01 1
.names ins_valid[0] new_n89 new_n91
00 1
.names ins_valid[2] new_n91 new_n92
11 1
.names control.tehb.control.fullReg new_n92 ins_ready[2]
01 1
.names new_n91 new_n92 new_n94
00 1
.names new_n92 new_n94 new_n95
00 1
.names ins_valid[3] new_n95 new_n96
11 1
.names control.tehb.control.fullReg new_n96 ins_ready[3]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n98
11 1
.names new_n89 new_n96 new_n99
00 1
.names control.tehb.control.fullReg new_n99 new_n100
00 1
.names new_n98 new_n100 index
00 0
.names ins[0] index new_n102
10 1
.names ins[12] index new_n103
11 1
.names new_n102 new_n103 outs[0]
00 0
.names ins[1] index new_n105
10 1
.names ins[13] index new_n106
11 1
.names new_n105 new_n106 outs[1]
00 0
.names ins[2] index new_n108
10 1
.names ins[14] index new_n109
11 1
.names new_n108 new_n109 outs[2]
00 0
.names ins[3] index new_n111
10 1
.names ins[15] index new_n112
11 1
.names new_n111 new_n112 outs[3]
00 0
.names ins[4] index new_n114
10 1
.names ins[16] index new_n115
11 1
.names new_n114 new_n115 outs[4]
00 0
.names ins[5] index new_n117
10 1
.names ins[17] index new_n118
11 1
.names new_n117 new_n118 outs[5]
00 0
.names ins[6] index new_n120
10 1
.names ins[18] index new_n121
11 1
.names new_n120 new_n121 outs[6]
00 0
.names ins[7] index new_n123
10 1
.names ins[19] index new_n124
11 1
.names new_n123 new_n124 outs[7]
00 0
.names ins[20] index new_n126
11 1
.names ins[8] index new_n127
10 1
.names new_n126 new_n127 outs[8]
00 0
.names ins[21] index new_n129
11 1
.names ins[9] index new_n130
10 1
.names new_n129 new_n130 outs[9]
00 0
.names ins[22] index new_n132
11 1
.names ins[10] index new_n133
10 1
.names new_n132 new_n133 outs[10]
00 0
.names ins[23] index new_n135
11 1
.names ins[11] index new_n136
10 1
.names new_n135 new_n136 outs[11]
00 0
.names new_n95 new_n96 new_n138
00 1
.names new_n96 new_n138 new_n139
00 1
.names control.tehb.control.fullReg new_n139 new_n140
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n140 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n140 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n143
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n144
01 1
.names new_n143 new_n144 new_n145
00 1
.names rst new_n145 new_n146
00 1
.names new_n140 new_n146 n167
01 1
.names new_n143 n167 n152
01 0
.names new_n144 n167 n157
01 0
.names control.tehb.control.fullReg new_n145 new_n150
00 1
.names new_n139 new_n150 new_n151
01 1
.names control.tehb.dataReg new_n151 new_n152_1
10 1
.names new_n99 new_n151 new_n153
01 1
.names new_n152_1 new_n153 new_n154
00 1
.names rst new_n154 n162
00 1
.end
