

================================================================
== Vitis HLS Report for 'read_V_2cols_double_6_1_6_s'
================================================================
* Date:           Tue Apr  4 19:45:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.058 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_321_1  |        6|        6|         2|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      63|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        9|      99|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln321_fu_153_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln327_fu_185_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln328_fu_196_p2        |         +|   0|  0|  13|           6|           6|
    |sub_ln327_fu_179_p2        |         -|   0|  0|  13|           6|           6|
    |ap_condition_110           |       and|   0|  0|   2|           1|           1|
    |icmp_ln321_fu_147_p2       |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  63|          27|          26|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_6     |   9|          2|    3|          6|
    |k_fu_54                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_6_reg_224              |  3|   0|    3|          0|
    |k_fu_54                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  read_V_2cols<double, 6, 1, 6>|  return value|
|matV_address0  |  out|    6|   ap_memory|                           matV|         array|
|matV_ce0       |  out|    1|   ap_memory|                           matV|         array|
|matV_q0        |   in|   64|   ap_memory|                           matV|         array|
|matV_address1  |  out|    6|   ap_memory|                           matV|         array|
|matV_ce1       |  out|    1|   ap_memory|                           matV|         array|
|matV_q1        |   in|   64|   ap_memory|                           matV|         array|
|V_i_address1   |  out|    3|   ap_memory|                            V_i|         array|
|V_i_ce1        |  out|    1|   ap_memory|                            V_i|         array|
|V_i_we1        |  out|    1|   ap_memory|                            V_i|         array|
|V_i_d1         |  out|   64|   ap_memory|                            V_i|         array|
|V_j_address1   |  out|    3|   ap_memory|                            V_j|         array|
|V_j_ce1        |  out|    1|   ap_memory|                            V_j|         array|
|V_j_we1        |  out|    1|   ap_memory|                            V_j|         array|
|V_j_d1         |  out|   64|   ap_memory|                            V_j|         array|
|col_i          |   in|    3|     ap_none|                          col_i|        scalar|
|col_j          |   in|    3|     ap_none|                          col_j|        scalar|
+---------------+-----+-----+------------+-------------------------------+--------------+

