\hypertarget{_m_k64_f12_8h_source}{}\doxysection{MK64\+F12.\+h}
\label{_m_k64_f12_8h_source}\index{SDK/CMSIS/MK64F12.h@{SDK/CMSIS/MK64F12.h}}
\mbox{\hyperlink{_m_k64_f12_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/*}}
\DoxyCodeLine{2 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{3 \textcolor{comment}{**     Processors:          MK64FN1M0CAJ12}}
\DoxyCodeLine{4 \textcolor{comment}{**                          MK64FN1M0VDC12}}
\DoxyCodeLine{5 \textcolor{comment}{**                          MK64FN1M0VLL12}}
\DoxyCodeLine{6 \textcolor{comment}{**                          MK64FN1M0VLQ12}}
\DoxyCodeLine{7 \textcolor{comment}{**                          MK64FN1M0VMD12}}
\DoxyCodeLine{8 \textcolor{comment}{**                          MK64FX512VDC12}}
\DoxyCodeLine{9 \textcolor{comment}{**                          MK64FX512VLL12}}
\DoxyCodeLine{10 \textcolor{comment}{**                          MK64FX512VLQ12}}
\DoxyCodeLine{11 \textcolor{comment}{**                          MK64FX512VMD12}}
\DoxyCodeLine{12 \textcolor{comment}{**}}
\DoxyCodeLine{13 \textcolor{comment}{**     Compilers:           Keil ARM C/C++ Compiler}}
\DoxyCodeLine{14 \textcolor{comment}{**                          Freescale C/C++ for Embedded ARM}}
\DoxyCodeLine{15 \textcolor{comment}{**                          GNU C Compiler}}
\DoxyCodeLine{16 \textcolor{comment}{**                          IAR ANSI C/C++ Compiler for ARM}}
\DoxyCodeLine{17 \textcolor{comment}{**                          MCUXpresso Compiler}}
\DoxyCodeLine{18 \textcolor{comment}{**}}
\DoxyCodeLine{19 \textcolor{comment}{**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014}}
\DoxyCodeLine{20 \textcolor{comment}{**     Version:             rev. 2.9, 2016-\/03-\/21}}
\DoxyCodeLine{21 \textcolor{comment}{**     Build:               b171205}}
\DoxyCodeLine{22 \textcolor{comment}{**}}
\DoxyCodeLine{23 \textcolor{comment}{**     Abstract:}}
\DoxyCodeLine{24 \textcolor{comment}{**         CMSIS Peripheral Access Layer for MK64F12}}
\DoxyCodeLine{25 \textcolor{comment}{**}}
\DoxyCodeLine{26 \textcolor{comment}{**     The Clear BSD License}}
\DoxyCodeLine{27 \textcolor{comment}{**     Copyright 1997-\/2016 Freescale Semiconductor, Inc.}}
\DoxyCodeLine{28 \textcolor{comment}{**     Copyright 2016-\/2017 NXP}}
\DoxyCodeLine{29 \textcolor{comment}{**     All rights reserved.}}
\DoxyCodeLine{30 \textcolor{comment}{**}}
\DoxyCodeLine{31 \textcolor{comment}{**     Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{32 \textcolor{comment}{**     modification, are permitted (subject to the limitations in the}}
\DoxyCodeLine{33 \textcolor{comment}{**     disclaimer below) provided that the following conditions are met:}}
\DoxyCodeLine{34 \textcolor{comment}{**}}
\DoxyCodeLine{35 \textcolor{comment}{**     * Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{36 \textcolor{comment}{**       notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{37 \textcolor{comment}{**}}
\DoxyCodeLine{38 \textcolor{comment}{**     * Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{39 \textcolor{comment}{**       notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{40 \textcolor{comment}{**       documentation and/or other materials provided with the distribution.}}
\DoxyCodeLine{41 \textcolor{comment}{**}}
\DoxyCodeLine{42 \textcolor{comment}{**     * Neither the name of the copyright holder nor the names of its}}
\DoxyCodeLine{43 \textcolor{comment}{**       contributors may be used to endorse or promote products derived from}}
\DoxyCodeLine{44 \textcolor{comment}{**       this software without specific prior written permission.}}
\DoxyCodeLine{45 \textcolor{comment}{**}}
\DoxyCodeLine{46 \textcolor{comment}{**     NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE}}
\DoxyCodeLine{47 \textcolor{comment}{**     GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT}}
\DoxyCodeLine{48 \textcolor{comment}{**     HOLDERS AND CONTRIBUTORS "{}AS IS"{} AND ANY EXPRESS OR IMPLIED}}
\DoxyCodeLine{49 \textcolor{comment}{**     WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF}}
\DoxyCodeLine{50 \textcolor{comment}{**     MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE}}
\DoxyCodeLine{51 \textcolor{comment}{**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE}}
\DoxyCodeLine{52 \textcolor{comment}{**     LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR}}
\DoxyCodeLine{53 \textcolor{comment}{**     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF}}
\DoxyCodeLine{54 \textcolor{comment}{**     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR}}
\DoxyCodeLine{55 \textcolor{comment}{**     BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,}}
\DoxyCodeLine{56 \textcolor{comment}{**     WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE}}
\DoxyCodeLine{57 \textcolor{comment}{**     OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN}}
\DoxyCodeLine{58 \textcolor{comment}{**     IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{59 \textcolor{comment}{**}}
\DoxyCodeLine{60 \textcolor{comment}{**     http:                 www.nxp.com}}
\DoxyCodeLine{61 \textcolor{comment}{**     mail:                 support@nxp.com}}
\DoxyCodeLine{62 \textcolor{comment}{**}}
\DoxyCodeLine{63 \textcolor{comment}{**     Revisions:}}
\DoxyCodeLine{64 \textcolor{comment}{**     -\/ rev. 1.0 (2013-\/08-\/12)}}
\DoxyCodeLine{65 \textcolor{comment}{**         Initial version.}}
\DoxyCodeLine{66 \textcolor{comment}{**     -\/ rev. 2.0 (2013-\/10-\/29)}}
\DoxyCodeLine{67 \textcolor{comment}{**         Register accessor macros added to the memory map.}}
\DoxyCodeLine{68 \textcolor{comment}{**         Symbols for Processor Expert memory map compatibility added to the memory map.}}
\DoxyCodeLine{69 \textcolor{comment}{**         Startup file for gcc has been updated according to CMSIS 3.2.}}
\DoxyCodeLine{70 \textcolor{comment}{**         System initialization updated.}}
\DoxyCodeLine{71 \textcolor{comment}{**         MCG -\/ registers updated.}}
\DoxyCodeLine{72 \textcolor{comment}{**         PORTA, PORTB, PORTC, PORTE -\/ registers for digital filter removed.}}
\DoxyCodeLine{73 \textcolor{comment}{**     -\/ rev. 2.1 (2013-\/10-\/30)}}
\DoxyCodeLine{74 \textcolor{comment}{**         Definition of BITBAND macros updated to support peripherals with 32-\/bit acces disabled.}}
\DoxyCodeLine{75 \textcolor{comment}{**     -\/ rev. 2.2 (2013-\/12-\/09)}}
\DoxyCodeLine{76 \textcolor{comment}{**         DMA -\/ EARS register removed.}}
\DoxyCodeLine{77 \textcolor{comment}{**         AIPS0, AIPS1 -\/ MPRA register updated.}}
\DoxyCodeLine{78 \textcolor{comment}{**     -\/ rev. 2.3 (2014-\/01-\/24)}}
\DoxyCodeLine{79 \textcolor{comment}{**         Update according to reference manual rev. 2}}
\DoxyCodeLine{80 \textcolor{comment}{**         ENET, MCG, MCM, SIM, USB -\/ registers updated}}
\DoxyCodeLine{81 \textcolor{comment}{**     -\/ rev. 2.4 (2014-\/02-\/10)}}
\DoxyCodeLine{82 \textcolor{comment}{**         The declaration of clock configurations has been moved to separate header file system\_MK64F12.h}}
\DoxyCodeLine{83 \textcolor{comment}{**         Update of SystemInit() and SystemCoreClockUpdate() functions.}}
\DoxyCodeLine{84 \textcolor{comment}{**     -\/ rev. 2.5 (2014-\/02-\/10)}}
\DoxyCodeLine{85 \textcolor{comment}{**         The declaration of clock configurations has been moved to separate header file system\_MK64F12.h}}
\DoxyCodeLine{86 \textcolor{comment}{**         Update of SystemInit() and SystemCoreClockUpdate() functions.}}
\DoxyCodeLine{87 \textcolor{comment}{**         Module access macro module\_BASES replaced by module\_BASE\_PTRS.}}
\DoxyCodeLine{88 \textcolor{comment}{**     -\/ rev. 2.6 (2014-\/08-\/28)}}
\DoxyCodeLine{89 \textcolor{comment}{**         Update of system files -\/ default clock configuration changed.}}
\DoxyCodeLine{90 \textcolor{comment}{**         Update of startup files -\/ possibility to override DefaultISR added.}}
\DoxyCodeLine{91 \textcolor{comment}{**     -\/ rev. 2.7 (2014-\/10-\/14)}}
\DoxyCodeLine{92 \textcolor{comment}{**         Interrupt INT\_LPTimer renamed to INT\_LPTMR0, interrupt INT\_Watchdog renamed to INT\_WDOG\_EWM.}}
\DoxyCodeLine{93 \textcolor{comment}{**     -\/ rev. 2.8 (2015-\/02-\/19)}}
\DoxyCodeLine{94 \textcolor{comment}{**         Renamed interrupt vector LLW to LLWU.}}
\DoxyCodeLine{95 \textcolor{comment}{**     -\/ rev. 2.9 (2016-\/03-\/21)}}
\DoxyCodeLine{96 \textcolor{comment}{**         Added MK64FN1M0CAJ12 part.}}
\DoxyCodeLine{97 \textcolor{comment}{**         GPIO -\/ renamed port instances: PTx -\/> GPIOx.}}
\DoxyCodeLine{98 \textcolor{comment}{**}}
\DoxyCodeLine{99 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{100 \textcolor{comment}{*/}}
\DoxyCodeLine{101 }
\DoxyCodeLine{111 \textcolor{preprocessor}{\#ifndef \_MK64F12\_H\_}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define \_MK64F12\_H\_                              }}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define MCU\_MEM\_MAP\_VERSION 0x0200U}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define MCU\_MEM\_MAP\_VERSION\_MINOR 0x0009U}}
\DoxyCodeLine{119 }
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define BITBAND\_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32\_t)\&(Reg) -\/ (uint32\_t)0x40000000u)) + (4u*((uint32\_t)(Bit))))}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define BITBAND\_REG32(Reg,Bit) (*((uint32\_t volatile*)(BITBAND\_REGADDR((Reg),(Bit)))))}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define BITBAND\_REG(Reg,Bit) (BITBAND\_REG32((Reg),(Bit)))}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define BITBAND\_REG16(Reg,Bit) (*((uint16\_t volatile*)(BITBAND\_REGADDR((Reg),(Bit)))))}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define BITBAND\_REG8(Reg,Bit) (*((uint8\_t volatile*)(BITBAND\_REGADDR((Reg),(Bit)))))}}
\DoxyCodeLine{157 }
\DoxyCodeLine{158 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{159 \textcolor{comment}{   -\/-\/ Interrupt vector numbers}}
\DoxyCodeLine{160 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{161 }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define NUMBER\_OF\_INT\_VECTORS 102                }}
\DoxyCodeLine{170 \textcolor{keyword}{typedef} \textcolor{keyword}{enum} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} \{}
\DoxyCodeLine{171   \textcolor{comment}{/* Auxiliary constants */}}
\DoxyCodeLine{172   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{NotAvail\_IRQn}}                = -\/128,             }
\DoxyCodeLine{174   \textcolor{comment}{/* Core interrupts */}}
\DoxyCodeLine{175   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}          = -\/14,              }
\DoxyCodeLine{176   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}               = -\/13,              }
\DoxyCodeLine{177   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}        = -\/12,              }
\DoxyCodeLine{178   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}                = -\/11,              }
\DoxyCodeLine{179   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}              = -\/10,              }
\DoxyCodeLine{180   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                  = -\/5,               }
\DoxyCodeLine{181   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}            = -\/4,               }
\DoxyCodeLine{182   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                  = -\/2,               }
\DoxyCodeLine{183   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                 = -\/1,               }
\DoxyCodeLine{185   \textcolor{comment}{/* Device specific interrupts */}}
\DoxyCodeLine{186   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{DMA0\_IRQn}}                    = 0,                }
\DoxyCodeLine{187   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{DMA1\_IRQn}}                    = 1,                }
\DoxyCodeLine{188   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{DMA2\_IRQn}}                    = 2,                }
\DoxyCodeLine{189   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{DMA3\_IRQn}}                    = 3,                }
\DoxyCodeLine{190   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503}{DMA4\_IRQn}}                    = 4,                }
\DoxyCodeLine{191   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f}{DMA5\_IRQn}}                    = 5,                }
\DoxyCodeLine{192   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8}{DMA6\_IRQn}}                    = 6,                }
\DoxyCodeLine{193   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75}{DMA7\_IRQn}}                    = 7,                }
\DoxyCodeLine{194   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6}{DMA8\_IRQn}}                    = 8,                }
\DoxyCodeLine{195   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b}{DMA9\_IRQn}}                    = 9,                }
\DoxyCodeLine{196   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8}{DMA10\_IRQn}}                   = 10,               }
\DoxyCodeLine{197   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb}{DMA11\_IRQn}}                   = 11,               }
\DoxyCodeLine{198   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209}{DMA12\_IRQn}}                   = 12,               }
\DoxyCodeLine{199   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c}{DMA13\_IRQn}}                   = 13,               }
\DoxyCodeLine{200   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc}{DMA14\_IRQn}}                   = 14,               }
\DoxyCodeLine{201   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b}{DMA15\_IRQn}}                   = 15,               }
\DoxyCodeLine{202   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08}{DMA\_Error\_IRQn}}               = 16,               }
\DoxyCodeLine{203   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b}{MCM\_IRQn}}                     = 17,               }
\DoxyCodeLine{204   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2}{FTFE\_IRQn}}                    = 18,               }
\DoxyCodeLine{205   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74}{Read\_Collision\_IRQn}}          = 19,               }
\DoxyCodeLine{206   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477}{LVD\_LVW\_IRQn}}                 = 20,               }
\DoxyCodeLine{207   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa}{LLWU\_IRQn}}                    = 21,               }
\DoxyCodeLine{208   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3}{WDOG\_EWM\_IRQn}}                = 22,               }
\DoxyCodeLine{209   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}                     = 23,               }
\DoxyCodeLine{210   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{I2C0\_IRQn}}                    = 24,               }
\DoxyCodeLine{211   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2C1\_IRQn}}                    = 25,               }
\DoxyCodeLine{212   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{SPI0\_IRQn}}                    = 26,               }
\DoxyCodeLine{213   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                    = 27,               }
\DoxyCodeLine{214   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae}{I2S0\_Tx\_IRQn}}                 = 28,               }
\DoxyCodeLine{215   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942}{I2S0\_Rx\_IRQn}}                 = 29,               }
\DoxyCodeLine{216   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8}{UART0\_LON\_IRQn}}               = 30,               }
\DoxyCodeLine{217   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d}{UART0\_RX\_TX\_IRQn}}             = 31,               }
\DoxyCodeLine{218   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df}{UART0\_ERR\_IRQn}}               = 32,               }
\DoxyCodeLine{219   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c}{UART1\_RX\_TX\_IRQn}}             = 33,               }
\DoxyCodeLine{220   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33}{UART1\_ERR\_IRQn}}               = 34,               }
\DoxyCodeLine{221   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f}{UART2\_RX\_TX\_IRQn}}             = 35,               }
\DoxyCodeLine{222   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b}{UART2\_ERR\_IRQn}}               = 36,               }
\DoxyCodeLine{223   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864}{UART3\_RX\_TX\_IRQn}}             = 37,               }
\DoxyCodeLine{224   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c}{UART3\_ERR\_IRQn}}               = 38,               }
\DoxyCodeLine{225   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{ADC0\_IRQn}}                    = 39,               }
\DoxyCodeLine{226   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217}{CMP0\_IRQn}}                    = 40,               }
\DoxyCodeLine{227   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a}{CMP1\_IRQn}}                    = 41,               }
\DoxyCodeLine{228   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe}{FTM0\_IRQn}}                    = 42,               }
\DoxyCodeLine{229   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624}{FTM1\_IRQn}}                    = 43,               }
\DoxyCodeLine{230   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072}{FTM2\_IRQn}}                    = 44,               }
\DoxyCodeLine{231   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57}{CMT\_IRQn}}                     = 45,               }
\DoxyCodeLine{232   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\_IRQn}}                     = 46,               }
\DoxyCodeLine{233   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae}{RTC\_Seconds\_IRQn}}             = 47,               }
\DoxyCodeLine{234   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3}{PIT0\_IRQn}}                    = 48,               }
\DoxyCodeLine{235   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429}{PIT1\_IRQn}}                    = 49,               }
\DoxyCodeLine{236   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf}{PIT2\_IRQn}}                    = 50,               }
\DoxyCodeLine{237   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311}{PIT3\_IRQn}}                    = 51,               }
\DoxyCodeLine{238   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70}{PDB0\_IRQn}}                    = 52,               }
\DoxyCodeLine{239   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{USB0\_IRQn}}                    = 53,               }
\DoxyCodeLine{240   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7}{USBDCD\_IRQn}}                  = 54,               }
\DoxyCodeLine{241   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4}{Reserved71\_IRQn}}              = 55,               }
\DoxyCodeLine{242   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927}{DAC0\_IRQn}}                    = 56,               }
\DoxyCodeLine{243   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d}{MCG\_IRQn}}                     = 57,               }
\DoxyCodeLine{244   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e}{LPTMR0\_IRQn}}                  = 58,               }
\DoxyCodeLine{245   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{PORTA\_IRQn}}                   = 59,               }
\DoxyCodeLine{246   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3}{PORTB\_IRQn}}                   = 60,               }
\DoxyCodeLine{247   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8}{PORTC\_IRQn}}                   = 61,               }
\DoxyCodeLine{248   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487}{PORTD\_IRQn}}                   = 62,               }
\DoxyCodeLine{249   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98}{PORTE\_IRQn}}                   = 63,               }
\DoxyCodeLine{250   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4}{SWI\_IRQn}}                     = 64,               }
\DoxyCodeLine{251   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                    = 65,               }
\DoxyCodeLine{252   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75}{UART4\_RX\_TX\_IRQn}}             = 66,               }
\DoxyCodeLine{253   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b}{UART4\_ERR\_IRQn}}               = 67,               }
\DoxyCodeLine{254   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120}{UART5\_RX\_TX\_IRQn}}             = 68,               }
\DoxyCodeLine{255   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8}{UART5\_ERR\_IRQn}}               = 69,               }
\DoxyCodeLine{256   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c}{CMP2\_IRQn}}                    = 70,               }
\DoxyCodeLine{257   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8}{FTM3\_IRQn}}                    = 71,               }
\DoxyCodeLine{258   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e}{DAC1\_IRQn}}                    = 72,               }
\DoxyCodeLine{259   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb}{ADC1\_IRQn}}                    = 73,               }
\DoxyCodeLine{260   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d}{I2C2\_IRQn}}                    = 74,               }
\DoxyCodeLine{261   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c}{CAN0\_ORed\_Message\_buffer\_IRQn}} = 75,              }
\DoxyCodeLine{262   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248}{CAN0\_Bus\_Off\_IRQn}}            = 76,               }
\DoxyCodeLine{263   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37}{CAN0\_Error\_IRQn}}              = 77,               }
\DoxyCodeLine{264   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba}{CAN0\_Tx\_Warning\_IRQn}}         = 78,               }
\DoxyCodeLine{265   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b}{CAN0\_Rx\_Warning\_IRQn}}         = 79,               }
\DoxyCodeLine{266   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9}{CAN0\_Wake\_Up\_IRQn}}            = 80,               }
\DoxyCodeLine{267   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95}{SDHC\_IRQn}}                    = 81,               }
\DoxyCodeLine{268   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c}{ENET\_1588\_Timer\_IRQn}}         = 82,               }
\DoxyCodeLine{269   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274}{ENET\_Transmit\_IRQn}}           = 83,               }
\DoxyCodeLine{270   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021}{ENET\_Receive\_IRQn}}            = 84,               }
\DoxyCodeLine{271   \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e}{ENET\_Error\_IRQn}}              = 85                }
\DoxyCodeLine{272 \} \mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}};}
\DoxyCodeLine{273  \textcolor{comment}{/* end of group Interrupt\_vector\_numbers */}}
\DoxyCodeLine{277 }
\DoxyCodeLine{278 }
\DoxyCodeLine{279 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{280 \textcolor{comment}{   -\/-\/ Cortex M4 Core Configuration}}
\DoxyCodeLine{281 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{282 }
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT                  0         }}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS               4         }}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig         0         }}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT                  1         }}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}                  \textcolor{comment}{/* Core Peripheral Access Layer */}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system___m_k64_f12_8h}{system\_MK64F12.h}}"{}}            \textcolor{comment}{/* Device specific configuration file */}}
\DoxyCodeLine{295  \textcolor{comment}{/* end of group Cortex\_Core\_Configuration */}}
\DoxyCodeLine{299 }
\DoxyCodeLine{300 }
\DoxyCodeLine{301 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{302 \textcolor{comment}{   -\/-\/ Mapping Information}}
\DoxyCodeLine{303 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{304 }
\DoxyCodeLine{316 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{317 \textcolor{comment}{ * Definitions}}
\DoxyCodeLine{318 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{319 }
\DoxyCodeLine{327 \textcolor{keyword}{typedef} \textcolor{keyword}{enum} \mbox{\hyperlink{group__edma__request_gafd16b7227cfdebb996c941d293ddd600}{\_dma\_request\_source}}}
\DoxyCodeLine{328 \{}
\DoxyCodeLine{329     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928}{kDmaRequestMux0Disable}}          = 0|0x100U,    }
\DoxyCodeLine{330     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a}{kDmaRequestMux0Reserved1}}        = 1|0x100U,    }
\DoxyCodeLine{331     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ae12cb8e7c6f1ec42dff54837478c5745}{kDmaRequestMux0UART0Rx}}          = 2|0x100U,    }
\DoxyCodeLine{332     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600af4effe58ce7b318da63b03f48eb2db01}{kDmaRequestMux0UART0Tx}}          = 3|0x100U,    }
\DoxyCodeLine{333     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a693902c6070f2a2563efce11cf0ebe2c}{kDmaRequestMux0UART1Rx}}          = 4|0x100U,    }
\DoxyCodeLine{334     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a4df502e8d2b2fd8e2758f0446a6672be}{kDmaRequestMux0UART1Tx}}          = 5|0x100U,    }
\DoxyCodeLine{335     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600abdb66898880cb33791cb9fe05a21cd7e}{kDmaRequestMux0UART2Rx}}          = 6|0x100U,    }
\DoxyCodeLine{336     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a099e0ce02e437caea2491898886f0905}{kDmaRequestMux0UART2Tx}}          = 7|0x100U,    }
\DoxyCodeLine{337     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a5a7484eb06d46da5d93aea6a832b613a}{kDmaRequestMux0UART3Rx}}          = 8|0x100U,    }
\DoxyCodeLine{338     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a1406a7c15a97b9687ae5b083bc8e4802}{kDmaRequestMux0UART3Tx}}          = 9|0x100U,    }
\DoxyCodeLine{339     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a57bc5b64b222baf0f896ae78d659683d}{kDmaRequestMux0UART4}}            = 10|0x100U,   }
\DoxyCodeLine{340     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a51bf3aaa8f7ca497c92afb21ca5c668c}{kDmaRequestMux0UART5}}            = 11|0x100U,   }
\DoxyCodeLine{341     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a9a39af91e43d5245a6826165c901a26b}{kDmaRequestMux0I2S0Rx}}           = 12|0x100U,   }
\DoxyCodeLine{342     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a340ec9f93829b46dda85d027b513981a}{kDmaRequestMux0I2S0Tx}}           = 13|0x100U,   }
\DoxyCodeLine{343     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437}{kDmaRequestMux0SPI0Rx}}           = 14|0x100U,   }
\DoxyCodeLine{344     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b}{kDmaRequestMux0SPI0Tx}}           = 15|0x100U,   }
\DoxyCodeLine{345     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a5722da20496fdc260bec65f0071d0937}{kDmaRequestMux0SPI1}}             = 16|0x100U,   }
\DoxyCodeLine{346     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a2639fad58b4bfd3a6a5b54ecc7b7e243}{kDmaRequestMux0SPI2}}             = 17|0x100U,   }
\DoxyCodeLine{347     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8}{kDmaRequestMux0I2C0}}             = 18|0x100U,   }
\DoxyCodeLine{348     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600aa76071c07dc8884d52acf4566498e487}{kDmaRequestMux0I2C1I2C2}}         = 19|0x100U,   }
\DoxyCodeLine{349     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289}{kDmaRequestMux0I2C1}}             = 19|0x100U,   }
\DoxyCodeLine{350     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a45f364cfa7ebad76d78cff85ac5340c8}{kDmaRequestMux0I2C2}}             = 19|0x100U,   }
\DoxyCodeLine{351     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ae25847fd02340b9d49dd75772a386deb}{kDmaRequestMux0FTM0Channel0}}     = 20|0x100U,   }
\DoxyCodeLine{352     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a43f4c8d873f81973f63607f96849509c}{kDmaRequestMux0FTM0Channel1}}     = 21|0x100U,   }
\DoxyCodeLine{353     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600af23f20f142fe7e8b18c5ac48a2c7cedf}{kDmaRequestMux0FTM0Channel2}}     = 22|0x100U,   }
\DoxyCodeLine{354     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ad24a551120015a3b371e3e220195854c}{kDmaRequestMux0FTM0Channel3}}     = 23|0x100U,   }
\DoxyCodeLine{355     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a91c05e0d6e60a97aeef05d3f52dd5632}{kDmaRequestMux0FTM0Channel4}}     = 24|0x100U,   }
\DoxyCodeLine{356     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a4566bb3d75b76cf8f79af3d992dc8c34}{kDmaRequestMux0FTM0Channel5}}     = 25|0x100U,   }
\DoxyCodeLine{357     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a591429707e95ff6d5e6f7475f1a0571f}{kDmaRequestMux0FTM0Channel6}}     = 26|0x100U,   }
\DoxyCodeLine{358     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a0903714722a6d7795c345cf31e94daae}{kDmaRequestMux0FTM0Channel7}}     = 27|0x100U,   }
\DoxyCodeLine{359     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a018ef50313908851b9a894b56d1d1603}{kDmaRequestMux0FTM1Channel0}}     = 28|0x100U,   }
\DoxyCodeLine{360     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a83824bef9b587fd6151d9d47267b8b06}{kDmaRequestMux0FTM1Channel1}}     = 29|0x100U,   }
\DoxyCodeLine{361     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a45c3cda814787b13ee82091626114017}{kDmaRequestMux0FTM2Channel0}}     = 30|0x100U,   }
\DoxyCodeLine{362     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a30a837b0c36db096996565d81f5cc554}{kDmaRequestMux0FTM2Channel1}}     = 31|0x100U,   }
\DoxyCodeLine{363     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a7dd71f7ba5ed37e671433c367a229d70}{kDmaRequestMux0FTM3Channel0}}     = 32|0x100U,   }
\DoxyCodeLine{364     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a140e6e55adc18ab81946a2a32ac149cf}{kDmaRequestMux0FTM3Channel1}}     = 33|0x100U,   }
\DoxyCodeLine{365     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a9fab39b7b0d971128380420378663a49}{kDmaRequestMux0FTM3Channel2}}     = 34|0x100U,   }
\DoxyCodeLine{366     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600acfaa94f8eeb5e21f2dcfd8d3c5c7e1b8}{kDmaRequestMux0FTM3Channel3}}     = 35|0x100U,   }
\DoxyCodeLine{367     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600aab4dc53084855c7f0c4f1895e37d60e2}{kDmaRequestMux0FTM3Channel4}}     = 36|0x100U,   }
\DoxyCodeLine{368     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600aab4de321ffd25071c6b0848e6ba3758d}{kDmaRequestMux0FTM3Channel5}}     = 37|0x100U,   }
\DoxyCodeLine{369     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ae2b2eb025a367c10cee8dd25da9a1a7b}{kDmaRequestMux0FTM3Channel6}}     = 38|0x100U,   }
\DoxyCodeLine{370     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a2b06774cc489e0a09a75827263817db8}{kDmaRequestMux0FTM3Channel7}}     = 39|0x100U,   }
\DoxyCodeLine{371     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc}{kDmaRequestMux0ADC0}}             = 40|0x100U,   }
\DoxyCodeLine{372     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a7901f49c487ca7b24dd5e790ec4abf3f}{kDmaRequestMux0ADC1}}             = 41|0x100U,   }
\DoxyCodeLine{373     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4}{kDmaRequestMux0CMP0}}             = 42|0x100U,   }
\DoxyCodeLine{374     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a29ec420da84853fbb7fd5b9174472f54}{kDmaRequestMux0CMP1}}             = 43|0x100U,   }
\DoxyCodeLine{375     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a8408e83e4700a6a9a1a1559e9fb20811}{kDmaRequestMux0CMP2}}             = 44|0x100U,   }
\DoxyCodeLine{376     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384}{kDmaRequestMux0DAC0}}             = 45|0x100U,   }
\DoxyCodeLine{377     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a1251e66311ad0607ee0a3e8b2d26ec4e}{kDmaRequestMux0DAC1}}             = 46|0x100U,   }
\DoxyCodeLine{378     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a}{kDmaRequestMux0CMT}}              = 47|0x100U,   }
\DoxyCodeLine{379     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600afabb290a20f7f955bee2123986f56248}{kDmaRequestMux0PDB}}              = 48|0x100U,   }
\DoxyCodeLine{380     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f}{kDmaRequestMux0PortA}}            = 49|0x100U,   }
\DoxyCodeLine{381     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c}{kDmaRequestMux0PortB}}            = 50|0x100U,   }
\DoxyCodeLine{382     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f}{kDmaRequestMux0PortC}}            = 51|0x100U,   }
\DoxyCodeLine{383     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ab5f5c3039f89912eb31521df5e5adfda}{kDmaRequestMux0PortD}}            = 52|0x100U,   }
\DoxyCodeLine{384     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a37cfb9ae499b266999b94aeaab41f40b}{kDmaRequestMux0PortE}}            = 53|0x100U,   }
\DoxyCodeLine{385     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600aa4c0b2a515805edb620dad2c1d258b6b}{kDmaRequestMux0IEEE1588Timer0}}   = 54|0x100U,   }
\DoxyCodeLine{386     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a2e2e82d15daa49be878e27857c425b72}{kDmaRequestMux0IEEE1588Timer1}}   = 55|0x100U,   }
\DoxyCodeLine{387     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ada56f09371c0bdc6b1c4970c63d36edd}{kDmaRequestMux0IEEE1588Timer2}}   = 56|0x100U,   }
\DoxyCodeLine{388     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a3e441b3a8bba0fee5514e905af081bd7}{kDmaRequestMux0IEEE1588Timer3}}   = 57|0x100U,   }
\DoxyCodeLine{389     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a9fcca8fa9bd20379f291d9f97129c6a2}{kDmaRequestMux0AlwaysOn58}}       = 58|0x100U,   }
\DoxyCodeLine{390     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600ae23bc92f3686df7c3ed576e6be5dc84a}{kDmaRequestMux0AlwaysOn59}}       = 59|0x100U,   }
\DoxyCodeLine{391     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44}{kDmaRequestMux0AlwaysOn60}}       = 60|0x100U,   }
\DoxyCodeLine{392     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513}{kDmaRequestMux0AlwaysOn61}}       = 61|0x100U,   }
\DoxyCodeLine{393     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c}{kDmaRequestMux0AlwaysOn62}}       = 62|0x100U,   }
\DoxyCodeLine{394     \mbox{\hyperlink{group__edma__request_ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb}{kDmaRequestMux0AlwaysOn63}}       = 63|0x100U,   }
\DoxyCodeLine{395 \} \mbox{\hyperlink{group__edma__request_ga65b6d3293bf6cc9fe48af7f03002a373}{dma\_request\_source\_t}};}
\DoxyCodeLine{396 }
\DoxyCodeLine{397 \textcolor{comment}{/* @\} */}}
\DoxyCodeLine{398 }
\DoxyCodeLine{399  \textcolor{comment}{/* end of group Mapping\_Information */}}
\DoxyCodeLine{403 }
\DoxyCodeLine{404 }
\DoxyCodeLine{405 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{406 \textcolor{comment}{   -\/-\/ Device Peripheral Access Layer}}
\DoxyCodeLine{407 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{408 }
\DoxyCodeLine{415 \textcolor{comment}{/*}}
\DoxyCodeLine{416 \textcolor{comment}{** Start of section using anonymous unions}}
\DoxyCodeLine{417 \textcolor{comment}{*/}}
\DoxyCodeLine{418 }
\DoxyCodeLine{419 \textcolor{preprocessor}{\#if defined(\_\_ARMCC\_VERSION)}}
\DoxyCodeLine{420 \textcolor{preprocessor}{  \#if (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{421 \textcolor{preprocessor}{    \#pragma clang diagnostic push}}
\DoxyCodeLine{422 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{423 \textcolor{preprocessor}{    \#pragma push}}
\DoxyCodeLine{424 \textcolor{preprocessor}{    \#pragma anon\_unions}}
\DoxyCodeLine{425 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#elif defined(\_\_CWCC\_\_)}}
\DoxyCodeLine{427 \textcolor{preprocessor}{  \#pragma push}}
\DoxyCodeLine{428 \textcolor{preprocessor}{  \#pragma cpp\_extensions on}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#elif defined(\_\_GNUC\_\_)}}
\DoxyCodeLine{430   \textcolor{comment}{/* anonymous unions are enabled by default */}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#elif defined(\_\_IAR\_SYSTEMS\_ICC\_\_)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{  \#pragma language=extended}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{434 \textcolor{preprocessor}{  \#error Not supported compiler type}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{436 }
\DoxyCodeLine{437 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{438 \textcolor{comment}{   -\/-\/ ADC Peripheral Access Layer}}
\DoxyCodeLine{439 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{440 }
\DoxyCodeLine{447 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{448   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SC1[2];                            }
\DoxyCodeLine{449   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}{CFG1}};                              }
\DoxyCodeLine{450   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}};                              }
\DoxyCodeLine{451   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t R[2];                              }
\DoxyCodeLine{452   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}{CV1}};                               }
\DoxyCodeLine{453   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}{CV2}};                               }
\DoxyCodeLine{454   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}{SC2}};                               }
\DoxyCodeLine{455   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}{SC3}};                               }
\DoxyCodeLine{456   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}{OFS}};                               }
\DoxyCodeLine{457   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}{PG}};                                }
\DoxyCodeLine{458   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}{MG}};                                }
\DoxyCodeLine{459   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}{CLPD}};                              }
\DoxyCodeLine{460   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}{CLPS}};                              }
\DoxyCodeLine{461   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}{CLP4}};                              }
\DoxyCodeLine{462   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}{CLP3}};                              }
\DoxyCodeLine{463   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}{CLP2}};                              }
\DoxyCodeLine{464   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}{CLP1}};                              }
\DoxyCodeLine{465   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}{CLP0}};                              }
\DoxyCodeLine{466        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{467   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}{CLMD}};                              }
\DoxyCodeLine{468   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}{CLMS}};                              }
\DoxyCodeLine{469   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}{CLM4}};                              }
\DoxyCodeLine{470   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}{CLM3}};                              }
\DoxyCodeLine{471   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}{CLM2}};                              }
\DoxyCodeLine{472   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}{CLM1}};                              }
\DoxyCodeLine{473   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}{CLM0}};                              }
\DoxyCodeLine{474 \} \mbox{\hyperlink{struct_a_d_c___type}{ADC\_Type}};}
\DoxyCodeLine{475 }
\DoxyCodeLine{476 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{477 \textcolor{comment}{   -\/-\/ ADC Register Masks}}
\DoxyCodeLine{478 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{479 }
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define ADC\_SC1\_ADCH\_MASK                        (0x1FU)}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define ADC\_SC1\_ADCH\_SHIFT                       (0U)}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define ADC\_SC1\_ADCH(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC1\_ADCH\_SHIFT)) \& ADC\_SC1\_ADCH\_MASK)}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define ADC\_SC1\_DIFF\_MASK                        (0x20U)}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define ADC\_SC1\_DIFF\_SHIFT                       (5U)}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define ADC\_SC1\_DIFF(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC1\_DIFF\_SHIFT)) \& ADC\_SC1\_DIFF\_MASK)}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define ADC\_SC1\_AIEN\_MASK                        (0x40U)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define ADC\_SC1\_AIEN\_SHIFT                       (6U)}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define ADC\_SC1\_AIEN(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC1\_AIEN\_SHIFT)) \& ADC\_SC1\_AIEN\_MASK)}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define ADC\_SC1\_COCO\_MASK                        (0x80U)}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define ADC\_SC1\_COCO\_SHIFT                       (7U)}}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define ADC\_SC1\_COCO(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC1\_COCO\_SHIFT)) \& ADC\_SC1\_COCO\_MASK)}}
\DoxyCodeLine{498 }
\DoxyCodeLine{499 \textcolor{comment}{/* The count of ADC\_SC1 */}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define ADC\_SC1\_COUNT                            (2U)}}
\DoxyCodeLine{501 }
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADICLK\_MASK                     (0x3U)}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADICLK\_SHIFT                    (0U)}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADICLK(x)                       (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG1\_ADICLK\_SHIFT)) \& ADC\_CFG1\_ADICLK\_MASK)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define ADC\_CFG1\_MODE\_MASK                       (0xCU)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define ADC\_CFG1\_MODE\_SHIFT                      (2U)}}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define ADC\_CFG1\_MODE(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG1\_MODE\_SHIFT)) \& ADC\_CFG1\_MODE\_MASK)}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLSMP\_MASK                     (0x10U)}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLSMP\_SHIFT                    (4U)}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLSMP(x)                       (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG1\_ADLSMP\_SHIFT)) \& ADC\_CFG1\_ADLSMP\_MASK)}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADIV\_MASK                       (0x60U)}}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADIV\_SHIFT                      (5U)}}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADIV(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG1\_ADIV\_SHIFT)) \& ADC\_CFG1\_ADIV\_MASK)}}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLPC\_MASK                      (0x80U)}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLPC\_SHIFT                     (7U)}}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define ADC\_CFG1\_ADLPC(x)                        (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG1\_ADLPC\_SHIFT)) \& ADC\_CFG1\_ADLPC\_MASK)}}
\DoxyCodeLine{518 }
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADLSTS\_MASK                     (0x3U)}}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADLSTS\_SHIFT                    (0U)}}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADLSTS(x)                       (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG2\_ADLSTS\_SHIFT)) \& ADC\_CFG2\_ADLSTS\_MASK)}}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADHSC\_MASK                      (0x4U)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADHSC\_SHIFT                     (2U)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADHSC(x)                        (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG2\_ADHSC\_SHIFT)) \& ADC\_CFG2\_ADHSC\_MASK)}}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADACKEN\_MASK                    (0x8U)}}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADACKEN\_SHIFT                   (3U)}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define ADC\_CFG2\_ADACKEN(x)                      (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG2\_ADACKEN\_SHIFT)) \& ADC\_CFG2\_ADACKEN\_MASK)}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define ADC\_CFG2\_MUXSEL\_MASK                     (0x10U)}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define ADC\_CFG2\_MUXSEL\_SHIFT                    (4U)}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define ADC\_CFG2\_MUXSEL(x)                       (((uint32\_t)(((uint32\_t)(x)) << ADC\_CFG2\_MUXSEL\_SHIFT)) \& ADC\_CFG2\_MUXSEL\_MASK)}}
\DoxyCodeLine{532 }
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define ADC\_R\_D\_MASK                             (0xFFFFU)}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define ADC\_R\_D\_SHIFT                            (0U)}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define ADC\_R\_D(x)                               (((uint32\_t)(((uint32\_t)(x)) << ADC\_R\_D\_SHIFT)) \& ADC\_R\_D\_MASK)}}
\DoxyCodeLine{537 }
\DoxyCodeLine{538 \textcolor{comment}{/* The count of ADC\_R */}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define ADC\_R\_COUNT                              (2U)}}
\DoxyCodeLine{540 }
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define ADC\_CV1\_CV\_MASK                          (0xFFFFU)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define ADC\_CV1\_CV\_SHIFT                         (0U)}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define ADC\_CV1\_CV(x)                            (((uint32\_t)(((uint32\_t)(x)) << ADC\_CV1\_CV\_SHIFT)) \& ADC\_CV1\_CV\_MASK)}}
\DoxyCodeLine{545 }
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define ADC\_CV2\_CV\_MASK                          (0xFFFFU)}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define ADC\_CV2\_CV\_SHIFT                         (0U)}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define ADC\_CV2\_CV(x)                            (((uint32\_t)(((uint32\_t)(x)) << ADC\_CV2\_CV\_SHIFT)) \& ADC\_CV2\_CV\_MASK)}}
\DoxyCodeLine{550 }
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define ADC\_SC2\_REFSEL\_MASK                      (0x3U)}}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define ADC\_SC2\_REFSEL\_SHIFT                     (0U)}}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define ADC\_SC2\_REFSEL(x)                        (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_REFSEL\_SHIFT)) \& ADC\_SC2\_REFSEL\_MASK)}}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define ADC\_SC2\_DMAEN\_MASK                       (0x4U)}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define ADC\_SC2\_DMAEN\_SHIFT                      (2U)}}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define ADC\_SC2\_DMAEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_DMAEN\_SHIFT)) \& ADC\_SC2\_DMAEN\_MASK)}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define ADC\_SC2\_ACREN\_MASK                       (0x8U)}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define ADC\_SC2\_ACREN\_SHIFT                      (3U)}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define ADC\_SC2\_ACREN(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_ACREN\_SHIFT)) \& ADC\_SC2\_ACREN\_MASK)}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFGT\_MASK                       (0x10U)}}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFGT\_SHIFT                      (4U)}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFGT(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_ACFGT\_SHIFT)) \& ADC\_SC2\_ACFGT\_MASK)}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFE\_MASK                        (0x20U)}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFE\_SHIFT                       (5U)}}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define ADC\_SC2\_ACFE(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_ACFE\_SHIFT)) \& ADC\_SC2\_ACFE\_MASK)}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define ADC\_SC2\_ADTRG\_MASK                       (0x40U)}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define ADC\_SC2\_ADTRG\_SHIFT                      (6U)}}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define ADC\_SC2\_ADTRG(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_ADTRG\_SHIFT)) \& ADC\_SC2\_ADTRG\_MASK)}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define ADC\_SC2\_ADACT\_MASK                       (0x80U)}}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define ADC\_SC2\_ADACT\_SHIFT                      (7U)}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define ADC\_SC2\_ADACT(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_ADACT\_SHIFT)) \& ADC\_SC2\_ADACT\_MASK)}}
\DoxyCodeLine{573 }
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGS\_MASK                        (0x3U)}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGS\_SHIFT                       (0U)}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGS(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC3\_AVGS\_SHIFT)) \& ADC\_SC3\_AVGS\_MASK)}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGE\_MASK                        (0x4U)}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGE\_SHIFT                       (2U)}}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define ADC\_SC3\_AVGE(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC3\_AVGE\_SHIFT)) \& ADC\_SC3\_AVGE\_MASK)}}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define ADC\_SC3\_ADCO\_MASK                        (0x8U)}}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define ADC\_SC3\_ADCO\_SHIFT                       (3U)}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define ADC\_SC3\_ADCO(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC3\_ADCO\_SHIFT)) \& ADC\_SC3\_ADCO\_MASK)}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define ADC\_SC3\_CALF\_MASK                        (0x40U)}}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define ADC\_SC3\_CALF\_SHIFT                       (6U)}}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define ADC\_SC3\_CALF(x)                          (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC3\_CALF\_SHIFT)) \& ADC\_SC3\_CALF\_MASK)}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define ADC\_SC3\_CAL\_MASK                         (0x80U)}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define ADC\_SC3\_CAL\_SHIFT                        (7U)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define ADC\_SC3\_CAL(x)                           (((uint32\_t)(((uint32\_t)(x)) << ADC\_SC3\_CAL\_SHIFT)) \& ADC\_SC3\_CAL\_MASK)}}
\DoxyCodeLine{590 }
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define ADC\_OFS\_OFS\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define ADC\_OFS\_OFS\_SHIFT                        (0U)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define ADC\_OFS\_OFS(x)                           (((uint32\_t)(((uint32\_t)(x)) << ADC\_OFS\_OFS\_SHIFT)) \& ADC\_OFS\_OFS\_MASK)}}
\DoxyCodeLine{595 }
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define ADC\_PG\_PG\_MASK                           (0xFFFFU)}}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define ADC\_PG\_PG\_SHIFT                          (0U)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define ADC\_PG\_PG(x)                             (((uint32\_t)(((uint32\_t)(x)) << ADC\_PG\_PG\_SHIFT)) \& ADC\_PG\_PG\_MASK)}}
\DoxyCodeLine{600 }
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define ADC\_MG\_MG\_MASK                           (0xFFFFU)}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define ADC\_MG\_MG\_SHIFT                          (0U)}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define ADC\_MG\_MG(x)                             (((uint32\_t)(((uint32\_t)(x)) << ADC\_MG\_MG\_SHIFT)) \& ADC\_MG\_MG\_MASK)}}
\DoxyCodeLine{605 }
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define ADC\_CLPD\_CLPD\_MASK                       (0x3FU)}}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define ADC\_CLPD\_CLPD\_SHIFT                      (0U)}}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define ADC\_CLPD\_CLPD(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLPD\_CLPD\_SHIFT)) \& ADC\_CLPD\_CLPD\_MASK)}}
\DoxyCodeLine{610 }
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define ADC\_CLPS\_CLPS\_MASK                       (0x3FU)}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define ADC\_CLPS\_CLPS\_SHIFT                      (0U)}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define ADC\_CLPS\_CLPS(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLPS\_CLPS\_SHIFT)) \& ADC\_CLPS\_CLPS\_MASK)}}
\DoxyCodeLine{615 }
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define ADC\_CLP4\_CLP4\_MASK                       (0x3FFU)}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define ADC\_CLP4\_CLP4\_SHIFT                      (0U)}}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define ADC\_CLP4\_CLP4(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLP4\_CLP4\_SHIFT)) \& ADC\_CLP4\_CLP4\_MASK)}}
\DoxyCodeLine{620 }
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define ADC\_CLP3\_CLP3\_MASK                       (0x1FFU)}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define ADC\_CLP3\_CLP3\_SHIFT                      (0U)}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define ADC\_CLP3\_CLP3(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLP3\_CLP3\_SHIFT)) \& ADC\_CLP3\_CLP3\_MASK)}}
\DoxyCodeLine{625 }
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define ADC\_CLP2\_CLP2\_MASK                       (0xFFU)}}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define ADC\_CLP2\_CLP2\_SHIFT                      (0U)}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define ADC\_CLP2\_CLP2(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLP2\_CLP2\_SHIFT)) \& ADC\_CLP2\_CLP2\_MASK)}}
\DoxyCodeLine{630 }
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define ADC\_CLP1\_CLP1\_MASK                       (0x7FU)}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define ADC\_CLP1\_CLP1\_SHIFT                      (0U)}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define ADC\_CLP1\_CLP1(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLP1\_CLP1\_SHIFT)) \& ADC\_CLP1\_CLP1\_MASK)}}
\DoxyCodeLine{635 }
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define ADC\_CLP0\_CLP0\_MASK                       (0x3FU)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define ADC\_CLP0\_CLP0\_SHIFT                      (0U)}}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define ADC\_CLP0\_CLP0(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLP0\_CLP0\_SHIFT)) \& ADC\_CLP0\_CLP0\_MASK)}}
\DoxyCodeLine{640 }
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define ADC\_CLMD\_CLMD\_MASK                       (0x3FU)}}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define ADC\_CLMD\_CLMD\_SHIFT                      (0U)}}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define ADC\_CLMD\_CLMD(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLMD\_CLMD\_SHIFT)) \& ADC\_CLMD\_CLMD\_MASK)}}
\DoxyCodeLine{645 }
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define ADC\_CLMS\_CLMS\_MASK                       (0x3FU)}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define ADC\_CLMS\_CLMS\_SHIFT                      (0U)}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define ADC\_CLMS\_CLMS(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLMS\_CLMS\_SHIFT)) \& ADC\_CLMS\_CLMS\_MASK)}}
\DoxyCodeLine{650 }
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define ADC\_CLM4\_CLM4\_MASK                       (0x3FFU)}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define ADC\_CLM4\_CLM4\_SHIFT                      (0U)}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define ADC\_CLM4\_CLM4(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLM4\_CLM4\_SHIFT)) \& ADC\_CLM4\_CLM4\_MASK)}}
\DoxyCodeLine{655 }
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define ADC\_CLM3\_CLM3\_MASK                       (0x1FFU)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define ADC\_CLM3\_CLM3\_SHIFT                      (0U)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define ADC\_CLM3\_CLM3(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLM3\_CLM3\_SHIFT)) \& ADC\_CLM3\_CLM3\_MASK)}}
\DoxyCodeLine{660 }
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define ADC\_CLM2\_CLM2\_MASK                       (0xFFU)}}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define ADC\_CLM2\_CLM2\_SHIFT                      (0U)}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define ADC\_CLM2\_CLM2(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLM2\_CLM2\_SHIFT)) \& ADC\_CLM2\_CLM2\_MASK)}}
\DoxyCodeLine{665 }
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define ADC\_CLM1\_CLM1\_MASK                       (0x7FU)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define ADC\_CLM1\_CLM1\_SHIFT                      (0U)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define ADC\_CLM1\_CLM1(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLM1\_CLM1\_SHIFT)) \& ADC\_CLM1\_CLM1\_MASK)}}
\DoxyCodeLine{670 }
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define ADC\_CLM0\_CLM0\_MASK                       (0x3FU)}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define ADC\_CLM0\_CLM0\_SHIFT                      (0U)}}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define ADC\_CLM0\_CLM0(x)                         (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLM0\_CLM0\_SHIFT)) \& ADC\_CLM0\_CLM0\_MASK)}}
\DoxyCodeLine{675 }
\DoxyCodeLine{676  \textcolor{comment}{/* end of group ADC\_Register\_Masks */}}
\DoxyCodeLine{680 }
\DoxyCodeLine{681 }
\DoxyCodeLine{682 \textcolor{comment}{/* ADC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define ADC0\_BASE                                (0x4003B000u)}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define ADC0                                     ((ADC\_Type *)ADC0\_BASE)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define ADC1\_BASE                                (0x400BB000u)}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define ADC1                                     ((ADC\_Type *)ADC1\_BASE)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define ADC\_BASE\_ADDRS                           \{ ADC0\_BASE, ADC1\_BASE \}}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define ADC\_BASE\_PTRS                            \{ ADC0, ADC1 \}}}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define ADC\_IRQS                                 \{ ADC0\_IRQn, ADC1\_IRQn \}}}
\DoxyCodeLine{697  \textcolor{comment}{/* end of group ADC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{701 }
\DoxyCodeLine{702 }
\DoxyCodeLine{703 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{704 \textcolor{comment}{   -\/-\/ AIPS Peripheral Access Layer}}
\DoxyCodeLine{705 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{706 }
\DoxyCodeLine{713 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{714   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}{MPRA}};                              }
\DoxyCodeLine{715        uint8\_t RESERVED\_0[28];}
\DoxyCodeLine{716   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}{PACRA}};                             }
\DoxyCodeLine{717   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}{PACRB}};                             }
\DoxyCodeLine{718   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}{PACRC}};                             }
\DoxyCodeLine{719   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}{PACRD}};                             }
\DoxyCodeLine{720        uint8\_t RESERVED\_1[16];}
\DoxyCodeLine{721   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}{PACRE}};                             }
\DoxyCodeLine{722   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}{PACRF}};                             }
\DoxyCodeLine{723   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}{PACRG}};                             }
\DoxyCodeLine{724   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}{PACRH}};                             }
\DoxyCodeLine{725   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}{PACRI}};                             }
\DoxyCodeLine{726   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}{PACRJ}};                             }
\DoxyCodeLine{727   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}{PACRK}};                             }
\DoxyCodeLine{728   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}{PACRL}};                             }
\DoxyCodeLine{729   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}{PACRM}};                             }
\DoxyCodeLine{730   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}{PACRN}};                             }
\DoxyCodeLine{731   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}{PACRO}};                             }
\DoxyCodeLine{732   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}{PACRP}};                             }
\DoxyCodeLine{733        uint8\_t RESERVED\_2[16];}
\DoxyCodeLine{734   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}{PACRU}};                             }
\DoxyCodeLine{735 \} \mbox{\hyperlink{struct_a_i_p_s___type}{AIPS\_Type}};}
\DoxyCodeLine{736 }
\DoxyCodeLine{737 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{738 \textcolor{comment}{   -\/-\/ AIPS Register Masks}}
\DoxyCodeLine{739 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{740 }
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL5\_MASK                      (0x100U)}}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL5\_SHIFT                     (8U)}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MPL5\_SHIFT)) \& AIPS\_MPRA\_MPL5\_MASK)}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW5\_MASK                      (0x200U)}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW5\_SHIFT                     (9U)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTW5\_SHIFT)) \& AIPS\_MPRA\_MTW5\_MASK)}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR5\_MASK                      (0x400U)}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR5\_SHIFT                     (10U)}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTR5\_SHIFT)) \& AIPS\_MPRA\_MTR5\_MASK)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL4\_MASK                      (0x1000U)}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL4\_SHIFT                     (12U)}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MPL4\_SHIFT)) \& AIPS\_MPRA\_MPL4\_MASK)}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW4\_MASK                      (0x2000U)}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW4\_SHIFT                     (13U)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTW4\_SHIFT)) \& AIPS\_MPRA\_MTW4\_MASK)}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR4\_MASK                      (0x4000U)}}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR4\_SHIFT                     (14U)}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTR4\_SHIFT)) \& AIPS\_MPRA\_MTR4\_MASK)}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL3\_MASK                      (0x10000U)}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL3\_SHIFT                     (16U)}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MPL3\_SHIFT)) \& AIPS\_MPRA\_MPL3\_MASK)}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW3\_MASK                      (0x20000U)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW3\_SHIFT                     (17U)}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTW3\_SHIFT)) \& AIPS\_MPRA\_MTW3\_MASK)}}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR3\_MASK                      (0x40000U)}}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR3\_SHIFT                     (18U)}}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTR3\_SHIFT)) \& AIPS\_MPRA\_MTR3\_MASK)}}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL2\_MASK                      (0x100000U)}}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL2\_SHIFT                     (20U)}}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MPL2\_SHIFT)) \& AIPS\_MPRA\_MPL2\_MASK)}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW2\_MASK                      (0x200000U)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW2\_SHIFT                     (21U)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTW2\_SHIFT)) \& AIPS\_MPRA\_MTW2\_MASK)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR2\_MASK                      (0x400000U)}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR2\_SHIFT                     (22U)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTR2\_SHIFT)) \& AIPS\_MPRA\_MTR2\_MASK)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL1\_SHIFT                     (24U)}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MPL1\_SHIFT)) \& AIPS\_MPRA\_MPL1\_MASK)}}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW1\_SHIFT                     (25U)}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTW1\_SHIFT)) \& AIPS\_MPRA\_MTW1\_MASK)}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR1\_SHIFT                     (26U)}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTR1\_SHIFT)) \& AIPS\_MPRA\_MTR1\_MASK)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL0\_SHIFT                     (28U)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MPL0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MPL0\_SHIFT)) \& AIPS\_MPRA\_MPL0\_MASK)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW0\_SHIFT                     (29U)}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTW0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTW0\_SHIFT)) \& AIPS\_MPRA\_MTW0\_MASK)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR0\_SHIFT                     (30U)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define AIPS\_MPRA\_MTR0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_MPRA\_MTR0\_SHIFT)) \& AIPS\_MPRA\_MTR0\_MASK)}}
\DoxyCodeLine{801 }
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP7\_SHIFT)) \& AIPS\_PACRA\_TP7\_MASK)}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP7\_SHIFT)) \& AIPS\_PACRA\_WP7\_MASK)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP7\_SHIFT)) \& AIPS\_PACRA\_SP7\_MASK)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP6\_SHIFT)) \& AIPS\_PACRA\_TP6\_MASK)}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP6\_SHIFT)) \& AIPS\_PACRA\_WP6\_MASK)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP6\_SHIFT)) \& AIPS\_PACRA\_SP6\_MASK)}}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP5\_SHIFT)) \& AIPS\_PACRA\_TP5\_MASK)}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP5\_SHIFT)) \& AIPS\_PACRA\_WP5\_MASK)}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP5\_SHIFT)) \& AIPS\_PACRA\_SP5\_MASK)}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP4\_SHIFT)) \& AIPS\_PACRA\_TP4\_MASK)}}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP4\_SHIFT)) \& AIPS\_PACRA\_WP4\_MASK)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP4\_SHIFT)) \& AIPS\_PACRA\_SP4\_MASK)}}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP3\_SHIFT)) \& AIPS\_PACRA\_TP3\_MASK)}}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP3\_SHIFT)) \& AIPS\_PACRA\_WP3\_MASK)}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP3\_SHIFT)) \& AIPS\_PACRA\_SP3\_MASK)}}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP2\_SHIFT)) \& AIPS\_PACRA\_TP2\_MASK)}}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP2\_SHIFT)) \& AIPS\_PACRA\_WP2\_MASK)}}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP2\_SHIFT)) \& AIPS\_PACRA\_SP2\_MASK)}}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP1\_SHIFT)) \& AIPS\_PACRA\_TP1\_MASK)}}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP1\_SHIFT)) \& AIPS\_PACRA\_WP1\_MASK)}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP1\_SHIFT)) \& AIPS\_PACRA\_SP1\_MASK)}}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define AIPS\_PACRA\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_TP0\_SHIFT)) \& AIPS\_PACRA\_TP0\_MASK)}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define AIPS\_PACRA\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_WP0\_SHIFT)) \& AIPS\_PACRA\_WP0\_MASK)}}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define AIPS\_PACRA\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRA\_SP0\_SHIFT)) \& AIPS\_PACRA\_SP0\_MASK)}}
\DoxyCodeLine{875 }
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP7\_SHIFT)) \& AIPS\_PACRB\_TP7\_MASK)}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP7\_SHIFT)) \& AIPS\_PACRB\_WP7\_MASK)}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP7\_SHIFT)) \& AIPS\_PACRB\_SP7\_MASK)}}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP6\_SHIFT)) \& AIPS\_PACRB\_TP6\_MASK)}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP6\_SHIFT)) \& AIPS\_PACRB\_WP6\_MASK)}}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP6\_SHIFT)) \& AIPS\_PACRB\_SP6\_MASK)}}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP5\_SHIFT)) \& AIPS\_PACRB\_TP5\_MASK)}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP5\_SHIFT)) \& AIPS\_PACRB\_WP5\_MASK)}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP5\_SHIFT)) \& AIPS\_PACRB\_SP5\_MASK)}}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP4\_SHIFT)) \& AIPS\_PACRB\_TP4\_MASK)}}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP4\_SHIFT)) \& AIPS\_PACRB\_WP4\_MASK)}}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP4\_SHIFT)) \& AIPS\_PACRB\_SP4\_MASK)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP3\_SHIFT)) \& AIPS\_PACRB\_TP3\_MASK)}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP3\_SHIFT)) \& AIPS\_PACRB\_WP3\_MASK)}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP3\_SHIFT)) \& AIPS\_PACRB\_SP3\_MASK)}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP2\_SHIFT)) \& AIPS\_PACRB\_TP2\_MASK)}}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP2\_SHIFT)) \& AIPS\_PACRB\_WP2\_MASK)}}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP2\_SHIFT)) \& AIPS\_PACRB\_SP2\_MASK)}}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP1\_SHIFT)) \& AIPS\_PACRB\_TP1\_MASK)}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP1\_SHIFT)) \& AIPS\_PACRB\_WP1\_MASK)}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP1\_SHIFT)) \& AIPS\_PACRB\_SP1\_MASK)}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define AIPS\_PACRB\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_TP0\_SHIFT)) \& AIPS\_PACRB\_TP0\_MASK)}}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define AIPS\_PACRB\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_WP0\_SHIFT)) \& AIPS\_PACRB\_WP0\_MASK)}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define AIPS\_PACRB\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRB\_SP0\_SHIFT)) \& AIPS\_PACRB\_SP0\_MASK)}}
\DoxyCodeLine{949 }
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP7\_SHIFT)) \& AIPS\_PACRC\_TP7\_MASK)}}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP7\_SHIFT)) \& AIPS\_PACRC\_WP7\_MASK)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP7\_SHIFT)) \& AIPS\_PACRC\_SP7\_MASK)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP6\_SHIFT)) \& AIPS\_PACRC\_TP6\_MASK)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP6\_SHIFT)) \& AIPS\_PACRC\_WP6\_MASK)}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP6\_SHIFT)) \& AIPS\_PACRC\_SP6\_MASK)}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP5\_SHIFT)) \& AIPS\_PACRC\_TP5\_MASK)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP5\_SHIFT)) \& AIPS\_PACRC\_WP5\_MASK)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP5\_SHIFT)) \& AIPS\_PACRC\_SP5\_MASK)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP4\_SHIFT)) \& AIPS\_PACRC\_TP4\_MASK)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP4\_SHIFT)) \& AIPS\_PACRC\_WP4\_MASK)}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP4\_SHIFT)) \& AIPS\_PACRC\_SP4\_MASK)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP3\_SHIFT)) \& AIPS\_PACRC\_TP3\_MASK)}}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP3\_SHIFT)) \& AIPS\_PACRC\_WP3\_MASK)}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP3\_SHIFT)) \& AIPS\_PACRC\_SP3\_MASK)}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP2\_SHIFT)) \& AIPS\_PACRC\_TP2\_MASK)}}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP2\_SHIFT)) \& AIPS\_PACRC\_WP2\_MASK)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP2\_SHIFT)) \& AIPS\_PACRC\_SP2\_MASK)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP1\_SHIFT)) \& AIPS\_PACRC\_TP1\_MASK)}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP1\_SHIFT)) \& AIPS\_PACRC\_WP1\_MASK)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP1\_SHIFT)) \& AIPS\_PACRC\_SP1\_MASK)}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define AIPS\_PACRC\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_TP0\_SHIFT)) \& AIPS\_PACRC\_TP0\_MASK)}}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define AIPS\_PACRC\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_WP0\_SHIFT)) \& AIPS\_PACRC\_WP0\_MASK)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define AIPS\_PACRC\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRC\_SP0\_SHIFT)) \& AIPS\_PACRC\_SP0\_MASK)}}
\DoxyCodeLine{1023 }
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP7\_SHIFT)) \& AIPS\_PACRD\_TP7\_MASK)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP7\_SHIFT)) \& AIPS\_PACRD\_WP7\_MASK)}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP7\_SHIFT)) \& AIPS\_PACRD\_SP7\_MASK)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP6\_SHIFT)) \& AIPS\_PACRD\_TP6\_MASK)}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP6\_SHIFT)) \& AIPS\_PACRD\_WP6\_MASK)}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP6\_SHIFT)) \& AIPS\_PACRD\_SP6\_MASK)}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP5\_SHIFT)) \& AIPS\_PACRD\_TP5\_MASK)}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP5\_SHIFT)) \& AIPS\_PACRD\_WP5\_MASK)}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP5\_SHIFT)) \& AIPS\_PACRD\_SP5\_MASK)}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP4\_SHIFT)) \& AIPS\_PACRD\_TP4\_MASK)}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP4\_SHIFT)) \& AIPS\_PACRD\_WP4\_MASK)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP4\_SHIFT)) \& AIPS\_PACRD\_SP4\_MASK)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP3\_SHIFT)) \& AIPS\_PACRD\_TP3\_MASK)}}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP3\_SHIFT)) \& AIPS\_PACRD\_WP3\_MASK)}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP3\_SHIFT)) \& AIPS\_PACRD\_SP3\_MASK)}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP2\_SHIFT)) \& AIPS\_PACRD\_TP2\_MASK)}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP2\_SHIFT)) \& AIPS\_PACRD\_WP2\_MASK)}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP2\_SHIFT)) \& AIPS\_PACRD\_SP2\_MASK)}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP1\_SHIFT)) \& AIPS\_PACRD\_TP1\_MASK)}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP1\_SHIFT)) \& AIPS\_PACRD\_WP1\_MASK)}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP1\_SHIFT)) \& AIPS\_PACRD\_SP1\_MASK)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define AIPS\_PACRD\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_TP0\_SHIFT)) \& AIPS\_PACRD\_TP0\_MASK)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define AIPS\_PACRD\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_WP0\_SHIFT)) \& AIPS\_PACRD\_WP0\_MASK)}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define AIPS\_PACRD\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRD\_SP0\_SHIFT)) \& AIPS\_PACRD\_SP0\_MASK)}}
\DoxyCodeLine{1097 }
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP7\_SHIFT)) \& AIPS\_PACRE\_TP7\_MASK)}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP7\_SHIFT)) \& AIPS\_PACRE\_WP7\_MASK)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP7\_SHIFT)) \& AIPS\_PACRE\_SP7\_MASK)}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP6\_SHIFT)) \& AIPS\_PACRE\_TP6\_MASK)}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP6\_SHIFT)) \& AIPS\_PACRE\_WP6\_MASK)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP6\_SHIFT)) \& AIPS\_PACRE\_SP6\_MASK)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP5\_SHIFT)) \& AIPS\_PACRE\_TP5\_MASK)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP5\_SHIFT)) \& AIPS\_PACRE\_WP5\_MASK)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP5\_SHIFT)) \& AIPS\_PACRE\_SP5\_MASK)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP4\_SHIFT)) \& AIPS\_PACRE\_TP4\_MASK)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP4\_SHIFT)) \& AIPS\_PACRE\_WP4\_MASK)}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP4\_SHIFT)) \& AIPS\_PACRE\_SP4\_MASK)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP3\_SHIFT)) \& AIPS\_PACRE\_TP3\_MASK)}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP3\_SHIFT)) \& AIPS\_PACRE\_WP3\_MASK)}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP3\_SHIFT)) \& AIPS\_PACRE\_SP3\_MASK)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP2\_SHIFT)) \& AIPS\_PACRE\_TP2\_MASK)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP2\_SHIFT)) \& AIPS\_PACRE\_WP2\_MASK)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP2\_SHIFT)) \& AIPS\_PACRE\_SP2\_MASK)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP1\_SHIFT)) \& AIPS\_PACRE\_TP1\_MASK)}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP1\_SHIFT)) \& AIPS\_PACRE\_WP1\_MASK)}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP1\_SHIFT)) \& AIPS\_PACRE\_SP1\_MASK)}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define AIPS\_PACRE\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_TP0\_SHIFT)) \& AIPS\_PACRE\_TP0\_MASK)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define AIPS\_PACRE\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_WP0\_SHIFT)) \& AIPS\_PACRE\_WP0\_MASK)}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define AIPS\_PACRE\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRE\_SP0\_SHIFT)) \& AIPS\_PACRE\_SP0\_MASK)}}
\DoxyCodeLine{1171 }
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP7\_SHIFT)) \& AIPS\_PACRF\_TP7\_MASK)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP7\_SHIFT)) \& AIPS\_PACRF\_WP7\_MASK)}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP7\_SHIFT)) \& AIPS\_PACRF\_SP7\_MASK)}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP6\_SHIFT)) \& AIPS\_PACRF\_TP6\_MASK)}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP6\_SHIFT)) \& AIPS\_PACRF\_WP6\_MASK)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP6\_SHIFT)) \& AIPS\_PACRF\_SP6\_MASK)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP5\_SHIFT)) \& AIPS\_PACRF\_TP5\_MASK)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP5\_SHIFT)) \& AIPS\_PACRF\_WP5\_MASK)}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP5\_SHIFT)) \& AIPS\_PACRF\_SP5\_MASK)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP4\_SHIFT)) \& AIPS\_PACRF\_TP4\_MASK)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP4\_SHIFT)) \& AIPS\_PACRF\_WP4\_MASK)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP4\_SHIFT)) \& AIPS\_PACRF\_SP4\_MASK)}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP3\_SHIFT)) \& AIPS\_PACRF\_TP3\_MASK)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP3\_SHIFT)) \& AIPS\_PACRF\_WP3\_MASK)}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP3\_SHIFT)) \& AIPS\_PACRF\_SP3\_MASK)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP2\_SHIFT)) \& AIPS\_PACRF\_TP2\_MASK)}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP2\_SHIFT)) \& AIPS\_PACRF\_WP2\_MASK)}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP2\_SHIFT)) \& AIPS\_PACRF\_SP2\_MASK)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP1\_SHIFT)) \& AIPS\_PACRF\_TP1\_MASK)}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP1\_SHIFT)) \& AIPS\_PACRF\_WP1\_MASK)}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP1\_SHIFT)) \& AIPS\_PACRF\_SP1\_MASK)}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define AIPS\_PACRF\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_TP0\_SHIFT)) \& AIPS\_PACRF\_TP0\_MASK)}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define AIPS\_PACRF\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_WP0\_SHIFT)) \& AIPS\_PACRF\_WP0\_MASK)}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define AIPS\_PACRF\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRF\_SP0\_SHIFT)) \& AIPS\_PACRF\_SP0\_MASK)}}
\DoxyCodeLine{1245 }
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP7\_SHIFT)) \& AIPS\_PACRG\_TP7\_MASK)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP7\_SHIFT)) \& AIPS\_PACRG\_WP7\_MASK)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP7\_SHIFT)) \& AIPS\_PACRG\_SP7\_MASK)}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP6\_SHIFT)) \& AIPS\_PACRG\_TP6\_MASK)}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP6\_SHIFT)) \& AIPS\_PACRG\_WP6\_MASK)}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP6\_SHIFT)) \& AIPS\_PACRG\_SP6\_MASK)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP5\_SHIFT)) \& AIPS\_PACRG\_TP5\_MASK)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP5\_SHIFT)) \& AIPS\_PACRG\_WP5\_MASK)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP5\_SHIFT)) \& AIPS\_PACRG\_SP5\_MASK)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP4\_SHIFT)) \& AIPS\_PACRG\_TP4\_MASK)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP4\_SHIFT)) \& AIPS\_PACRG\_WP4\_MASK)}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP4\_SHIFT)) \& AIPS\_PACRG\_SP4\_MASK)}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP3\_SHIFT)) \& AIPS\_PACRG\_TP3\_MASK)}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP3\_SHIFT)) \& AIPS\_PACRG\_WP3\_MASK)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP3\_SHIFT)) \& AIPS\_PACRG\_SP3\_MASK)}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP2\_SHIFT)) \& AIPS\_PACRG\_TP2\_MASK)}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP2\_SHIFT)) \& AIPS\_PACRG\_WP2\_MASK)}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP2\_SHIFT)) \& AIPS\_PACRG\_SP2\_MASK)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP1\_SHIFT)) \& AIPS\_PACRG\_TP1\_MASK)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP1\_SHIFT)) \& AIPS\_PACRG\_WP1\_MASK)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP1\_SHIFT)) \& AIPS\_PACRG\_SP1\_MASK)}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define AIPS\_PACRG\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_TP0\_SHIFT)) \& AIPS\_PACRG\_TP0\_MASK)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define AIPS\_PACRG\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_WP0\_SHIFT)) \& AIPS\_PACRG\_WP0\_MASK)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define AIPS\_PACRG\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRG\_SP0\_SHIFT)) \& AIPS\_PACRG\_SP0\_MASK)}}
\DoxyCodeLine{1319 }
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP7\_SHIFT)) \& AIPS\_PACRH\_TP7\_MASK)}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP7\_SHIFT)) \& AIPS\_PACRH\_WP7\_MASK)}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP7\_SHIFT)) \& AIPS\_PACRH\_SP7\_MASK)}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP6\_SHIFT)) \& AIPS\_PACRH\_TP6\_MASK)}}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP6\_SHIFT)) \& AIPS\_PACRH\_WP6\_MASK)}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP6\_SHIFT)) \& AIPS\_PACRH\_SP6\_MASK)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP5\_SHIFT)) \& AIPS\_PACRH\_TP5\_MASK)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP5\_SHIFT)) \& AIPS\_PACRH\_WP5\_MASK)}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP5\_SHIFT)) \& AIPS\_PACRH\_SP5\_MASK)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP4\_SHIFT)) \& AIPS\_PACRH\_TP4\_MASK)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP4\_SHIFT)) \& AIPS\_PACRH\_WP4\_MASK)}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP4\_SHIFT)) \& AIPS\_PACRH\_SP4\_MASK)}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP3\_SHIFT)) \& AIPS\_PACRH\_TP3\_MASK)}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP3\_SHIFT)) \& AIPS\_PACRH\_WP3\_MASK)}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP3\_SHIFT)) \& AIPS\_PACRH\_SP3\_MASK)}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP2\_SHIFT)) \& AIPS\_PACRH\_TP2\_MASK)}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP2\_SHIFT)) \& AIPS\_PACRH\_WP2\_MASK)}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP2\_SHIFT)) \& AIPS\_PACRH\_SP2\_MASK)}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP1\_SHIFT)) \& AIPS\_PACRH\_TP1\_MASK)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP1\_SHIFT)) \& AIPS\_PACRH\_WP1\_MASK)}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP1\_SHIFT)) \& AIPS\_PACRH\_SP1\_MASK)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define AIPS\_PACRH\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_TP0\_SHIFT)) \& AIPS\_PACRH\_TP0\_MASK)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define AIPS\_PACRH\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_WP0\_SHIFT)) \& AIPS\_PACRH\_WP0\_MASK)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define AIPS\_PACRH\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRH\_SP0\_SHIFT)) \& AIPS\_PACRH\_SP0\_MASK)}}
\DoxyCodeLine{1393 }
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP7\_SHIFT)) \& AIPS\_PACRI\_TP7\_MASK)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP7\_SHIFT)) \& AIPS\_PACRI\_WP7\_MASK)}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP7\_SHIFT)) \& AIPS\_PACRI\_SP7\_MASK)}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP6\_SHIFT)) \& AIPS\_PACRI\_TP6\_MASK)}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP6\_SHIFT)) \& AIPS\_PACRI\_WP6\_MASK)}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP6\_SHIFT)) \& AIPS\_PACRI\_SP6\_MASK)}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP5\_SHIFT)) \& AIPS\_PACRI\_TP5\_MASK)}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP5\_SHIFT)) \& AIPS\_PACRI\_WP5\_MASK)}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP5\_SHIFT)) \& AIPS\_PACRI\_SP5\_MASK)}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP4\_SHIFT)) \& AIPS\_PACRI\_TP4\_MASK)}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP4\_SHIFT)) \& AIPS\_PACRI\_WP4\_MASK)}}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP4\_SHIFT)) \& AIPS\_PACRI\_SP4\_MASK)}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP3\_SHIFT)) \& AIPS\_PACRI\_TP3\_MASK)}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP3\_SHIFT)) \& AIPS\_PACRI\_WP3\_MASK)}}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP3\_SHIFT)) \& AIPS\_PACRI\_SP3\_MASK)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP2\_SHIFT)) \& AIPS\_PACRI\_TP2\_MASK)}}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP2\_SHIFT)) \& AIPS\_PACRI\_WP2\_MASK)}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP2\_SHIFT)) \& AIPS\_PACRI\_SP2\_MASK)}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP1\_SHIFT)) \& AIPS\_PACRI\_TP1\_MASK)}}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP1\_SHIFT)) \& AIPS\_PACRI\_WP1\_MASK)}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP1\_SHIFT)) \& AIPS\_PACRI\_SP1\_MASK)}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define AIPS\_PACRI\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_TP0\_SHIFT)) \& AIPS\_PACRI\_TP0\_MASK)}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define AIPS\_PACRI\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_WP0\_SHIFT)) \& AIPS\_PACRI\_WP0\_MASK)}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define AIPS\_PACRI\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRI\_SP0\_SHIFT)) \& AIPS\_PACRI\_SP0\_MASK)}}
\DoxyCodeLine{1467 }
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP7\_SHIFT)) \& AIPS\_PACRJ\_TP7\_MASK)}}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP7\_SHIFT)) \& AIPS\_PACRJ\_WP7\_MASK)}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP7\_SHIFT)) \& AIPS\_PACRJ\_SP7\_MASK)}}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP6\_SHIFT)) \& AIPS\_PACRJ\_TP6\_MASK)}}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP6\_SHIFT)) \& AIPS\_PACRJ\_WP6\_MASK)}}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP6\_SHIFT)) \& AIPS\_PACRJ\_SP6\_MASK)}}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP5\_SHIFT)) \& AIPS\_PACRJ\_TP5\_MASK)}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP5\_SHIFT)) \& AIPS\_PACRJ\_WP5\_MASK)}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP5\_SHIFT)) \& AIPS\_PACRJ\_SP5\_MASK)}}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP4\_SHIFT)) \& AIPS\_PACRJ\_TP4\_MASK)}}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP4\_SHIFT)) \& AIPS\_PACRJ\_WP4\_MASK)}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP4\_SHIFT)) \& AIPS\_PACRJ\_SP4\_MASK)}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP3\_SHIFT)) \& AIPS\_PACRJ\_TP3\_MASK)}}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP3\_SHIFT)) \& AIPS\_PACRJ\_WP3\_MASK)}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP3\_SHIFT)) \& AIPS\_PACRJ\_SP3\_MASK)}}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP2\_SHIFT)) \& AIPS\_PACRJ\_TP2\_MASK)}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP2\_SHIFT)) \& AIPS\_PACRJ\_WP2\_MASK)}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1522 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP2\_SHIFT)) \& AIPS\_PACRJ\_SP2\_MASK)}}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP1\_SHIFT)) \& AIPS\_PACRJ\_TP1\_MASK)}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP1\_SHIFT)) \& AIPS\_PACRJ\_WP1\_MASK)}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP1\_SHIFT)) \& AIPS\_PACRJ\_SP1\_MASK)}}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_TP0\_SHIFT)) \& AIPS\_PACRJ\_TP0\_MASK)}}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_WP0\_SHIFT)) \& AIPS\_PACRJ\_WP0\_MASK)}}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define AIPS\_PACRJ\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRJ\_SP0\_SHIFT)) \& AIPS\_PACRJ\_SP0\_MASK)}}
\DoxyCodeLine{1541 }
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP7\_SHIFT)) \& AIPS\_PACRK\_TP7\_MASK)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP7\_SHIFT)) \& AIPS\_PACRK\_WP7\_MASK)}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP7\_SHIFT)) \& AIPS\_PACRK\_SP7\_MASK)}}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP6\_SHIFT)) \& AIPS\_PACRK\_TP6\_MASK)}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP6\_SHIFT)) \& AIPS\_PACRK\_WP6\_MASK)}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP6\_SHIFT)) \& AIPS\_PACRK\_SP6\_MASK)}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP5\_SHIFT)) \& AIPS\_PACRK\_TP5\_MASK)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP5\_SHIFT)) \& AIPS\_PACRK\_WP5\_MASK)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP5\_SHIFT)) \& AIPS\_PACRK\_SP5\_MASK)}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP4\_SHIFT)) \& AIPS\_PACRK\_TP4\_MASK)}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP4\_SHIFT)) \& AIPS\_PACRK\_WP4\_MASK)}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP4\_SHIFT)) \& AIPS\_PACRK\_SP4\_MASK)}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP3\_SHIFT)) \& AIPS\_PACRK\_TP3\_MASK)}}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP3\_SHIFT)) \& AIPS\_PACRK\_WP3\_MASK)}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP3\_SHIFT)) \& AIPS\_PACRK\_SP3\_MASK)}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP2\_SHIFT)) \& AIPS\_PACRK\_TP2\_MASK)}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP2\_SHIFT)) \& AIPS\_PACRK\_WP2\_MASK)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP2\_SHIFT)) \& AIPS\_PACRK\_SP2\_MASK)}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP1\_SHIFT)) \& AIPS\_PACRK\_TP1\_MASK)}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP1\_SHIFT)) \& AIPS\_PACRK\_WP1\_MASK)}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP1\_SHIFT)) \& AIPS\_PACRK\_SP1\_MASK)}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define AIPS\_PACRK\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_TP0\_SHIFT)) \& AIPS\_PACRK\_TP0\_MASK)}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define AIPS\_PACRK\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_WP0\_SHIFT)) \& AIPS\_PACRK\_WP0\_MASK)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define AIPS\_PACRK\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRK\_SP0\_SHIFT)) \& AIPS\_PACRK\_SP0\_MASK)}}
\DoxyCodeLine{1615 }
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP7\_SHIFT)) \& AIPS\_PACRL\_TP7\_MASK)}}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP7\_SHIFT)) \& AIPS\_PACRL\_WP7\_MASK)}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP7\_SHIFT)) \& AIPS\_PACRL\_SP7\_MASK)}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP6\_SHIFT)) \& AIPS\_PACRL\_TP6\_MASK)}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP6\_SHIFT)) \& AIPS\_PACRL\_WP6\_MASK)}}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP6\_SHIFT)) \& AIPS\_PACRL\_SP6\_MASK)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP5\_SHIFT)) \& AIPS\_PACRL\_TP5\_MASK)}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP5\_SHIFT)) \& AIPS\_PACRL\_WP5\_MASK)}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP5\_SHIFT)) \& AIPS\_PACRL\_SP5\_MASK)}}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP4\_SHIFT)) \& AIPS\_PACRL\_TP4\_MASK)}}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP4\_SHIFT)) \& AIPS\_PACRL\_WP4\_MASK)}}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP4\_SHIFT)) \& AIPS\_PACRL\_SP4\_MASK)}}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP3\_SHIFT)) \& AIPS\_PACRL\_TP3\_MASK)}}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP3\_SHIFT)) \& AIPS\_PACRL\_WP3\_MASK)}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP3\_SHIFT)) \& AIPS\_PACRL\_SP3\_MASK)}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP2\_SHIFT)) \& AIPS\_PACRL\_TP2\_MASK)}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP2\_SHIFT)) \& AIPS\_PACRL\_WP2\_MASK)}}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP2\_SHIFT)) \& AIPS\_PACRL\_SP2\_MASK)}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP1\_SHIFT)) \& AIPS\_PACRL\_TP1\_MASK)}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP1\_SHIFT)) \& AIPS\_PACRL\_WP1\_MASK)}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP1\_SHIFT)) \& AIPS\_PACRL\_SP1\_MASK)}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define AIPS\_PACRL\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_TP0\_SHIFT)) \& AIPS\_PACRL\_TP0\_MASK)}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define AIPS\_PACRL\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_WP0\_SHIFT)) \& AIPS\_PACRL\_WP0\_MASK)}}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define AIPS\_PACRL\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRL\_SP0\_SHIFT)) \& AIPS\_PACRL\_SP0\_MASK)}}
\DoxyCodeLine{1689 }
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP7\_SHIFT)) \& AIPS\_PACRM\_TP7\_MASK)}}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP7\_SHIFT)) \& AIPS\_PACRM\_WP7\_MASK)}}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP7\_SHIFT)) \& AIPS\_PACRM\_SP7\_MASK)}}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP6\_SHIFT)) \& AIPS\_PACRM\_TP6\_MASK)}}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP6\_SHIFT)) \& AIPS\_PACRM\_WP6\_MASK)}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP6\_SHIFT)) \& AIPS\_PACRM\_SP6\_MASK)}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP5\_SHIFT)) \& AIPS\_PACRM\_TP5\_MASK)}}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP5\_SHIFT)) \& AIPS\_PACRM\_WP5\_MASK)}}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP5\_SHIFT)) \& AIPS\_PACRM\_SP5\_MASK)}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP4\_SHIFT)) \& AIPS\_PACRM\_TP4\_MASK)}}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP4\_SHIFT)) \& AIPS\_PACRM\_WP4\_MASK)}}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP4\_SHIFT)) \& AIPS\_PACRM\_SP4\_MASK)}}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP3\_SHIFT)) \& AIPS\_PACRM\_TP3\_MASK)}}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP3\_SHIFT)) \& AIPS\_PACRM\_WP3\_MASK)}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP3\_SHIFT)) \& AIPS\_PACRM\_SP3\_MASK)}}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP2\_SHIFT)) \& AIPS\_PACRM\_TP2\_MASK)}}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP2\_SHIFT)) \& AIPS\_PACRM\_WP2\_MASK)}}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP2\_SHIFT)) \& AIPS\_PACRM\_SP2\_MASK)}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP1\_SHIFT)) \& AIPS\_PACRM\_TP1\_MASK)}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP1\_SHIFT)) \& AIPS\_PACRM\_WP1\_MASK)}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP1\_SHIFT)) \& AIPS\_PACRM\_SP1\_MASK)}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define AIPS\_PACRM\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_TP0\_SHIFT)) \& AIPS\_PACRM\_TP0\_MASK)}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define AIPS\_PACRM\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_WP0\_SHIFT)) \& AIPS\_PACRM\_WP0\_MASK)}}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1762 \textcolor{preprocessor}{\#define AIPS\_PACRM\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRM\_SP0\_SHIFT)) \& AIPS\_PACRM\_SP0\_MASK)}}
\DoxyCodeLine{1763 }
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP7\_SHIFT)) \& AIPS\_PACRN\_TP7\_MASK)}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP7\_SHIFT)) \& AIPS\_PACRN\_WP7\_MASK)}}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP7\_SHIFT)) \& AIPS\_PACRN\_SP7\_MASK)}}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP6\_SHIFT)) \& AIPS\_PACRN\_TP6\_MASK)}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP6\_SHIFT)) \& AIPS\_PACRN\_WP6\_MASK)}}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP6\_SHIFT)) \& AIPS\_PACRN\_SP6\_MASK)}}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP5\_SHIFT)) \& AIPS\_PACRN\_TP5\_MASK)}}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP5\_SHIFT)) \& AIPS\_PACRN\_WP5\_MASK)}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP5\_SHIFT)) \& AIPS\_PACRN\_SP5\_MASK)}}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP4\_SHIFT)) \& AIPS\_PACRN\_TP4\_MASK)}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP4\_SHIFT)) \& AIPS\_PACRN\_WP4\_MASK)}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP4\_SHIFT)) \& AIPS\_PACRN\_SP4\_MASK)}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP3\_SHIFT)) \& AIPS\_PACRN\_TP3\_MASK)}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP3\_SHIFT)) \& AIPS\_PACRN\_WP3\_MASK)}}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP3\_SHIFT)) \& AIPS\_PACRN\_SP3\_MASK)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP2\_SHIFT)) \& AIPS\_PACRN\_TP2\_MASK)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP2\_SHIFT)) \& AIPS\_PACRN\_WP2\_MASK)}}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP2\_SHIFT)) \& AIPS\_PACRN\_SP2\_MASK)}}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP1\_SHIFT)) \& AIPS\_PACRN\_TP1\_MASK)}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP1\_SHIFT)) \& AIPS\_PACRN\_WP1\_MASK)}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP1\_SHIFT)) \& AIPS\_PACRN\_SP1\_MASK)}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define AIPS\_PACRN\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_TP0\_SHIFT)) \& AIPS\_PACRN\_TP0\_MASK)}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define AIPS\_PACRN\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_WP0\_SHIFT)) \& AIPS\_PACRN\_WP0\_MASK)}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define AIPS\_PACRN\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRN\_SP0\_SHIFT)) \& AIPS\_PACRN\_SP0\_MASK)}}
\DoxyCodeLine{1837 }
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP7\_SHIFT)) \& AIPS\_PACRO\_TP7\_MASK)}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP7\_SHIFT)) \& AIPS\_PACRO\_WP7\_MASK)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP7\_SHIFT)) \& AIPS\_PACRO\_SP7\_MASK)}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP6\_SHIFT)) \& AIPS\_PACRO\_TP6\_MASK)}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP6\_SHIFT)) \& AIPS\_PACRO\_WP6\_MASK)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP6\_SHIFT)) \& AIPS\_PACRO\_SP6\_MASK)}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP5\_SHIFT)) \& AIPS\_PACRO\_TP5\_MASK)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP5\_SHIFT)) \& AIPS\_PACRO\_WP5\_MASK)}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP5\_SHIFT)) \& AIPS\_PACRO\_SP5\_MASK)}}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP4\_SHIFT)) \& AIPS\_PACRO\_TP4\_MASK)}}
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP4\_SHIFT)) \& AIPS\_PACRO\_WP4\_MASK)}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP4\_SHIFT)) \& AIPS\_PACRO\_SP4\_MASK)}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP3\_SHIFT)) \& AIPS\_PACRO\_TP3\_MASK)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP3\_SHIFT)) \& AIPS\_PACRO\_WP3\_MASK)}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP3\_SHIFT)) \& AIPS\_PACRO\_SP3\_MASK)}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP2\_SHIFT)) \& AIPS\_PACRO\_TP2\_MASK)}}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP2\_SHIFT)) \& AIPS\_PACRO\_WP2\_MASK)}}
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP2\_SHIFT)) \& AIPS\_PACRO\_SP2\_MASK)}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP1\_SHIFT)) \& AIPS\_PACRO\_TP1\_MASK)}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP1\_SHIFT)) \& AIPS\_PACRO\_WP1\_MASK)}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP1\_SHIFT)) \& AIPS\_PACRO\_SP1\_MASK)}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#define AIPS\_PACRO\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_TP0\_SHIFT)) \& AIPS\_PACRO\_TP0\_MASK)}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define AIPS\_PACRO\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_WP0\_SHIFT)) \& AIPS\_PACRO\_WP0\_MASK)}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define AIPS\_PACRO\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRO\_SP0\_SHIFT)) \& AIPS\_PACRO\_SP0\_MASK)}}
\DoxyCodeLine{1911 }
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP7\_MASK                      (0x1U)}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP7\_SHIFT                     (0U)}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP7\_SHIFT)) \& AIPS\_PACRP\_TP7\_MASK)}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP7\_MASK                      (0x2U)}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP7\_SHIFT                     (1U)}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP7\_SHIFT)) \& AIPS\_PACRP\_WP7\_MASK)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP7\_MASK                      (0x4U)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP7\_SHIFT                     (2U)}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP7(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP7\_SHIFT)) \& AIPS\_PACRP\_SP7\_MASK)}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP6\_MASK                      (0x10U)}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP6\_SHIFT                     (4U)}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP6\_SHIFT)) \& AIPS\_PACRP\_TP6\_MASK)}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP6\_MASK                      (0x20U)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP6\_SHIFT                     (5U)}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP6\_SHIFT)) \& AIPS\_PACRP\_WP6\_MASK)}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP6\_MASK                      (0x40U)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP6\_SHIFT                     (6U)}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP6(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP6\_SHIFT)) \& AIPS\_PACRP\_SP6\_MASK)}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP5\_MASK                      (0x100U)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP5\_SHIFT                     (8U)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP5\_SHIFT)) \& AIPS\_PACRP\_TP5\_MASK)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP5\_MASK                      (0x200U)}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP5\_SHIFT                     (9U)}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP5\_SHIFT)) \& AIPS\_PACRP\_WP5\_MASK)}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP5\_MASK                      (0x400U)}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP5\_SHIFT                     (10U)}}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP5(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP5\_SHIFT)) \& AIPS\_PACRP\_SP5\_MASK)}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP4\_MASK                      (0x1000U)}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP4\_SHIFT                     (12U)}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP4\_SHIFT)) \& AIPS\_PACRP\_TP4\_MASK)}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP4\_MASK                      (0x2000U)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP4\_SHIFT                     (13U)}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP4\_SHIFT)) \& AIPS\_PACRP\_WP4\_MASK)}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP4\_MASK                      (0x4000U)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP4\_SHIFT                     (14U)}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP4(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP4\_SHIFT)) \& AIPS\_PACRP\_SP4\_MASK)}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP3\_MASK                      (0x10000U)}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP3\_SHIFT                     (16U)}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP3\_SHIFT)) \& AIPS\_PACRP\_TP3\_MASK)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP3\_MASK                      (0x20000U)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP3\_SHIFT                     (17U)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP3\_SHIFT)) \& AIPS\_PACRP\_WP3\_MASK)}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP3\_MASK                      (0x40000U)}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP3\_SHIFT                     (18U)}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP3(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP3\_SHIFT)) \& AIPS\_PACRP\_SP3\_MASK)}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP2\_MASK                      (0x100000U)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP2\_SHIFT                     (20U)}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP2\_SHIFT)) \& AIPS\_PACRP\_TP2\_MASK)}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP2\_MASK                      (0x200000U)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP2\_SHIFT                     (21U)}}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP2\_SHIFT)) \& AIPS\_PACRP\_WP2\_MASK)}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP2\_MASK                      (0x400000U)}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP2\_SHIFT                     (22U)}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP2(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP2\_SHIFT)) \& AIPS\_PACRP\_SP2\_MASK)}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP1\_SHIFT)) \& AIPS\_PACRP\_TP1\_MASK)}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP1\_SHIFT)) \& AIPS\_PACRP\_WP1\_MASK)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP1\_SHIFT)) \& AIPS\_PACRP\_SP1\_MASK)}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define AIPS\_PACRP\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_TP0\_SHIFT)) \& AIPS\_PACRP\_TP0\_MASK)}}
\DoxyCodeLine{1979 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define AIPS\_PACRP\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_WP0\_SHIFT)) \& AIPS\_PACRP\_WP0\_MASK)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define AIPS\_PACRP\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRP\_SP0\_SHIFT)) \& AIPS\_PACRP\_SP0\_MASK)}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define AIPS\_PACRU\_TP1\_MASK                      (0x1000000U)}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define AIPS\_PACRU\_TP1\_SHIFT                     (24U)}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define AIPS\_PACRU\_TP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRU\_TP1\_SHIFT)) \& AIPS\_PACRU\_TP1\_MASK)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define AIPS\_PACRU\_WP1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define AIPS\_PACRU\_WP1\_SHIFT                     (25U)}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define AIPS\_PACRU\_WP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRU\_WP1\_SHIFT)) \& AIPS\_PACRU\_WP1\_MASK)}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define AIPS\_PACRU\_SP1\_MASK                      (0x4000000U)}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define AIPS\_PACRU\_SP1\_SHIFT                     (26U)}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define AIPS\_PACRU\_SP1(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRU\_SP1\_SHIFT)) \& AIPS\_PACRU\_SP1\_MASK)}}
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define AIPS\_PACRU\_TP0\_MASK                      (0x10000000U)}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#define AIPS\_PACRU\_TP0\_SHIFT                     (28U)}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define AIPS\_PACRU\_TP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRU\_TP0\_SHIFT)) \& AIPS\_PACRU\_TP0\_MASK)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define AIPS\_PACRU\_WP0\_MASK                      (0x20000000U)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define AIPS\_PACRU\_WP0\_SHIFT                     (29U)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define AIPS\_PACRU\_WP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRU\_WP0\_SHIFT)) \& AIPS\_PACRU\_WP0\_MASK)}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define AIPS\_PACRU\_SP0\_MASK                      (0x40000000U)}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define AIPS\_PACRU\_SP0\_SHIFT                     (30U)}}
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define AIPS\_PACRU\_SP0(x)                        (((uint32\_t)(((uint32\_t)(x)) << AIPS\_PACRU\_SP0\_SHIFT)) \& AIPS\_PACRU\_SP0\_MASK)}}
\DoxyCodeLine{2005 }
\DoxyCodeLine{2006  \textcolor{comment}{/* end of group AIPS\_Register\_Masks */}}
\DoxyCodeLine{2010 }
\DoxyCodeLine{2011 }
\DoxyCodeLine{2012 \textcolor{comment}{/* AIPS -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define AIPS0\_BASE                               (0x40000000u)}}
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define AIPS0                                    ((AIPS\_Type *)AIPS0\_BASE)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define AIPS1\_BASE                               (0x40080000u)}}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define AIPS1                                    ((AIPS\_Type *)AIPS1\_BASE)}}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define AIPS\_BASE\_ADDRS                          \{ AIPS0\_BASE, AIPS1\_BASE \}}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{\#define AIPS\_BASE\_PTRS                           \{ AIPS0, AIPS1 \}}}
\DoxyCodeLine{2025  \textcolor{comment}{/* end of group AIPS\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{2029 }
\DoxyCodeLine{2030 }
\DoxyCodeLine{2031 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{2032 \textcolor{comment}{   -\/-\/ AXBS Peripheral Access Layer}}
\DoxyCodeLine{2033 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{2034 }
\DoxyCodeLine{2041 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{2042   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x0, array step: 0x100 */}}
\DoxyCodeLine{2043     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}{PRS}};                               }
\DoxyCodeLine{2044          uint8\_t RESERVED\_0[12];}
\DoxyCodeLine{2045     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}{CRS}};                               }
\DoxyCodeLine{2046          uint8\_t RESERVED\_1[236];}
\DoxyCodeLine{2047   \} SLAVE[5];}
\DoxyCodeLine{2048        uint8\_t RESERVED\_0[768];}
\DoxyCodeLine{2049   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}{MGPCR0}};                            }
\DoxyCodeLine{2050        uint8\_t RESERVED\_1[252];}
\DoxyCodeLine{2051   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}{MGPCR1}};                            }
\DoxyCodeLine{2052        uint8\_t RESERVED\_2[252];}
\DoxyCodeLine{2053   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}{MGPCR2}};                            }
\DoxyCodeLine{2054        uint8\_t RESERVED\_3[252];}
\DoxyCodeLine{2055   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}{MGPCR3}};                            }
\DoxyCodeLine{2056        uint8\_t RESERVED\_4[252];}
\DoxyCodeLine{2057   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}{MGPCR4}};                            }
\DoxyCodeLine{2058        uint8\_t RESERVED\_5[252];}
\DoxyCodeLine{2059   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}{MGPCR5}};                            }
\DoxyCodeLine{2060 \} \mbox{\hyperlink{struct_a_x_b_s___type}{AXBS\_Type}};}
\DoxyCodeLine{2061 }
\DoxyCodeLine{2062 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{2063 \textcolor{comment}{   -\/-\/ AXBS Register Masks}}
\DoxyCodeLine{2064 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{2065 }
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define AXBS\_PRS\_M0\_MASK                         (0x7U)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define AXBS\_PRS\_M0\_SHIFT                        (0U)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define AXBS\_PRS\_M0(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_PRS\_M0\_SHIFT)) \& AXBS\_PRS\_M0\_MASK)}}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define AXBS\_PRS\_M1\_MASK                         (0x70U)}}
\DoxyCodeLine{2076 \textcolor{preprocessor}{\#define AXBS\_PRS\_M1\_SHIFT                        (4U)}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define AXBS\_PRS\_M1(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_PRS\_M1\_SHIFT)) \& AXBS\_PRS\_M1\_MASK)}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#define AXBS\_PRS\_M2\_MASK                         (0x700U)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define AXBS\_PRS\_M2\_SHIFT                        (8U)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#define AXBS\_PRS\_M2(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_PRS\_M2\_SHIFT)) \& AXBS\_PRS\_M2\_MASK)}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#define AXBS\_PRS\_M3\_MASK                         (0x7000U)}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define AXBS\_PRS\_M3\_SHIFT                        (12U)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define AXBS\_PRS\_M3(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_PRS\_M3\_SHIFT)) \& AXBS\_PRS\_M3\_MASK)}}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define AXBS\_PRS\_M4\_MASK                         (0x70000U)}}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define AXBS\_PRS\_M4\_SHIFT                        (16U)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#define AXBS\_PRS\_M4(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_PRS\_M4\_SHIFT)) \& AXBS\_PRS\_M4\_MASK)}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define AXBS\_PRS\_M5\_MASK                         (0x700000U)}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define AXBS\_PRS\_M5\_SHIFT                        (20U)}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define AXBS\_PRS\_M5(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_PRS\_M5\_SHIFT)) \& AXBS\_PRS\_M5\_MASK)}}
\DoxyCodeLine{2090 }
\DoxyCodeLine{2091 \textcolor{comment}{/* The count of AXBS\_PRS */}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define AXBS\_PRS\_COUNT                           (5U)}}
\DoxyCodeLine{2093 }
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define AXBS\_CRS\_PARK\_MASK                       (0x7U)}}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define AXBS\_CRS\_PARK\_SHIFT                      (0U)}}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define AXBS\_CRS\_PARK(x)                         (((uint32\_t)(((uint32\_t)(x)) << AXBS\_CRS\_PARK\_SHIFT)) \& AXBS\_CRS\_PARK\_MASK)}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define AXBS\_CRS\_PCTL\_MASK                       (0x30U)}}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define AXBS\_CRS\_PCTL\_SHIFT                      (4U)}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define AXBS\_CRS\_PCTL(x)                         (((uint32\_t)(((uint32\_t)(x)) << AXBS\_CRS\_PCTL\_SHIFT)) \& AXBS\_CRS\_PCTL\_MASK)}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define AXBS\_CRS\_ARB\_MASK                        (0x300U)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define AXBS\_CRS\_ARB\_SHIFT                       (8U)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define AXBS\_CRS\_ARB(x)                          (((uint32\_t)(((uint32\_t)(x)) << AXBS\_CRS\_ARB\_SHIFT)) \& AXBS\_CRS\_ARB\_MASK)}}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define AXBS\_CRS\_HLP\_MASK                        (0x40000000U)}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define AXBS\_CRS\_HLP\_SHIFT                       (30U)}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#define AXBS\_CRS\_HLP(x)                          (((uint32\_t)(((uint32\_t)(x)) << AXBS\_CRS\_HLP\_SHIFT)) \& AXBS\_CRS\_HLP\_MASK)}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define AXBS\_CRS\_RO\_MASK                         (0x80000000U)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define AXBS\_CRS\_RO\_SHIFT                        (31U)}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define AXBS\_CRS\_RO(x)                           (((uint32\_t)(((uint32\_t)(x)) << AXBS\_CRS\_RO\_SHIFT)) \& AXBS\_CRS\_RO\_MASK)}}
\DoxyCodeLine{2110 }
\DoxyCodeLine{2111 \textcolor{comment}{/* The count of AXBS\_CRS */}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define AXBS\_CRS\_COUNT                           (5U)}}
\DoxyCodeLine{2113 }
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define AXBS\_MGPCR0\_AULB\_MASK                    (0x7U)}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define AXBS\_MGPCR0\_AULB\_SHIFT                   (0U)}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define AXBS\_MGPCR0\_AULB(x)                      (((uint32\_t)(((uint32\_t)(x)) << AXBS\_MGPCR0\_AULB\_SHIFT)) \& AXBS\_MGPCR0\_AULB\_MASK)}}
\DoxyCodeLine{2118 }
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define AXBS\_MGPCR1\_AULB\_MASK                    (0x7U)}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#define AXBS\_MGPCR1\_AULB\_SHIFT                   (0U)}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define AXBS\_MGPCR1\_AULB(x)                      (((uint32\_t)(((uint32\_t)(x)) << AXBS\_MGPCR1\_AULB\_SHIFT)) \& AXBS\_MGPCR1\_AULB\_MASK)}}
\DoxyCodeLine{2123 }
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define AXBS\_MGPCR2\_AULB\_MASK                    (0x7U)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define AXBS\_MGPCR2\_AULB\_SHIFT                   (0U)}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define AXBS\_MGPCR2\_AULB(x)                      (((uint32\_t)(((uint32\_t)(x)) << AXBS\_MGPCR2\_AULB\_SHIFT)) \& AXBS\_MGPCR2\_AULB\_MASK)}}
\DoxyCodeLine{2128 }
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define AXBS\_MGPCR3\_AULB\_MASK                    (0x7U)}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define AXBS\_MGPCR3\_AULB\_SHIFT                   (0U)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define AXBS\_MGPCR3\_AULB(x)                      (((uint32\_t)(((uint32\_t)(x)) << AXBS\_MGPCR3\_AULB\_SHIFT)) \& AXBS\_MGPCR3\_AULB\_MASK)}}
\DoxyCodeLine{2133 }
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define AXBS\_MGPCR4\_AULB\_MASK                    (0x7U)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define AXBS\_MGPCR4\_AULB\_SHIFT                   (0U)}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define AXBS\_MGPCR4\_AULB(x)                      (((uint32\_t)(((uint32\_t)(x)) << AXBS\_MGPCR4\_AULB\_SHIFT)) \& AXBS\_MGPCR4\_AULB\_MASK)}}
\DoxyCodeLine{2138 }
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define AXBS\_MGPCR5\_AULB\_MASK                    (0x7U)}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define AXBS\_MGPCR5\_AULB\_SHIFT                   (0U)}}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define AXBS\_MGPCR5\_AULB(x)                      (((uint32\_t)(((uint32\_t)(x)) << AXBS\_MGPCR5\_AULB\_SHIFT)) \& AXBS\_MGPCR5\_AULB\_MASK)}}
\DoxyCodeLine{2143 }
\DoxyCodeLine{2144  \textcolor{comment}{/* end of group AXBS\_Register\_Masks */}}
\DoxyCodeLine{2148 }
\DoxyCodeLine{2149 }
\DoxyCodeLine{2150 \textcolor{comment}{/* AXBS -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define AXBS\_BASE                                (0x40004000u)}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define AXBS                                     ((AXBS\_Type *)AXBS\_BASE)}}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define AXBS\_BASE\_ADDRS                          \{ AXBS\_BASE \}}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define AXBS\_BASE\_PTRS                           \{ AXBS \}}}
\DoxyCodeLine{2159  \textcolor{comment}{/* end of group AXBS\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{2163 }
\DoxyCodeLine{2164 }
\DoxyCodeLine{2165 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{2166 \textcolor{comment}{   -\/-\/ CAN Peripheral Access Layer}}
\DoxyCodeLine{2167 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{2168 }
\DoxyCodeLine{2175 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{2176   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}};                               }
\DoxyCodeLine{2177   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}{CTRL1}};                             }
\DoxyCodeLine{2178   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}{TIMER}};                             }
\DoxyCodeLine{2179        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{2180   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}{RXMGMASK}};                          }
\DoxyCodeLine{2181   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}{RX14MASK}};                          }
\DoxyCodeLine{2182   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}{RX15MASK}};                          }
\DoxyCodeLine{2183   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};                               }
\DoxyCodeLine{2184   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}{ESR1}};                              }
\DoxyCodeLine{2185        uint8\_t RESERVED\_1[4];}
\DoxyCodeLine{2186   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}{IMASK1}};                            }
\DoxyCodeLine{2187        uint8\_t RESERVED\_2[4];}
\DoxyCodeLine{2188   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}{IFLAG1}};                            }
\DoxyCodeLine{2189   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}{CTRL2}};                             }
\DoxyCodeLine{2190   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}{ESR2}};                              }
\DoxyCodeLine{2191        uint8\_t RESERVED\_3[8];}
\DoxyCodeLine{2192   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}{CRCR}};                              }
\DoxyCodeLine{2193   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}{RXFGMASK}};                          }
\DoxyCodeLine{2194   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}{RXFIR}};                             }
\DoxyCodeLine{2195        uint8\_t RESERVED\_4[48];}
\DoxyCodeLine{2196   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x80, array step: 0x10 */}}
\DoxyCodeLine{2197     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}{CS}};                                }
\DoxyCodeLine{2198     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}{ID}};                                }
\DoxyCodeLine{2199     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}{WORD0}};                             }
\DoxyCodeLine{2200     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}{WORD1}};                             }
\DoxyCodeLine{2201   \} MB[16];}
\DoxyCodeLine{2202        uint8\_t RESERVED\_5[1792];}
\DoxyCodeLine{2203   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RXIMR[16];                         }
\DoxyCodeLine{2204 \} \mbox{\hyperlink{struct_c_a_n___type}{CAN\_Type}};}
\DoxyCodeLine{2205 }
\DoxyCodeLine{2206 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{2207 \textcolor{comment}{   -\/-\/ CAN Register Masks}}
\DoxyCodeLine{2208 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{2209 }
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#define CAN\_MCR\_MAXMB\_MASK                       (0x7FU)}}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define CAN\_MCR\_MAXMB\_SHIFT                      (0U)}}
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#define CAN\_MCR\_MAXMB(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_MAXMB\_SHIFT)) \& CAN\_MCR\_MAXMB\_MASK)}}
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define CAN\_MCR\_IDAM\_MASK                        (0x300U)}}
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define CAN\_MCR\_IDAM\_SHIFT                       (8U)}}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define CAN\_MCR\_IDAM(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_IDAM\_SHIFT)) \& CAN\_MCR\_IDAM\_MASK)}}
\DoxyCodeLine{2222 \textcolor{preprocessor}{\#define CAN\_MCR\_AEN\_MASK                         (0x1000U)}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define CAN\_MCR\_AEN\_SHIFT                        (12U)}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define CAN\_MCR\_AEN(x)                           (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_AEN\_SHIFT)) \& CAN\_MCR\_AEN\_MASK)}}
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define CAN\_MCR\_LPRIOEN\_MASK                     (0x2000U)}}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define CAN\_MCR\_LPRIOEN\_SHIFT                    (13U)}}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define CAN\_MCR\_LPRIOEN(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_LPRIOEN\_SHIFT)) \& CAN\_MCR\_LPRIOEN\_MASK)}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define CAN\_MCR\_IRMQ\_MASK                        (0x10000U)}}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#define CAN\_MCR\_IRMQ\_SHIFT                       (16U)}}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define CAN\_MCR\_IRMQ(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_IRMQ\_SHIFT)) \& CAN\_MCR\_IRMQ\_MASK)}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define CAN\_MCR\_SRXDIS\_MASK                      (0x20000U)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define CAN\_MCR\_SRXDIS\_SHIFT                     (17U)}}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define CAN\_MCR\_SRXDIS(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_SRXDIS\_SHIFT)) \& CAN\_MCR\_SRXDIS\_MASK)}}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define CAN\_MCR\_WAKSRC\_MASK                      (0x80000U)}}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define CAN\_MCR\_WAKSRC\_SHIFT                     (19U)}}
\DoxyCodeLine{2236 \textcolor{preprocessor}{\#define CAN\_MCR\_WAKSRC(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_WAKSRC\_SHIFT)) \& CAN\_MCR\_WAKSRC\_MASK)}}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define CAN\_MCR\_LPMACK\_MASK                      (0x100000U)}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define CAN\_MCR\_LPMACK\_SHIFT                     (20U)}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define CAN\_MCR\_LPMACK(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_LPMACK\_SHIFT)) \& CAN\_MCR\_LPMACK\_MASK)}}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define CAN\_MCR\_WRNEN\_MASK                       (0x200000U)}}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define CAN\_MCR\_WRNEN\_SHIFT                      (21U)}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define CAN\_MCR\_WRNEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_WRNEN\_SHIFT)) \& CAN\_MCR\_WRNEN\_MASK)}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define CAN\_MCR\_SLFWAK\_MASK                      (0x400000U)}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define CAN\_MCR\_SLFWAK\_SHIFT                     (22U)}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define CAN\_MCR\_SLFWAK(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_SLFWAK\_SHIFT)) \& CAN\_MCR\_SLFWAK\_MASK)}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define CAN\_MCR\_SUPV\_MASK                        (0x800000U)}}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define CAN\_MCR\_SUPV\_SHIFT                       (23U)}}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define CAN\_MCR\_SUPV(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_SUPV\_SHIFT)) \& CAN\_MCR\_SUPV\_MASK)}}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define CAN\_MCR\_FRZACK\_MASK                      (0x1000000U)}}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define CAN\_MCR\_FRZACK\_SHIFT                     (24U)}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define CAN\_MCR\_FRZACK(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_FRZACK\_SHIFT)) \& CAN\_MCR\_FRZACK\_MASK)}}
\DoxyCodeLine{2252 \textcolor{preprocessor}{\#define CAN\_MCR\_SOFTRST\_MASK                     (0x2000000U)}}
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define CAN\_MCR\_SOFTRST\_SHIFT                    (25U)}}
\DoxyCodeLine{2254 \textcolor{preprocessor}{\#define CAN\_MCR\_SOFTRST(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_SOFTRST\_SHIFT)) \& CAN\_MCR\_SOFTRST\_MASK)}}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define CAN\_MCR\_WAKMSK\_MASK                      (0x4000000U)}}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define CAN\_MCR\_WAKMSK\_SHIFT                     (26U)}}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define CAN\_MCR\_WAKMSK(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_WAKMSK\_SHIFT)) \& CAN\_MCR\_WAKMSK\_MASK)}}
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define CAN\_MCR\_NOTRDY\_MASK                      (0x8000000U)}}
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define CAN\_MCR\_NOTRDY\_SHIFT                     (27U)}}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define CAN\_MCR\_NOTRDY(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_NOTRDY\_SHIFT)) \& CAN\_MCR\_NOTRDY\_MASK)}}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define CAN\_MCR\_HALT\_MASK                        (0x10000000U)}}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define CAN\_MCR\_HALT\_SHIFT                       (28U)}}
\DoxyCodeLine{2263 \textcolor{preprocessor}{\#define CAN\_MCR\_HALT(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_HALT\_SHIFT)) \& CAN\_MCR\_HALT\_MASK)}}
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#define CAN\_MCR\_RFEN\_MASK                        (0x20000000U)}}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define CAN\_MCR\_RFEN\_SHIFT                       (29U)}}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define CAN\_MCR\_RFEN(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_RFEN\_SHIFT)) \& CAN\_MCR\_RFEN\_MASK)}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define CAN\_MCR\_FRZ\_MASK                         (0x40000000U)}}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define CAN\_MCR\_FRZ\_SHIFT                        (30U)}}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define CAN\_MCR\_FRZ(x)                           (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_FRZ\_SHIFT)) \& CAN\_MCR\_FRZ\_MASK)}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define CAN\_MCR\_MDIS\_MASK                        (0x80000000U)}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define CAN\_MCR\_MDIS\_SHIFT                       (31U)}}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define CAN\_MCR\_MDIS(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_MCR\_MDIS\_SHIFT)) \& CAN\_MCR\_MDIS\_MASK)}}
\DoxyCodeLine{2273 }
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PROPSEG\_MASK                   (0x7U)}}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PROPSEG\_SHIFT                  (0U)}}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PROPSEG(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_PROPSEG\_SHIFT)) \& CAN\_CTRL1\_PROPSEG\_MASK)}}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LOM\_MASK                       (0x8U)}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LOM\_SHIFT                      (3U)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LOM(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_LOM\_SHIFT)) \& CAN\_CTRL1\_LOM\_MASK)}}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LBUF\_MASK                      (0x10U)}}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LBUF\_SHIFT                     (4U)}}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LBUF(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_LBUF\_SHIFT)) \& CAN\_CTRL1\_LBUF\_MASK)}}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define CAN\_CTRL1\_TSYN\_MASK                      (0x20U)}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define CAN\_CTRL1\_TSYN\_SHIFT                     (5U)}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define CAN\_CTRL1\_TSYN(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_TSYN\_SHIFT)) \& CAN\_CTRL1\_TSYN\_MASK)}}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define CAN\_CTRL1\_BOFFREC\_MASK                   (0x40U)}}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define CAN\_CTRL1\_BOFFREC\_SHIFT                  (6U)}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define CAN\_CTRL1\_BOFFREC(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_BOFFREC\_SHIFT)) \& CAN\_CTRL1\_BOFFREC\_MASK)}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define CAN\_CTRL1\_SMP\_MASK                       (0x80U)}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define CAN\_CTRL1\_SMP\_SHIFT                      (7U)}}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define CAN\_CTRL1\_SMP(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_SMP\_SHIFT)) \& CAN\_CTRL1\_SMP\_MASK)}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define CAN\_CTRL1\_RWRNMSK\_MASK                   (0x400U)}}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#define CAN\_CTRL1\_RWRNMSK\_SHIFT                  (10U)}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define CAN\_CTRL1\_RWRNMSK(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_RWRNMSK\_SHIFT)) \& CAN\_CTRL1\_RWRNMSK\_MASK)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define CAN\_CTRL1\_TWRNMSK\_MASK                   (0x800U)}}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define CAN\_CTRL1\_TWRNMSK\_SHIFT                  (11U)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define CAN\_CTRL1\_TWRNMSK(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_TWRNMSK\_SHIFT)) \& CAN\_CTRL1\_TWRNMSK\_MASK)}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LPB\_MASK                       (0x1000U)}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LPB\_SHIFT                      (12U)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define CAN\_CTRL1\_LPB(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_LPB\_SHIFT)) \& CAN\_CTRL1\_LPB\_MASK)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define CAN\_CTRL1\_CLKSRC\_MASK                    (0x2000U)}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#define CAN\_CTRL1\_CLKSRC\_SHIFT                   (13U)}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define CAN\_CTRL1\_CLKSRC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_CLKSRC\_SHIFT)) \& CAN\_CTRL1\_CLKSRC\_MASK)}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define CAN\_CTRL1\_ERRMSK\_MASK                    (0x4000U)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define CAN\_CTRL1\_ERRMSK\_SHIFT                   (14U)}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define CAN\_CTRL1\_ERRMSK(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_ERRMSK\_SHIFT)) \& CAN\_CTRL1\_ERRMSK\_MASK)}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define CAN\_CTRL1\_BOFFMSK\_MASK                   (0x8000U)}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define CAN\_CTRL1\_BOFFMSK\_SHIFT                  (15U)}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define CAN\_CTRL1\_BOFFMSK(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_BOFFMSK\_SHIFT)) \& CAN\_CTRL1\_BOFFMSK\_MASK)}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PSEG2\_MASK                     (0x70000U)}}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PSEG2\_SHIFT                    (16U)}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PSEG2(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_PSEG2\_SHIFT)) \& CAN\_CTRL1\_PSEG2\_MASK)}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PSEG1\_MASK                     (0x380000U)}}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PSEG1\_SHIFT                    (19U)}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PSEG1(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_PSEG1\_SHIFT)) \& CAN\_CTRL1\_PSEG1\_MASK)}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define CAN\_CTRL1\_RJW\_MASK                       (0xC00000U)}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define CAN\_CTRL1\_RJW\_SHIFT                      (22U)}}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define CAN\_CTRL1\_RJW(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_RJW\_SHIFT)) \& CAN\_CTRL1\_RJW\_MASK)}}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PRESDIV\_MASK                   (0xFF000000U)}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PRESDIV\_SHIFT                  (24U)}}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define CAN\_CTRL1\_PRESDIV(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL1\_PRESDIV\_SHIFT)) \& CAN\_CTRL1\_PRESDIV\_MASK)}}
\DoxyCodeLine{2323 }
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define CAN\_TIMER\_TIMER\_MASK                     (0xFFFFU)}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define CAN\_TIMER\_TIMER\_SHIFT                    (0U)}}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define CAN\_TIMER\_TIMER(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_TIMER\_TIMER\_SHIFT)) \& CAN\_TIMER\_TIMER\_MASK)}}
\DoxyCodeLine{2328 }
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define CAN\_RXMGMASK\_MG\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define CAN\_RXMGMASK\_MG\_SHIFT                    (0U)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define CAN\_RXMGMASK\_MG(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_RXMGMASK\_MG\_SHIFT)) \& CAN\_RXMGMASK\_MG\_MASK)}}
\DoxyCodeLine{2333 }
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define CAN\_RX14MASK\_RX14M\_MASK                  (0xFFFFFFFFU)}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define CAN\_RX14MASK\_RX14M\_SHIFT                 (0U)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define CAN\_RX14MASK\_RX14M(x)                    (((uint32\_t)(((uint32\_t)(x)) << CAN\_RX14MASK\_RX14M\_SHIFT)) \& CAN\_RX14MASK\_RX14M\_MASK)}}
\DoxyCodeLine{2338 }
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define CAN\_RX15MASK\_RX15M\_MASK                  (0xFFFFFFFFU)}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define CAN\_RX15MASK\_RX15M\_SHIFT                 (0U)}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define CAN\_RX15MASK\_RX15M(x)                    (((uint32\_t)(((uint32\_t)(x)) << CAN\_RX15MASK\_RX15M\_SHIFT)) \& CAN\_RX15MASK\_RX15M\_MASK)}}
\DoxyCodeLine{2343 }
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define CAN\_ECR\_TXERRCNT\_MASK                    (0xFFU)}}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define CAN\_ECR\_TXERRCNT\_SHIFT                   (0U)}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define CAN\_ECR\_TXERRCNT(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ECR\_TXERRCNT\_SHIFT)) \& CAN\_ECR\_TXERRCNT\_MASK)}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define CAN\_ECR\_RXERRCNT\_MASK                    (0xFF00U)}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define CAN\_ECR\_RXERRCNT\_SHIFT                   (8U)}}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define CAN\_ECR\_RXERRCNT(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ECR\_RXERRCNT\_SHIFT)) \& CAN\_ECR\_RXERRCNT\_MASK)}}
\DoxyCodeLine{2351 }
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define CAN\_ESR1\_WAKINT\_MASK                     (0x1U)}}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define CAN\_ESR1\_WAKINT\_SHIFT                    (0U)}}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define CAN\_ESR1\_WAKINT(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_WAKINT\_SHIFT)) \& CAN\_ESR1\_WAKINT\_MASK)}}
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define CAN\_ESR1\_ERRINT\_MASK                     (0x2U)}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define CAN\_ESR1\_ERRINT\_SHIFT                    (1U)}}
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#define CAN\_ESR1\_ERRINT(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_ERRINT\_SHIFT)) \& CAN\_ESR1\_ERRINT\_MASK)}}
\DoxyCodeLine{2359 \textcolor{preprocessor}{\#define CAN\_ESR1\_BOFFINT\_MASK                    (0x4U)}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define CAN\_ESR1\_BOFFINT\_SHIFT                   (2U)}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define CAN\_ESR1\_BOFFINT(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_BOFFINT\_SHIFT)) \& CAN\_ESR1\_BOFFINT\_MASK)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define CAN\_ESR1\_RX\_MASK                         (0x8U)}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define CAN\_ESR1\_RX\_SHIFT                        (3U)}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define CAN\_ESR1\_RX(x)                           (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_RX\_SHIFT)) \& CAN\_ESR1\_RX\_MASK)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define CAN\_ESR1\_FLTCONF\_MASK                    (0x30U)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define CAN\_ESR1\_FLTCONF\_SHIFT                   (4U)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define CAN\_ESR1\_FLTCONF(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_FLTCONF\_SHIFT)) \& CAN\_ESR1\_FLTCONF\_MASK)}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define CAN\_ESR1\_TX\_MASK                         (0x40U)}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define CAN\_ESR1\_TX\_SHIFT                        (6U)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define CAN\_ESR1\_TX(x)                           (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_TX\_SHIFT)) \& CAN\_ESR1\_TX\_MASK)}}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define CAN\_ESR1\_IDLE\_MASK                       (0x80U)}}
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define CAN\_ESR1\_IDLE\_SHIFT                      (7U)}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define CAN\_ESR1\_IDLE(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_IDLE\_SHIFT)) \& CAN\_ESR1\_IDLE\_MASK)}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define CAN\_ESR1\_RXWRN\_MASK                      (0x100U)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define CAN\_ESR1\_RXWRN\_SHIFT                     (8U)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define CAN\_ESR1\_RXWRN(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_RXWRN\_SHIFT)) \& CAN\_ESR1\_RXWRN\_MASK)}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define CAN\_ESR1\_TXWRN\_MASK                      (0x200U)}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define CAN\_ESR1\_TXWRN\_SHIFT                     (9U)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define CAN\_ESR1\_TXWRN(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_TXWRN\_SHIFT)) \& CAN\_ESR1\_TXWRN\_MASK)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define CAN\_ESR1\_STFERR\_MASK                     (0x400U)}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define CAN\_ESR1\_STFERR\_SHIFT                    (10U)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define CAN\_ESR1\_STFERR(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_STFERR\_SHIFT)) \& CAN\_ESR1\_STFERR\_MASK)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define CAN\_ESR1\_FRMERR\_MASK                     (0x800U)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define CAN\_ESR1\_FRMERR\_SHIFT                    (11U)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define CAN\_ESR1\_FRMERR(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_FRMERR\_SHIFT)) \& CAN\_ESR1\_FRMERR\_MASK)}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define CAN\_ESR1\_CRCERR\_MASK                     (0x1000U)}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define CAN\_ESR1\_CRCERR\_SHIFT                    (12U)}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define CAN\_ESR1\_CRCERR(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_CRCERR\_SHIFT)) \& CAN\_ESR1\_CRCERR\_MASK)}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define CAN\_ESR1\_ACKERR\_MASK                     (0x2000U)}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define CAN\_ESR1\_ACKERR\_SHIFT                    (13U)}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define CAN\_ESR1\_ACKERR(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_ACKERR\_SHIFT)) \& CAN\_ESR1\_ACKERR\_MASK)}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define CAN\_ESR1\_BIT0ERR\_MASK                    (0x4000U)}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define CAN\_ESR1\_BIT0ERR\_SHIFT                   (14U)}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define CAN\_ESR1\_BIT0ERR(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_BIT0ERR\_SHIFT)) \& CAN\_ESR1\_BIT0ERR\_MASK)}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define CAN\_ESR1\_BIT1ERR\_MASK                    (0x8000U)}}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define CAN\_ESR1\_BIT1ERR\_SHIFT                   (15U)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define CAN\_ESR1\_BIT1ERR(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_BIT1ERR\_SHIFT)) \& CAN\_ESR1\_BIT1ERR\_MASK)}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define CAN\_ESR1\_RWRNINT\_MASK                    (0x10000U)}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define CAN\_ESR1\_RWRNINT\_SHIFT                   (16U)}}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define CAN\_ESR1\_RWRNINT(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_RWRNINT\_SHIFT)) \& CAN\_ESR1\_RWRNINT\_MASK)}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define CAN\_ESR1\_TWRNINT\_MASK                    (0x20000U)}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define CAN\_ESR1\_TWRNINT\_SHIFT                   (17U)}}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define CAN\_ESR1\_TWRNINT(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_TWRNINT\_SHIFT)) \& CAN\_ESR1\_TWRNINT\_MASK)}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define CAN\_ESR1\_SYNCH\_MASK                      (0x40000U)}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define CAN\_ESR1\_SYNCH\_SHIFT                     (18U)}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define CAN\_ESR1\_SYNCH(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR1\_SYNCH\_SHIFT)) \& CAN\_ESR1\_SYNCH\_MASK)}}
\DoxyCodeLine{2407 }
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define CAN\_IMASK1\_BUFLM\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define CAN\_IMASK1\_BUFLM\_SHIFT                   (0U)}}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define CAN\_IMASK1\_BUFLM(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_IMASK1\_BUFLM\_SHIFT)) \& CAN\_IMASK1\_BUFLM\_MASK)}}
\DoxyCodeLine{2412 }
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF0I\_MASK                    (0x1U)}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF0I\_SHIFT                   (0U)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF0I(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_IFLAG1\_BUF0I\_SHIFT)) \& CAN\_IFLAG1\_BUF0I\_MASK)}}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF4TO1I\_MASK                 (0x1EU)}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF4TO1I\_SHIFT                (1U)}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF4TO1I(x)                   (((uint32\_t)(((uint32\_t)(x)) << CAN\_IFLAG1\_BUF4TO1I\_SHIFT)) \& CAN\_IFLAG1\_BUF4TO1I\_MASK)}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF5I\_MASK                    (0x20U)}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF5I\_SHIFT                   (5U)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF5I(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_IFLAG1\_BUF5I\_SHIFT)) \& CAN\_IFLAG1\_BUF5I\_MASK)}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF6I\_MASK                    (0x40U)}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF6I\_SHIFT                   (6U)}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF6I(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_IFLAG1\_BUF6I\_SHIFT)) \& CAN\_IFLAG1\_BUF6I\_MASK)}}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF7I\_MASK                    (0x80U)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF7I\_SHIFT                   (7U)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF7I(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_IFLAG1\_BUF7I\_SHIFT)) \& CAN\_IFLAG1\_BUF7I\_MASK)}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF31TO8I\_MASK                (0xFFFFFF00U)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF31TO8I\_SHIFT               (8U)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define CAN\_IFLAG1\_BUF31TO8I(x)                  (((uint32\_t)(((uint32\_t)(x)) << CAN\_IFLAG1\_BUF31TO8I\_SHIFT)) \& CAN\_IFLAG1\_BUF31TO8I\_MASK)}}
\DoxyCodeLine{2432 }
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define CAN\_CTRL2\_EACEN\_MASK                     (0x10000U)}}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define CAN\_CTRL2\_EACEN\_SHIFT                    (16U)}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define CAN\_CTRL2\_EACEN(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL2\_EACEN\_SHIFT)) \& CAN\_CTRL2\_EACEN\_MASK)}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define CAN\_CTRL2\_RRS\_MASK                       (0x20000U)}}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define CAN\_CTRL2\_RRS\_SHIFT                      (17U)}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define CAN\_CTRL2\_RRS(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL2\_RRS\_SHIFT)) \& CAN\_CTRL2\_RRS\_MASK)}}
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define CAN\_CTRL2\_MRP\_MASK                       (0x40000U)}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define CAN\_CTRL2\_MRP\_SHIFT                      (18U)}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define CAN\_CTRL2\_MRP(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL2\_MRP\_SHIFT)) \& CAN\_CTRL2\_MRP\_MASK)}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define CAN\_CTRL2\_TASD\_MASK                      (0xF80000U)}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define CAN\_CTRL2\_TASD\_SHIFT                     (19U)}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define CAN\_CTRL2\_TASD(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL2\_TASD\_SHIFT)) \& CAN\_CTRL2\_TASD\_MASK)}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define CAN\_CTRL2\_RFFN\_MASK                      (0xF000000U)}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define CAN\_CTRL2\_RFFN\_SHIFT                     (24U)}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define CAN\_CTRL2\_RFFN(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL2\_RFFN\_SHIFT)) \& CAN\_CTRL2\_RFFN\_MASK)}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define CAN\_CTRL2\_WRMFRZ\_MASK                    (0x10000000U)}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define CAN\_CTRL2\_WRMFRZ\_SHIFT                   (28U)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define CAN\_CTRL2\_WRMFRZ(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_CTRL2\_WRMFRZ\_SHIFT)) \& CAN\_CTRL2\_WRMFRZ\_MASK)}}
\DoxyCodeLine{2452 }
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define CAN\_ESR2\_IMB\_MASK                        (0x2000U)}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define CAN\_ESR2\_IMB\_SHIFT                       (13U)}}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define CAN\_ESR2\_IMB(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR2\_IMB\_SHIFT)) \& CAN\_ESR2\_IMB\_MASK)}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define CAN\_ESR2\_VPS\_MASK                        (0x4000U)}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define CAN\_ESR2\_VPS\_SHIFT                       (14U)}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define CAN\_ESR2\_VPS(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR2\_VPS\_SHIFT)) \& CAN\_ESR2\_VPS\_MASK)}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define CAN\_ESR2\_LPTM\_MASK                       (0x7F0000U)}}
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#define CAN\_ESR2\_LPTM\_SHIFT                      (16U)}}
\DoxyCodeLine{2462 \textcolor{preprocessor}{\#define CAN\_ESR2\_LPTM(x)                         (((uint32\_t)(((uint32\_t)(x)) << CAN\_ESR2\_LPTM\_SHIFT)) \& CAN\_ESR2\_LPTM\_MASK)}}
\DoxyCodeLine{2463 }
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define CAN\_CRCR\_TXCRC\_MASK                      (0x7FFFU)}}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define CAN\_CRCR\_TXCRC\_SHIFT                     (0U)}}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define CAN\_CRCR\_TXCRC(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_CRCR\_TXCRC\_SHIFT)) \& CAN\_CRCR\_TXCRC\_MASK)}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define CAN\_CRCR\_MBCRC\_MASK                      (0x7F0000U)}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define CAN\_CRCR\_MBCRC\_SHIFT                     (16U)}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define CAN\_CRCR\_MBCRC(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAN\_CRCR\_MBCRC\_SHIFT)) \& CAN\_CRCR\_MBCRC\_MASK)}}
\DoxyCodeLine{2471 }
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define CAN\_RXFGMASK\_FGM\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define CAN\_RXFGMASK\_FGM\_SHIFT                   (0U)}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define CAN\_RXFGMASK\_FGM(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAN\_RXFGMASK\_FGM\_SHIFT)) \& CAN\_RXFGMASK\_FGM\_MASK)}}
\DoxyCodeLine{2476 }
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define CAN\_RXFIR\_IDHIT\_MASK                     (0x1FFU)}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define CAN\_RXFIR\_IDHIT\_SHIFT                    (0U)}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define CAN\_RXFIR\_IDHIT(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAN\_RXFIR\_IDHIT\_SHIFT)) \& CAN\_RXFIR\_IDHIT\_MASK)}}
\DoxyCodeLine{2481 }
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define CAN\_CS\_TIME\_STAMP\_MASK                   (0xFFFFU)}}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define CAN\_CS\_TIME\_STAMP\_SHIFT                  (0U)}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define CAN\_CS\_TIME\_STAMP(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAN\_CS\_TIME\_STAMP\_SHIFT)) \& CAN\_CS\_TIME\_STAMP\_MASK)}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define CAN\_CS\_DLC\_MASK                          (0xF0000U)}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define CAN\_CS\_DLC\_SHIFT                         (16U)}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define CAN\_CS\_DLC(x)                            (((uint32\_t)(((uint32\_t)(x)) << CAN\_CS\_DLC\_SHIFT)) \& CAN\_CS\_DLC\_MASK)}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define CAN\_CS\_RTR\_MASK                          (0x100000U)}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define CAN\_CS\_RTR\_SHIFT                         (20U)}}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define CAN\_CS\_RTR(x)                            (((uint32\_t)(((uint32\_t)(x)) << CAN\_CS\_RTR\_SHIFT)) \& CAN\_CS\_RTR\_MASK)}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define CAN\_CS\_IDE\_MASK                          (0x200000U)}}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define CAN\_CS\_IDE\_SHIFT                         (21U)}}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define CAN\_CS\_IDE(x)                            (((uint32\_t)(((uint32\_t)(x)) << CAN\_CS\_IDE\_SHIFT)) \& CAN\_CS\_IDE\_MASK)}}
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define CAN\_CS\_SRR\_MASK                          (0x400000U)}}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define CAN\_CS\_SRR\_SHIFT                         (22U)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define CAN\_CS\_SRR(x)                            (((uint32\_t)(((uint32\_t)(x)) << CAN\_CS\_SRR\_SHIFT)) \& CAN\_CS\_SRR\_MASK)}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define CAN\_CS\_CODE\_MASK                         (0xF000000U)}}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define CAN\_CS\_CODE\_SHIFT                        (24U)}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define CAN\_CS\_CODE(x)                           (((uint32\_t)(((uint32\_t)(x)) << CAN\_CS\_CODE\_SHIFT)) \& CAN\_CS\_CODE\_MASK)}}
\DoxyCodeLine{2501 }
\DoxyCodeLine{2502 \textcolor{comment}{/* The count of CAN\_CS */}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define CAN\_CS\_COUNT                             (16U)}}
\DoxyCodeLine{2504 }
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define CAN\_ID\_EXT\_MASK                          (0x3FFFFU)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define CAN\_ID\_EXT\_SHIFT                         (0U)}}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define CAN\_ID\_EXT(x)                            (((uint32\_t)(((uint32\_t)(x)) << CAN\_ID\_EXT\_SHIFT)) \& CAN\_ID\_EXT\_MASK)}}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define CAN\_ID\_STD\_MASK                          (0x1FFC0000U)}}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define CAN\_ID\_STD\_SHIFT                         (18U)}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define CAN\_ID\_STD(x)                            (((uint32\_t)(((uint32\_t)(x)) << CAN\_ID\_STD\_SHIFT)) \& CAN\_ID\_STD\_MASK)}}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define CAN\_ID\_PRIO\_MASK                         (0xE0000000U)}}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define CAN\_ID\_PRIO\_SHIFT                        (29U)}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define CAN\_ID\_PRIO(x)                           (((uint32\_t)(((uint32\_t)(x)) << CAN\_ID\_PRIO\_SHIFT)) \& CAN\_ID\_PRIO\_MASK)}}
\DoxyCodeLine{2515 }
\DoxyCodeLine{2516 \textcolor{comment}{/* The count of CAN\_ID */}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define CAN\_ID\_COUNT                             (16U)}}
\DoxyCodeLine{2518 }
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_3\_MASK               (0xFFU)}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_3\_SHIFT              (0U)}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_3(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD0\_DATA\_BYTE\_3\_SHIFT)) \& CAN\_WORD0\_DATA\_BYTE\_3\_MASK)}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_2\_MASK               (0xFF00U)}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_2\_SHIFT              (8U)}}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_2(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD0\_DATA\_BYTE\_2\_SHIFT)) \& CAN\_WORD0\_DATA\_BYTE\_2\_MASK)}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_1\_MASK               (0xFF0000U)}}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_1\_SHIFT              (16U)}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_1(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD0\_DATA\_BYTE\_1\_SHIFT)) \& CAN\_WORD0\_DATA\_BYTE\_1\_MASK)}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_0\_MASK               (0xFF000000U)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_0\_SHIFT              (24U)}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define CAN\_WORD0\_DATA\_BYTE\_0(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD0\_DATA\_BYTE\_0\_SHIFT)) \& CAN\_WORD0\_DATA\_BYTE\_0\_MASK)}}
\DoxyCodeLine{2532 }
\DoxyCodeLine{2533 \textcolor{comment}{/* The count of CAN\_WORD0 */}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define CAN\_WORD0\_COUNT                          (16U)}}
\DoxyCodeLine{2535 }
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_7\_MASK               (0xFFU)}}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_7\_SHIFT              (0U)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_7(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD1\_DATA\_BYTE\_7\_SHIFT)) \& CAN\_WORD1\_DATA\_BYTE\_7\_MASK)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_6\_MASK               (0xFF00U)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_6\_SHIFT              (8U)}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_6(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD1\_DATA\_BYTE\_6\_SHIFT)) \& CAN\_WORD1\_DATA\_BYTE\_6\_MASK)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_5\_MASK               (0xFF0000U)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_5\_SHIFT              (16U)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_5(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD1\_DATA\_BYTE\_5\_SHIFT)) \& CAN\_WORD1\_DATA\_BYTE\_5\_MASK)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_4\_MASK               (0xFF000000U)}}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_4\_SHIFT              (24U)}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define CAN\_WORD1\_DATA\_BYTE\_4(x)                 (((uint32\_t)(((uint32\_t)(x)) << CAN\_WORD1\_DATA\_BYTE\_4\_SHIFT)) \& CAN\_WORD1\_DATA\_BYTE\_4\_MASK)}}
\DoxyCodeLine{2549 }
\DoxyCodeLine{2550 \textcolor{comment}{/* The count of CAN\_WORD1 */}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define CAN\_WORD1\_COUNT                          (16U)}}
\DoxyCodeLine{2552 }
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define CAN\_RXIMR\_MI\_MASK                        (0xFFFFFFFFU)}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define CAN\_RXIMR\_MI\_SHIFT                       (0U)}}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define CAN\_RXIMR\_MI(x)                          (((uint32\_t)(((uint32\_t)(x)) << CAN\_RXIMR\_MI\_SHIFT)) \& CAN\_RXIMR\_MI\_MASK)}}
\DoxyCodeLine{2557 }
\DoxyCodeLine{2558 \textcolor{comment}{/* The count of CAN\_RXIMR */}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define CAN\_RXIMR\_COUNT                          (16U)}}
\DoxyCodeLine{2560 }
\DoxyCodeLine{2561  \textcolor{comment}{/* end of group CAN\_Register\_Masks */}}
\DoxyCodeLine{2565 }
\DoxyCodeLine{2566 }
\DoxyCodeLine{2567 \textcolor{comment}{/* CAN -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define CAN0\_BASE                                (0x40024000u)}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define CAN0                                     ((CAN\_Type *)CAN0\_BASE)}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define CAN\_BASE\_ADDRS                           \{ CAN0\_BASE \}}}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define CAN\_BASE\_PTRS                            \{ CAN0 \}}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define CAN\_Rx\_Warning\_IRQS                      \{ CAN0\_Rx\_Warning\_IRQn \}}}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define CAN\_Tx\_Warning\_IRQS                      \{ CAN0\_Tx\_Warning\_IRQn \}}}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define CAN\_Wake\_Up\_IRQS                         \{ CAN0\_Wake\_Up\_IRQn \}}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define CAN\_Error\_IRQS                           \{ CAN0\_Error\_IRQn \}}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define CAN\_Bus\_Off\_IRQS                         \{ CAN0\_Bus\_Off\_IRQn \}}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define CAN\_ORed\_Message\_buffer\_IRQS             \{ CAN0\_ORed\_Message\_buffer\_IRQn \}}}
\DoxyCodeLine{2583  \textcolor{comment}{/* end of group CAN\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{2587 }
\DoxyCodeLine{2588 }
\DoxyCodeLine{2589 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{2590 \textcolor{comment}{   -\/-\/ CAU Peripheral Access Layer}}
\DoxyCodeLine{2591 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{2592 }
\DoxyCodeLine{2599 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{2600   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t DIRECT[16];                        }
\DoxyCodeLine{2601        uint8\_t RESERVED\_0[2048];}
\DoxyCodeLine{2602   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}{LDR\_CASR}};                          }
\DoxyCodeLine{2603   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}{LDR\_CAA}};                           }
\DoxyCodeLine{2604   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t LDR\_CA[9];                         }
\DoxyCodeLine{2605        uint8\_t RESERVED\_1[20];}
\DoxyCodeLine{2606   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}{STR\_CASR}};                          }
\DoxyCodeLine{2607   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}{STR\_CAA}};                           }
\DoxyCodeLine{2608   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t STR\_CA[9];                         }
\DoxyCodeLine{2609        uint8\_t RESERVED\_2[20];}
\DoxyCodeLine{2610   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}{ADR\_CASR}};                          }
\DoxyCodeLine{2611   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}{ADR\_CAA}};                           }
\DoxyCodeLine{2612   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t ADR\_CA[9];                         }
\DoxyCodeLine{2613        uint8\_t RESERVED\_3[20];}
\DoxyCodeLine{2614   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}{RADR\_CASR}};                         }
\DoxyCodeLine{2615   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}{RADR\_CAA}};                          }
\DoxyCodeLine{2616   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t RADR\_CA[9];                        }
\DoxyCodeLine{2617        uint8\_t RESERVED\_4[84];}
\DoxyCodeLine{2618   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}{XOR\_CASR}};                          }
\DoxyCodeLine{2619   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}{XOR\_CAA}};                           }
\DoxyCodeLine{2620   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t XOR\_CA[9];                         }
\DoxyCodeLine{2621        uint8\_t RESERVED\_5[20];}
\DoxyCodeLine{2622   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}{ROTL\_CASR}};                         }
\DoxyCodeLine{2623   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}{ROTL\_CAA}};                          }
\DoxyCodeLine{2624   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t ROTL\_CA[9];                        }
\DoxyCodeLine{2625        uint8\_t RESERVED\_6[276];}
\DoxyCodeLine{2626   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}{AESC\_CASR}};                         }
\DoxyCodeLine{2627   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}{AESC\_CAA}};                          }
\DoxyCodeLine{2628   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t AESC\_CA[9];                        }
\DoxyCodeLine{2629        uint8\_t RESERVED\_7[20];}
\DoxyCodeLine{2630   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}{AESIC\_CASR}};                        }
\DoxyCodeLine{2631   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}{AESIC\_CAA}};                         }
\DoxyCodeLine{2632   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t AESIC\_CA[9];                       }
\DoxyCodeLine{2633 \} \mbox{\hyperlink{struct_c_a_u___type}{CAU\_Type}};}
\DoxyCodeLine{2634 }
\DoxyCodeLine{2635 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{2636 \textcolor{comment}{   -\/-\/ CAU Register Masks}}
\DoxyCodeLine{2637 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{2638 }
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT0\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT0\_SHIFT             (0U)}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT0(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT0\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT0\_MASK)}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT1\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT1\_SHIFT             (0U)}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT1(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT1\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT1\_MASK)}}
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT2\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT2\_SHIFT             (0U)}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT2(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT2\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT2\_MASK)}}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT3\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT3\_SHIFT             (0U)}}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT3(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT3\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT3\_MASK)}}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT4\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT4\_SHIFT             (0U)}}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT4(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT4\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT4\_MASK)}}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT5\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT5\_SHIFT             (0U)}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT5(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT5\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT5\_MASK)}}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT6\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT6\_SHIFT             (0U)}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT6(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT6\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT6\_MASK)}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT7\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT7\_SHIFT             (0U)}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT7(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT7\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT7\_MASK)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT8\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT8\_SHIFT             (0U)}}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT8(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT8\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT8\_MASK)}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT9\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT9\_SHIFT             (0U)}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT9(x)                (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT9\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT9\_MASK)}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT10\_MASK             (0xFFFFFFFFU)}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT10\_SHIFT            (0U)}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT10(x)               (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT10\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT10\_MASK)}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT11\_MASK             (0xFFFFFFFFU)}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT11\_SHIFT            (0U)}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT11(x)               (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT11\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT11\_MASK)}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT12\_MASK             (0xFFFFFFFFU)}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT12\_SHIFT            (0U)}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT12(x)               (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT12\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT12\_MASK)}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT13\_MASK             (0xFFFFFFFFU)}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT13\_SHIFT            (0U)}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT13(x)               (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT13\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT13\_MASK)}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT14\_MASK             (0xFFFFFFFFU)}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT14\_SHIFT            (0U)}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT14(x)               (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT14\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT14\_MASK)}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT15\_MASK             (0xFFFFFFFFU)}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT15\_SHIFT            (0U)}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define CAU\_DIRECT\_CAU\_DIRECT15(x)               (((uint32\_t)(((uint32\_t)(x)) << CAU\_DIRECT\_CAU\_DIRECT15\_SHIFT)) \& CAU\_DIRECT\_CAU\_DIRECT15\_MASK)}}
\DoxyCodeLine{2693 }
\DoxyCodeLine{2694 \textcolor{comment}{/* The count of CAU\_DIRECT */}}
\DoxyCodeLine{2695 \textcolor{preprocessor}{\#define CAU\_DIRECT\_COUNT                         (16U)}}
\DoxyCodeLine{2696 }
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_IC\_MASK                     (0x1U)}}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_IC\_SHIFT                    (0U)}}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_IC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CASR\_IC\_SHIFT)) \& CAU\_LDR\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_DPE\_MASK                    (0x2U)}}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_DPE\_SHIFT                   (1U)}}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_DPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CASR\_DPE\_SHIFT)) \& CAU\_LDR\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_VER\_MASK                    (0xF0000000U)}}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_VER\_SHIFT                   (28U)}}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define CAU\_LDR\_CASR\_VER(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CASR\_VER\_SHIFT)) \& CAU\_LDR\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2707 }
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define CAU\_LDR\_CAA\_ACC\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define CAU\_LDR\_CAA\_ACC\_SHIFT                    (0U)}}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define CAU\_LDR\_CAA\_ACC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CAA\_ACC\_SHIFT)) \& CAU\_LDR\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{2712 }
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA0\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA0\_SHIFT                     (0U)}}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA0(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA0\_SHIFT)) \& CAU\_LDR\_CA\_CA0\_MASK)}}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA1\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA1\_SHIFT                     (0U)}}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA1(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA1\_SHIFT)) \& CAU\_LDR\_CA\_CA1\_MASK)}}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA2\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA2\_SHIFT                     (0U)}}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA2(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA2\_SHIFT)) \& CAU\_LDR\_CA\_CA2\_MASK)}}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA3\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA3\_SHIFT                     (0U)}}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA3(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA3\_SHIFT)) \& CAU\_LDR\_CA\_CA3\_MASK)}}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA4\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA4\_SHIFT                     (0U)}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA4(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA4\_SHIFT)) \& CAU\_LDR\_CA\_CA4\_MASK)}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA5\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA5\_SHIFT                     (0U)}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA5(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA5\_SHIFT)) \& CAU\_LDR\_CA\_CA5\_MASK)}}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA6\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA6\_SHIFT                     (0U)}}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA6(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA6\_SHIFT)) \& CAU\_LDR\_CA\_CA6\_MASK)}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA7\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA7\_SHIFT                     (0U)}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA7(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA7\_SHIFT)) \& CAU\_LDR\_CA\_CA7\_MASK)}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA8\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA8\_SHIFT                     (0U)}}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_CA8(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_LDR\_CA\_CA8\_SHIFT)) \& CAU\_LDR\_CA\_CA8\_MASK)}}
\DoxyCodeLine{2741 }
\DoxyCodeLine{2742 \textcolor{comment}{/* The count of CAU\_LDR\_CA */}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define CAU\_LDR\_CA\_COUNT                         (9U)}}
\DoxyCodeLine{2744 }
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_IC\_MASK                     (0x1U)}}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_IC\_SHIFT                    (0U)}}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_IC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CASR\_IC\_SHIFT)) \& CAU\_STR\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_DPE\_MASK                    (0x2U)}}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_DPE\_SHIFT                   (1U)}}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_DPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CASR\_DPE\_SHIFT)) \& CAU\_STR\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_VER\_MASK                    (0xF0000000U)}}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_VER\_SHIFT                   (28U)}}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define CAU\_STR\_CASR\_VER(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CASR\_VER\_SHIFT)) \& CAU\_STR\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2755 }
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define CAU\_STR\_CAA\_ACC\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define CAU\_STR\_CAA\_ACC\_SHIFT                    (0U)}}
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define CAU\_STR\_CAA\_ACC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CAA\_ACC\_SHIFT)) \& CAU\_STR\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{2760 }
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA0\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA0\_SHIFT                     (0U)}}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA0(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA0\_SHIFT)) \& CAU\_STR\_CA\_CA0\_MASK)}}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA1\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA1\_SHIFT                     (0U)}}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA1(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA1\_SHIFT)) \& CAU\_STR\_CA\_CA1\_MASK)}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA2\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA2\_SHIFT                     (0U)}}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA2(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA2\_SHIFT)) \& CAU\_STR\_CA\_CA2\_MASK)}}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA3\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA3\_SHIFT                     (0U)}}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA3(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA3\_SHIFT)) \& CAU\_STR\_CA\_CA3\_MASK)}}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA4\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA4\_SHIFT                     (0U)}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA4(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA4\_SHIFT)) \& CAU\_STR\_CA\_CA4\_MASK)}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA5\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA5\_SHIFT                     (0U)}}
\DoxyCodeLine{2779 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA5(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA5\_SHIFT)) \& CAU\_STR\_CA\_CA5\_MASK)}}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA6\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA6\_SHIFT                     (0U)}}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA6(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA6\_SHIFT)) \& CAU\_STR\_CA\_CA6\_MASK)}}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA7\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA7\_SHIFT                     (0U)}}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA7(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA7\_SHIFT)) \& CAU\_STR\_CA\_CA7\_MASK)}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA8\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA8\_SHIFT                     (0U)}}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_CA8(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_STR\_CA\_CA8\_SHIFT)) \& CAU\_STR\_CA\_CA8\_MASK)}}
\DoxyCodeLine{2789 }
\DoxyCodeLine{2790 \textcolor{comment}{/* The count of CAU\_STR\_CA */}}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define CAU\_STR\_CA\_COUNT                         (9U)}}
\DoxyCodeLine{2792 }
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_IC\_MASK                     (0x1U)}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_IC\_SHIFT                    (0U)}}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_IC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CASR\_IC\_SHIFT)) \& CAU\_ADR\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_DPE\_MASK                    (0x2U)}}
\DoxyCodeLine{2798 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_DPE\_SHIFT                   (1U)}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_DPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CASR\_DPE\_SHIFT)) \& CAU\_ADR\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_VER\_MASK                    (0xF0000000U)}}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_VER\_SHIFT                   (28U)}}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define CAU\_ADR\_CASR\_VER(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CASR\_VER\_SHIFT)) \& CAU\_ADR\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2803 }
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define CAU\_ADR\_CAA\_ACC\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define CAU\_ADR\_CAA\_ACC\_SHIFT                    (0U)}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define CAU\_ADR\_CAA\_ACC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CAA\_ACC\_SHIFT)) \& CAU\_ADR\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{2808 }
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA0\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA0\_SHIFT                     (0U)}}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA0(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA0\_SHIFT)) \& CAU\_ADR\_CA\_CA0\_MASK)}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA1\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA1\_SHIFT                     (0U)}}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA1(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA1\_SHIFT)) \& CAU\_ADR\_CA\_CA1\_MASK)}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA2\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA2\_SHIFT                     (0U)}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA2(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA2\_SHIFT)) \& CAU\_ADR\_CA\_CA2\_MASK)}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA3\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA3\_SHIFT                     (0U)}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA3(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA3\_SHIFT)) \& CAU\_ADR\_CA\_CA3\_MASK)}}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA4\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA4\_SHIFT                     (0U)}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA4(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA4\_SHIFT)) \& CAU\_ADR\_CA\_CA4\_MASK)}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA5\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA5\_SHIFT                     (0U)}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA5(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA5\_SHIFT)) \& CAU\_ADR\_CA\_CA5\_MASK)}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA6\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA6\_SHIFT                     (0U)}}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA6(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA6\_SHIFT)) \& CAU\_ADR\_CA\_CA6\_MASK)}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA7\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA7\_SHIFT                     (0U)}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA7(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA7\_SHIFT)) \& CAU\_ADR\_CA\_CA7\_MASK)}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA8\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA8\_SHIFT                     (0U)}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_CA8(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_ADR\_CA\_CA8\_SHIFT)) \& CAU\_ADR\_CA\_CA8\_MASK)}}
\DoxyCodeLine{2837 }
\DoxyCodeLine{2838 \textcolor{comment}{/* The count of CAU\_ADR\_CA */}}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define CAU\_ADR\_CA\_COUNT                         (9U)}}
\DoxyCodeLine{2840 }
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_IC\_MASK                    (0x1U)}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_IC\_SHIFT                   (0U)}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_IC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CASR\_IC\_SHIFT)) \& CAU\_RADR\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_DPE\_MASK                   (0x2U)}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_DPE\_SHIFT                  (1U)}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_DPE(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CASR\_DPE\_SHIFT)) \& CAU\_RADR\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_VER\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_VER\_SHIFT                  (28U)}}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define CAU\_RADR\_CASR\_VER(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CASR\_VER\_SHIFT)) \& CAU\_RADR\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2851 }
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define CAU\_RADR\_CAA\_ACC\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define CAU\_RADR\_CAA\_ACC\_SHIFT                   (0U)}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define CAU\_RADR\_CAA\_ACC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CAA\_ACC\_SHIFT)) \& CAU\_RADR\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{2856 }
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA0\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA0\_SHIFT                    (0U)}}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA0(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA0\_SHIFT)) \& CAU\_RADR\_CA\_CA0\_MASK)}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA1\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA1\_SHIFT                    (0U)}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA1(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA1\_SHIFT)) \& CAU\_RADR\_CA\_CA1\_MASK)}}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA2\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA2\_SHIFT                    (0U)}}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA2(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA2\_SHIFT)) \& CAU\_RADR\_CA\_CA2\_MASK)}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA3\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA3\_SHIFT                    (0U)}}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA3(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA3\_SHIFT)) \& CAU\_RADR\_CA\_CA3\_MASK)}}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA4\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA4\_SHIFT                    (0U)}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA4(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA4\_SHIFT)) \& CAU\_RADR\_CA\_CA4\_MASK)}}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA5\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA5\_SHIFT                    (0U)}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA5(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA5\_SHIFT)) \& CAU\_RADR\_CA\_CA5\_MASK)}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA6\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA6\_SHIFT                    (0U)}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA6(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA6\_SHIFT)) \& CAU\_RADR\_CA\_CA6\_MASK)}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA7\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA7\_SHIFT                    (0U)}}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA7(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA7\_SHIFT)) \& CAU\_RADR\_CA\_CA7\_MASK)}}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA8\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2883 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA8\_SHIFT                    (0U)}}
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_CA8(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_RADR\_CA\_CA8\_SHIFT)) \& CAU\_RADR\_CA\_CA8\_MASK)}}
\DoxyCodeLine{2885 }
\DoxyCodeLine{2886 \textcolor{comment}{/* The count of CAU\_RADR\_CA */}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define CAU\_RADR\_CA\_COUNT                        (9U)}}
\DoxyCodeLine{2888 }
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_IC\_MASK                     (0x1U)}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_IC\_SHIFT                    (0U)}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_IC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CASR\_IC\_SHIFT)) \& CAU\_XOR\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_DPE\_MASK                    (0x2U)}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_DPE\_SHIFT                   (1U)}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_DPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CASR\_DPE\_SHIFT)) \& CAU\_XOR\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_VER\_MASK                    (0xF0000000U)}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_VER\_SHIFT                   (28U)}}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define CAU\_XOR\_CASR\_VER(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CASR\_VER\_SHIFT)) \& CAU\_XOR\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2899 }
\DoxyCodeLine{2901 \textcolor{preprocessor}{\#define CAU\_XOR\_CAA\_ACC\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define CAU\_XOR\_CAA\_ACC\_SHIFT                    (0U)}}
\DoxyCodeLine{2903 \textcolor{preprocessor}{\#define CAU\_XOR\_CAA\_ACC(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CAA\_ACC\_SHIFT)) \& CAU\_XOR\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{2904 }
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA0\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA0\_SHIFT                     (0U)}}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA0(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA0\_SHIFT)) \& CAU\_XOR\_CA\_CA0\_MASK)}}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA1\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA1\_SHIFT                     (0U)}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA1(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA1\_SHIFT)) \& CAU\_XOR\_CA\_CA1\_MASK)}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA2\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA2\_SHIFT                     (0U)}}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA2(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA2\_SHIFT)) \& CAU\_XOR\_CA\_CA2\_MASK)}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA3\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA3\_SHIFT                     (0U)}}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA3(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA3\_SHIFT)) \& CAU\_XOR\_CA\_CA3\_MASK)}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA4\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA4\_SHIFT                     (0U)}}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA4(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA4\_SHIFT)) \& CAU\_XOR\_CA\_CA4\_MASK)}}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA5\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA5\_SHIFT                     (0U)}}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA5(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA5\_SHIFT)) \& CAU\_XOR\_CA\_CA5\_MASK)}}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA6\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA6\_SHIFT                     (0U)}}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA6(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA6\_SHIFT)) \& CAU\_XOR\_CA\_CA6\_MASK)}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA7\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA7\_SHIFT                     (0U)}}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA7(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA7\_SHIFT)) \& CAU\_XOR\_CA\_CA7\_MASK)}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA8\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA8\_SHIFT                     (0U)}}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_CA8(x)                        (((uint32\_t)(((uint32\_t)(x)) << CAU\_XOR\_CA\_CA8\_SHIFT)) \& CAU\_XOR\_CA\_CA8\_MASK)}}
\DoxyCodeLine{2933 }
\DoxyCodeLine{2934 \textcolor{comment}{/* The count of CAU\_XOR\_CA */}}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define CAU\_XOR\_CA\_COUNT                         (9U)}}
\DoxyCodeLine{2936 }
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_IC\_MASK                    (0x1U)}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_IC\_SHIFT                   (0U)}}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_IC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CASR\_IC\_SHIFT)) \& CAU\_ROTL\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_DPE\_MASK                   (0x2U)}}
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_DPE\_SHIFT                  (1U)}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_DPE(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CASR\_DPE\_SHIFT)) \& CAU\_ROTL\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_VER\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_VER\_SHIFT                  (28U)}}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define CAU\_ROTL\_CASR\_VER(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CASR\_VER\_SHIFT)) \& CAU\_ROTL\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2947 }
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define CAU\_ROTL\_CAA\_ACC\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define CAU\_ROTL\_CAA\_ACC\_SHIFT                   (0U)}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define CAU\_ROTL\_CAA\_ACC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CAA\_ACC\_SHIFT)) \& CAU\_ROTL\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{2952 }
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA0\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA0\_SHIFT                    (0U)}}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA0(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA0\_SHIFT)) \& CAU\_ROTL\_CA\_CA0\_MASK)}}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA1\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA1\_SHIFT                    (0U)}}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA1(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA1\_SHIFT)) \& CAU\_ROTL\_CA\_CA1\_MASK)}}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA2\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA2\_SHIFT                    (0U)}}
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA2(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA2\_SHIFT)) \& CAU\_ROTL\_CA\_CA2\_MASK)}}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA3\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA3\_SHIFT                    (0U)}}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA3(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA3\_SHIFT)) \& CAU\_ROTL\_CA\_CA3\_MASK)}}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA4\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA4\_SHIFT                    (0U)}}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA4(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA4\_SHIFT)) \& CAU\_ROTL\_CA\_CA4\_MASK)}}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA5\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA5\_SHIFT                    (0U)}}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA5(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA5\_SHIFT)) \& CAU\_ROTL\_CA\_CA5\_MASK)}}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA6\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA6\_SHIFT                    (0U)}}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA6(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA6\_SHIFT)) \& CAU\_ROTL\_CA\_CA6\_MASK)}}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA7\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA7\_SHIFT                    (0U)}}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA7(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA7\_SHIFT)) \& CAU\_ROTL\_CA\_CA7\_MASK)}}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA8\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA8\_SHIFT                    (0U)}}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_CA8(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_ROTL\_CA\_CA8\_SHIFT)) \& CAU\_ROTL\_CA\_CA8\_MASK)}}
\DoxyCodeLine{2981 }
\DoxyCodeLine{2982 \textcolor{comment}{/* The count of CAU\_ROTL\_CA */}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define CAU\_ROTL\_CA\_COUNT                        (9U)}}
\DoxyCodeLine{2984 }
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_IC\_MASK                    (0x1U)}}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_IC\_SHIFT                   (0U)}}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_IC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CASR\_IC\_SHIFT)) \& CAU\_AESC\_CASR\_IC\_MASK)}}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_DPE\_MASK                   (0x2U)}}
\DoxyCodeLine{2990 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_DPE\_SHIFT                  (1U)}}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_DPE(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CASR\_DPE\_SHIFT)) \& CAU\_AESC\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_VER\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_VER\_SHIFT                  (28U)}}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define CAU\_AESC\_CASR\_VER(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CASR\_VER\_SHIFT)) \& CAU\_AESC\_CASR\_VER\_MASK)}}
\DoxyCodeLine{2995 }
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define CAU\_AESC\_CAA\_ACC\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define CAU\_AESC\_CAA\_ACC\_SHIFT                   (0U)}}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define CAU\_AESC\_CAA\_ACC(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CAA\_ACC\_SHIFT)) \& CAU\_AESC\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{3000 }
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA0\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA0\_SHIFT                    (0U)}}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA0(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA0\_SHIFT)) \& CAU\_AESC\_CA\_CA0\_MASK)}}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA1\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA1\_SHIFT                    (0U)}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA1(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA1\_SHIFT)) \& CAU\_AESC\_CA\_CA1\_MASK)}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA2\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA2\_SHIFT                    (0U)}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA2(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA2\_SHIFT)) \& CAU\_AESC\_CA\_CA2\_MASK)}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA3\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA3\_SHIFT                    (0U)}}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA3(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA3\_SHIFT)) \& CAU\_AESC\_CA\_CA3\_MASK)}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA4\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA4\_SHIFT                    (0U)}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA4(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA4\_SHIFT)) \& CAU\_AESC\_CA\_CA4\_MASK)}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA5\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA5\_SHIFT                    (0U)}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA5(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA5\_SHIFT)) \& CAU\_AESC\_CA\_CA5\_MASK)}}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA6\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA6\_SHIFT                    (0U)}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA6(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA6\_SHIFT)) \& CAU\_AESC\_CA\_CA6\_MASK)}}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA7\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA7\_SHIFT                    (0U)}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA7(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA7\_SHIFT)) \& CAU\_AESC\_CA\_CA7\_MASK)}}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA8\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA8\_SHIFT                    (0U)}}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_CA8(x)                       (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESC\_CA\_CA8\_SHIFT)) \& CAU\_AESC\_CA\_CA8\_MASK)}}
\DoxyCodeLine{3029 }
\DoxyCodeLine{3030 \textcolor{comment}{/* The count of CAU\_AESC\_CA */}}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define CAU\_AESC\_CA\_COUNT                        (9U)}}
\DoxyCodeLine{3032 }
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_IC\_MASK                   (0x1U)}}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_IC\_SHIFT                  (0U)}}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_IC(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CASR\_IC\_SHIFT)) \& CAU\_AESIC\_CASR\_IC\_MASK)}}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_DPE\_MASK                  (0x2U)}}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_DPE\_SHIFT                 (1U)}}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_DPE(x)                    (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CASR\_DPE\_SHIFT)) \& CAU\_AESIC\_CASR\_DPE\_MASK)}}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_VER\_MASK                  (0xF0000000U)}}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_VER\_SHIFT                 (28U)}}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define CAU\_AESIC\_CASR\_VER(x)                    (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CASR\_VER\_SHIFT)) \& CAU\_AESIC\_CASR\_VER\_MASK)}}
\DoxyCodeLine{3043 }
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define CAU\_AESIC\_CAA\_ACC\_MASK                   (0xFFFFFFFFU)}}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define CAU\_AESIC\_CAA\_ACC\_SHIFT                  (0U)}}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define CAU\_AESIC\_CAA\_ACC(x)                     (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CAA\_ACC\_SHIFT)) \& CAU\_AESIC\_CAA\_ACC\_MASK)}}
\DoxyCodeLine{3048 }
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA0\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA0\_SHIFT                   (0U)}}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA0(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA0\_SHIFT)) \& CAU\_AESIC\_CA\_CA0\_MASK)}}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA1\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA1\_SHIFT                   (0U)}}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA1(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA1\_SHIFT)) \& CAU\_AESIC\_CA\_CA1\_MASK)}}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA2\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA2\_SHIFT                   (0U)}}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA2(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA2\_SHIFT)) \& CAU\_AESIC\_CA\_CA2\_MASK)}}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA3\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA3\_SHIFT                   (0U)}}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA3(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA3\_SHIFT)) \& CAU\_AESIC\_CA\_CA3\_MASK)}}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA4\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA4\_SHIFT                   (0U)}}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA4(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA4\_SHIFT)) \& CAU\_AESIC\_CA\_CA4\_MASK)}}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA5\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA5\_SHIFT                   (0U)}}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA5(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA5\_SHIFT)) \& CAU\_AESIC\_CA\_CA5\_MASK)}}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA6\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA6\_SHIFT                   (0U)}}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA6(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA6\_SHIFT)) \& CAU\_AESIC\_CA\_CA6\_MASK)}}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA7\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA7\_SHIFT                   (0U)}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA7(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA7\_SHIFT)) \& CAU\_AESIC\_CA\_CA7\_MASK)}}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA8\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA8\_SHIFT                   (0U)}}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_CA8(x)                      (((uint32\_t)(((uint32\_t)(x)) << CAU\_AESIC\_CA\_CA8\_SHIFT)) \& CAU\_AESIC\_CA\_CA8\_MASK)}}
\DoxyCodeLine{3077 }
\DoxyCodeLine{3078 \textcolor{comment}{/* The count of CAU\_AESIC\_CA */}}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define CAU\_AESIC\_CA\_COUNT                       (9U)}}
\DoxyCodeLine{3080 }
\DoxyCodeLine{3081  \textcolor{comment}{/* end of group CAU\_Register\_Masks */}}
\DoxyCodeLine{3085 }
\DoxyCodeLine{3086 }
\DoxyCodeLine{3087 \textcolor{comment}{/* CAU -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define CAU\_BASE                                 (0xE0081000u)}}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define CAU                                      ((CAU\_Type *)CAU\_BASE)}}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define CAU\_BASE\_ADDRS                           \{ CAU\_BASE \}}}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define CAU\_BASE\_PTRS                            \{ CAU \}}}
\DoxyCodeLine{3096  \textcolor{comment}{/* end of group CAU\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{3100 }
\DoxyCodeLine{3101 }
\DoxyCodeLine{3102 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3103 \textcolor{comment}{   -\/-\/ CMP Peripheral Access Layer}}
\DoxyCodeLine{3104 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3105 }
\DoxyCodeLine{3112 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{3113   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}{CR0}};                                }
\DoxyCodeLine{3114   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}{CR1}};                                }
\DoxyCodeLine{3115   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}{FPR}};                                }
\DoxyCodeLine{3116   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}{SCR}};                                }
\DoxyCodeLine{3117   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}{DACCR}};                              }
\DoxyCodeLine{3118   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}{MUXCR}};                              }
\DoxyCodeLine{3119 \} \mbox{\hyperlink{struct_c_m_p___type}{CMP\_Type}};}
\DoxyCodeLine{3120 }
\DoxyCodeLine{3121 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3122 \textcolor{comment}{   -\/-\/ CMP Register Masks}}
\DoxyCodeLine{3123 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3124 }
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define CMP\_CR0\_HYSTCTR\_MASK                     (0x3U)}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define CMP\_CR0\_HYSTCTR\_SHIFT                    (0U)}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define CMP\_CR0\_HYSTCTR(x)                       (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR0\_HYSTCTR\_SHIFT)) \& CMP\_CR0\_HYSTCTR\_MASK)}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define CMP\_CR0\_FILTER\_CNT\_MASK                  (0x70U)}}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define CMP\_CR0\_FILTER\_CNT\_SHIFT                 (4U)}}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define CMP\_CR0\_FILTER\_CNT(x)                    (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR0\_FILTER\_CNT\_SHIFT)) \& CMP\_CR0\_FILTER\_CNT\_MASK)}}
\DoxyCodeLine{3137 }
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define CMP\_CR1\_EN\_MASK                          (0x1U)}}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define CMP\_CR1\_EN\_SHIFT                         (0U)}}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define CMP\_CR1\_EN(x)                            (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_EN\_SHIFT)) \& CMP\_CR1\_EN\_MASK)}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define CMP\_CR1\_OPE\_MASK                         (0x2U)}}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define CMP\_CR1\_OPE\_SHIFT                        (1U)}}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define CMP\_CR1\_OPE(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_OPE\_SHIFT)) \& CMP\_CR1\_OPE\_MASK)}}
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define CMP\_CR1\_COS\_MASK                         (0x4U)}}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define CMP\_CR1\_COS\_SHIFT                        (2U)}}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define CMP\_CR1\_COS(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_COS\_SHIFT)) \& CMP\_CR1\_COS\_MASK)}}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define CMP\_CR1\_INV\_MASK                         (0x8U)}}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define CMP\_CR1\_INV\_SHIFT                        (3U)}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define CMP\_CR1\_INV(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_INV\_SHIFT)) \& CMP\_CR1\_INV\_MASK)}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define CMP\_CR1\_PMODE\_MASK                       (0x10U)}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define CMP\_CR1\_PMODE\_SHIFT                      (4U)}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define CMP\_CR1\_PMODE(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_PMODE\_SHIFT)) \& CMP\_CR1\_PMODE\_MASK)}}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define CMP\_CR1\_WE\_MASK                          (0x40U)}}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define CMP\_CR1\_WE\_SHIFT                         (6U)}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define CMP\_CR1\_WE(x)                            (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_WE\_SHIFT)) \& CMP\_CR1\_WE\_MASK)}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define CMP\_CR1\_SE\_MASK                          (0x80U)}}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define CMP\_CR1\_SE\_SHIFT                         (7U)}}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define CMP\_CR1\_SE(x)                            (((uint8\_t)(((uint8\_t)(x)) << CMP\_CR1\_SE\_SHIFT)) \& CMP\_CR1\_SE\_MASK)}}
\DoxyCodeLine{3160 }
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define CMP\_FPR\_FILT\_PER\_MASK                    (0xFFU)}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define CMP\_FPR\_FILT\_PER\_SHIFT                   (0U)}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define CMP\_FPR\_FILT\_PER(x)                      (((uint8\_t)(((uint8\_t)(x)) << CMP\_FPR\_FILT\_PER\_SHIFT)) \& CMP\_FPR\_FILT\_PER\_MASK)}}
\DoxyCodeLine{3165 }
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define CMP\_SCR\_COUT\_MASK                        (0x1U)}}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define CMP\_SCR\_COUT\_SHIFT                       (0U)}}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define CMP\_SCR\_COUT(x)                          (((uint8\_t)(((uint8\_t)(x)) << CMP\_SCR\_COUT\_SHIFT)) \& CMP\_SCR\_COUT\_MASK)}}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define CMP\_SCR\_CFF\_MASK                         (0x2U)}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define CMP\_SCR\_CFF\_SHIFT                        (1U)}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define CMP\_SCR\_CFF(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_SCR\_CFF\_SHIFT)) \& CMP\_SCR\_CFF\_MASK)}}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define CMP\_SCR\_CFR\_MASK                         (0x4U)}}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define CMP\_SCR\_CFR\_SHIFT                        (2U)}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define CMP\_SCR\_CFR(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_SCR\_CFR\_SHIFT)) \& CMP\_SCR\_CFR\_MASK)}}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define CMP\_SCR\_IEF\_MASK                         (0x8U)}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define CMP\_SCR\_IEF\_SHIFT                        (3U)}}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define CMP\_SCR\_IEF(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_SCR\_IEF\_SHIFT)) \& CMP\_SCR\_IEF\_MASK)}}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define CMP\_SCR\_IER\_MASK                         (0x10U)}}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define CMP\_SCR\_IER\_SHIFT                        (4U)}}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define CMP\_SCR\_IER(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMP\_SCR\_IER\_SHIFT)) \& CMP\_SCR\_IER\_MASK)}}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define CMP\_SCR\_DMAEN\_MASK                       (0x40U)}}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define CMP\_SCR\_DMAEN\_SHIFT                      (6U)}}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define CMP\_SCR\_DMAEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMP\_SCR\_DMAEN\_SHIFT)) \& CMP\_SCR\_DMAEN\_MASK)}}
\DoxyCodeLine{3185 }
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define CMP\_DACCR\_VOSEL\_MASK                     (0x3FU)}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define CMP\_DACCR\_VOSEL\_SHIFT                    (0U)}}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#define CMP\_DACCR\_VOSEL(x)                       (((uint8\_t)(((uint8\_t)(x)) << CMP\_DACCR\_VOSEL\_SHIFT)) \& CMP\_DACCR\_VOSEL\_MASK)}}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define CMP\_DACCR\_VRSEL\_MASK                     (0x40U)}}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define CMP\_DACCR\_VRSEL\_SHIFT                    (6U)}}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define CMP\_DACCR\_VRSEL(x)                       (((uint8\_t)(((uint8\_t)(x)) << CMP\_DACCR\_VRSEL\_SHIFT)) \& CMP\_DACCR\_VRSEL\_MASK)}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define CMP\_DACCR\_DACEN\_MASK                     (0x80U)}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define CMP\_DACCR\_DACEN\_SHIFT                    (7U)}}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define CMP\_DACCR\_DACEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << CMP\_DACCR\_DACEN\_SHIFT)) \& CMP\_DACCR\_DACEN\_MASK)}}
\DoxyCodeLine{3196 }
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define CMP\_MUXCR\_MSEL\_MASK                      (0x7U)}}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define CMP\_MUXCR\_MSEL\_SHIFT                     (0U)}}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define CMP\_MUXCR\_MSEL(x)                        (((uint8\_t)(((uint8\_t)(x)) << CMP\_MUXCR\_MSEL\_SHIFT)) \& CMP\_MUXCR\_MSEL\_MASK)}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSEL\_MASK                      (0x38U)}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSEL\_SHIFT                     (3U)}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSEL(x)                        (((uint8\_t)(((uint8\_t)(x)) << CMP\_MUXCR\_PSEL\_SHIFT)) \& CMP\_MUXCR\_PSEL\_MASK)}}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSTM\_MASK                      (0x80U)}}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSTM\_SHIFT                     (7U)}}
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#define CMP\_MUXCR\_PSTM(x)                        (((uint8\_t)(((uint8\_t)(x)) << CMP\_MUXCR\_PSTM\_SHIFT)) \& CMP\_MUXCR\_PSTM\_MASK)}}
\DoxyCodeLine{3207 }
\DoxyCodeLine{3208  \textcolor{comment}{/* end of group CMP\_Register\_Masks */}}
\DoxyCodeLine{3212 }
\DoxyCodeLine{3213 }
\DoxyCodeLine{3214 \textcolor{comment}{/* CMP -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define CMP0\_BASE                                (0x40073000u)}}
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define CMP0                                     ((CMP\_Type *)CMP0\_BASE)}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define CMP1\_BASE                                (0x40073008u)}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define CMP1                                     ((CMP\_Type *)CMP1\_BASE)}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define CMP2\_BASE                                (0x40073010u)}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define CMP2                                     ((CMP\_Type *)CMP2\_BASE)}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define CMP\_BASE\_ADDRS                           \{ CMP0\_BASE, CMP1\_BASE, CMP2\_BASE \}}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define CMP\_BASE\_PTRS                            \{ CMP0, CMP1, CMP2 \}}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define CMP\_IRQS                                 \{ CMP0\_IRQn, CMP1\_IRQn, CMP2\_IRQn \}}}
\DoxyCodeLine{3233  \textcolor{comment}{/* end of group CMP\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{3237 }
\DoxyCodeLine{3238 }
\DoxyCodeLine{3239 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3240 \textcolor{comment}{   -\/-\/ CMT Peripheral Access Layer}}
\DoxyCodeLine{3241 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3242 }
\DoxyCodeLine{3249 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{3250   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}{CGH1}};                               }
\DoxyCodeLine{3251   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}{CGL1}};                               }
\DoxyCodeLine{3252   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}{CGH2}};                               }
\DoxyCodeLine{3253   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}{CGL2}};                               }
\DoxyCodeLine{3254   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}{OC}};                                 }
\DoxyCodeLine{3255   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}{MSC}};                                }
\DoxyCodeLine{3256   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}{CMD1}};                               }
\DoxyCodeLine{3257   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}{CMD2}};                               }
\DoxyCodeLine{3258   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}{CMD3}};                               }
\DoxyCodeLine{3259   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}{CMD4}};                               }
\DoxyCodeLine{3260   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}{PPS}};                                }
\DoxyCodeLine{3261   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}{DMA}};                                }
\DoxyCodeLine{3262 \} \mbox{\hyperlink{struct_c_m_t___type}{CMT\_Type}};}
\DoxyCodeLine{3263 }
\DoxyCodeLine{3264 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3265 \textcolor{comment}{   -\/-\/ CMT Register Masks}}
\DoxyCodeLine{3266 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3267 }
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define CMT\_CGH1\_PH\_MASK                         (0xFFU)}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define CMT\_CGH1\_PH\_SHIFT                        (0U)}}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define CMT\_CGH1\_PH(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CGH1\_PH\_SHIFT)) \& CMT\_CGH1\_PH\_MASK)}}
\DoxyCodeLine{3277 }
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define CMT\_CGL1\_PL\_MASK                         (0xFFU)}}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define CMT\_CGL1\_PL\_SHIFT                        (0U)}}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define CMT\_CGL1\_PL(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CGL1\_PL\_SHIFT)) \& CMT\_CGL1\_PL\_MASK)}}
\DoxyCodeLine{3282 }
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define CMT\_CGH2\_SH\_MASK                         (0xFFU)}}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define CMT\_CGH2\_SH\_SHIFT                        (0U)}}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define CMT\_CGH2\_SH(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CGH2\_SH\_SHIFT)) \& CMT\_CGH2\_SH\_MASK)}}
\DoxyCodeLine{3287 }
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define CMT\_CGL2\_SL\_MASK                         (0xFFU)}}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define CMT\_CGL2\_SL\_SHIFT                        (0U)}}
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define CMT\_CGL2\_SL(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CGL2\_SL\_SHIFT)) \& CMT\_CGL2\_SL\_MASK)}}
\DoxyCodeLine{3292 }
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define CMT\_OC\_IROPEN\_MASK                       (0x20U)}}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define CMT\_OC\_IROPEN\_SHIFT                      (5U)}}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define CMT\_OC\_IROPEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMT\_OC\_IROPEN\_SHIFT)) \& CMT\_OC\_IROPEN\_MASK)}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define CMT\_OC\_CMTPOL\_MASK                       (0x40U)}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define CMT\_OC\_CMTPOL\_SHIFT                      (6U)}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define CMT\_OC\_CMTPOL(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMT\_OC\_CMTPOL\_SHIFT)) \& CMT\_OC\_CMTPOL\_MASK)}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define CMT\_OC\_IROL\_MASK                         (0x80U)}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define CMT\_OC\_IROL\_SHIFT                        (7U)}}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define CMT\_OC\_IROL(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_OC\_IROL\_SHIFT)) \& CMT\_OC\_IROL\_MASK)}}
\DoxyCodeLine{3303 }
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define CMT\_MSC\_MCGEN\_MASK                       (0x1U)}}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define CMT\_MSC\_MCGEN\_SHIFT                      (0U)}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define CMT\_MSC\_MCGEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_MCGEN\_SHIFT)) \& CMT\_MSC\_MCGEN\_MASK)}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define CMT\_MSC\_EOCIE\_MASK                       (0x2U)}}
\DoxyCodeLine{3309 \textcolor{preprocessor}{\#define CMT\_MSC\_EOCIE\_SHIFT                      (1U)}}
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define CMT\_MSC\_EOCIE(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_EOCIE\_SHIFT)) \& CMT\_MSC\_EOCIE\_MASK)}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define CMT\_MSC\_FSK\_MASK                         (0x4U)}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define CMT\_MSC\_FSK\_SHIFT                        (2U)}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define CMT\_MSC\_FSK(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_FSK\_SHIFT)) \& CMT\_MSC\_FSK\_MASK)}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define CMT\_MSC\_BASE\_MASK                        (0x8U)}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define CMT\_MSC\_BASE\_SHIFT                       (3U)}}
\DoxyCodeLine{3316 \textcolor{preprocessor}{\#define CMT\_MSC\_BASE(x)                          (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_BASE\_SHIFT)) \& CMT\_MSC\_BASE\_MASK)}}
\DoxyCodeLine{3317 \textcolor{preprocessor}{\#define CMT\_MSC\_EXSPC\_MASK                       (0x10U)}}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define CMT\_MSC\_EXSPC\_SHIFT                      (4U)}}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define CMT\_MSC\_EXSPC(x)                         (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_EXSPC\_SHIFT)) \& CMT\_MSC\_EXSPC\_MASK)}}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define CMT\_MSC\_CMTDIV\_MASK                      (0x60U)}}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define CMT\_MSC\_CMTDIV\_SHIFT                     (5U)}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define CMT\_MSC\_CMTDIV(x)                        (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_CMTDIV\_SHIFT)) \& CMT\_MSC\_CMTDIV\_MASK)}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define CMT\_MSC\_EOCF\_MASK                        (0x80U)}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define CMT\_MSC\_EOCF\_SHIFT                       (7U)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define CMT\_MSC\_EOCF(x)                          (((uint8\_t)(((uint8\_t)(x)) << CMT\_MSC\_EOCF\_SHIFT)) \& CMT\_MSC\_EOCF\_MASK)}}
\DoxyCodeLine{3326 }
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define CMT\_CMD1\_MB\_MASK                         (0xFFU)}}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define CMT\_CMD1\_MB\_SHIFT                        (0U)}}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define CMT\_CMD1\_MB(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CMD1\_MB\_SHIFT)) \& CMT\_CMD1\_MB\_MASK)}}
\DoxyCodeLine{3331 }
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define CMT\_CMD2\_MB\_MASK                         (0xFFU)}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define CMT\_CMD2\_MB\_SHIFT                        (0U)}}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define CMT\_CMD2\_MB(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CMD2\_MB\_SHIFT)) \& CMT\_CMD2\_MB\_MASK)}}
\DoxyCodeLine{3336 }
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define CMT\_CMD3\_SB\_MASK                         (0xFFU)}}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define CMT\_CMD3\_SB\_SHIFT                        (0U)}}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define CMT\_CMD3\_SB(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CMD3\_SB\_SHIFT)) \& CMT\_CMD3\_SB\_MASK)}}
\DoxyCodeLine{3341 }
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define CMT\_CMD4\_SB\_MASK                         (0xFFU)}}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define CMT\_CMD4\_SB\_SHIFT                        (0U)}}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define CMT\_CMD4\_SB(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_CMD4\_SB\_SHIFT)) \& CMT\_CMD4\_SB\_MASK)}}
\DoxyCodeLine{3346 }
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define CMT\_PPS\_PPSDIV\_MASK                      (0xFU)}}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define CMT\_PPS\_PPSDIV\_SHIFT                     (0U)}}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define CMT\_PPS\_PPSDIV(x)                        (((uint8\_t)(((uint8\_t)(x)) << CMT\_PPS\_PPSDIV\_SHIFT)) \& CMT\_PPS\_PPSDIV\_MASK)}}
\DoxyCodeLine{3351 }
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define CMT\_DMA\_DMA\_MASK                         (0x1U)}}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define CMT\_DMA\_DMA\_SHIFT                        (0U)}}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define CMT\_DMA\_DMA(x)                           (((uint8\_t)(((uint8\_t)(x)) << CMT\_DMA\_DMA\_SHIFT)) \& CMT\_DMA\_DMA\_MASK)}}
\DoxyCodeLine{3356 }
\DoxyCodeLine{3357  \textcolor{comment}{/* end of group CMT\_Register\_Masks */}}
\DoxyCodeLine{3361 }
\DoxyCodeLine{3362 }
\DoxyCodeLine{3363 \textcolor{comment}{/* CMT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define CMT\_BASE                                 (0x40062000u)}}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define CMT                                      ((CMT\_Type *)CMT\_BASE)}}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define CMT\_BASE\_ADDRS                           \{ CMT\_BASE \}}}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define CMT\_BASE\_PTRS                            \{ CMT \}}}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define CMT\_IRQS                                 \{ CMT\_IRQn \}}}
\DoxyCodeLine{3374  \textcolor{comment}{/* end of group CMT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{3378 }
\DoxyCodeLine{3379 }
\DoxyCodeLine{3380 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3381 \textcolor{comment}{   -\/-\/ CRC Peripheral Access Layer}}
\DoxyCodeLine{3382 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3383 }
\DoxyCodeLine{3390 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{3391   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x0 */}}
\DoxyCodeLine{3392     \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x0 */}}
\DoxyCodeLine{3393       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{DATAL}};                             }
\DoxyCodeLine{3394       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{DATAH}};                             }
\DoxyCodeLine{3395     \} ACCESS16BIT;}
\DoxyCodeLine{3396     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}{DATA}};                              }
\DoxyCodeLine{3397     \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x0 */}}
\DoxyCodeLine{3398       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{DATALL}};                             }
\DoxyCodeLine{3399       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{DATALU}};                             }
\DoxyCodeLine{3400       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{DATAHL}};                             }
\DoxyCodeLine{3401       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{DATAHU}};                             }
\DoxyCodeLine{3402     \} ACCESS8BIT;}
\DoxyCodeLine{3403   \};}
\DoxyCodeLine{3404   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x4 */}}
\DoxyCodeLine{3405     \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x4 */}}
\DoxyCodeLine{3406       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{GPOLYL}};                            }
\DoxyCodeLine{3407       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{GPOLYH}};                            }
\DoxyCodeLine{3408     \} GPOLY\_ACCESS16BIT;}
\DoxyCodeLine{3409     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}{GPOLY}};                             }
\DoxyCodeLine{3410     \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x4 */}}
\DoxyCodeLine{3411       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{GPOLYLL}};                            }
\DoxyCodeLine{3412       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{GPOLYLU}};                            }
\DoxyCodeLine{3413       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{GPOLYHL}};                            }
\DoxyCodeLine{3414       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{GPOLYHU}};                            }
\DoxyCodeLine{3415     \} GPOLY\_ACCESS8BIT;}
\DoxyCodeLine{3416   \};}
\DoxyCodeLine{3417   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x8 */}}
\DoxyCodeLine{3418     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}{CTRL}};                              }
\DoxyCodeLine{3419     \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x8 */}}
\DoxyCodeLine{3420            uint8\_t RESERVED\_0[3];}
\DoxyCodeLine{3421       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{CTRLHU}};                             }
\DoxyCodeLine{3422     \} CTRL\_ACCESS8BIT;}
\DoxyCodeLine{3423   \};}
\DoxyCodeLine{3424 \} \mbox{\hyperlink{struct_c_r_c___type}{CRC\_Type}};}
\DoxyCodeLine{3425 }
\DoxyCodeLine{3426 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3427 \textcolor{comment}{   -\/-\/ CRC Register Masks}}
\DoxyCodeLine{3428 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3429 }
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define CRC\_DATAL\_DATAL\_MASK                     (0xFFFFU)}}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define CRC\_DATAL\_DATAL\_SHIFT                    (0U)}}
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define CRC\_DATAL\_DATAL(x)                       (((uint16\_t)(((uint16\_t)(x)) << CRC\_DATAL\_DATAL\_SHIFT)) \& CRC\_DATAL\_DATAL\_MASK)}}
\DoxyCodeLine{3439 }
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define CRC\_DATAH\_DATAH\_MASK                     (0xFFFFU)}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define CRC\_DATAH\_DATAH\_SHIFT                    (0U)}}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define CRC\_DATAH\_DATAH(x)                       (((uint16\_t)(((uint16\_t)(x)) << CRC\_DATAH\_DATAH\_SHIFT)) \& CRC\_DATAH\_DATAH\_MASK)}}
\DoxyCodeLine{3444 }
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define CRC\_DATA\_LL\_MASK                         (0xFFU)}}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define CRC\_DATA\_LL\_SHIFT                        (0U)}}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define CRC\_DATA\_LL(x)                           (((uint32\_t)(((uint32\_t)(x)) << CRC\_DATA\_LL\_SHIFT)) \& CRC\_DATA\_LL\_MASK)}}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define CRC\_DATA\_LU\_MASK                         (0xFF00U)}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define CRC\_DATA\_LU\_SHIFT                        (8U)}}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define CRC\_DATA\_LU(x)                           (((uint32\_t)(((uint32\_t)(x)) << CRC\_DATA\_LU\_SHIFT)) \& CRC\_DATA\_LU\_MASK)}}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define CRC\_DATA\_HL\_MASK                         (0xFF0000U)}}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define CRC\_DATA\_HL\_SHIFT                        (16U)}}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define CRC\_DATA\_HL(x)                           (((uint32\_t)(((uint32\_t)(x)) << CRC\_DATA\_HL\_SHIFT)) \& CRC\_DATA\_HL\_MASK)}}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define CRC\_DATA\_HU\_MASK                         (0xFF000000U)}}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define CRC\_DATA\_HU\_SHIFT                        (24U)}}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define CRC\_DATA\_HU(x)                           (((uint32\_t)(((uint32\_t)(x)) << CRC\_DATA\_HU\_SHIFT)) \& CRC\_DATA\_HU\_MASK)}}
\DoxyCodeLine{3458 }
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define CRC\_DATALL\_DATALL\_MASK                   (0xFFU)}}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define CRC\_DATALL\_DATALL\_SHIFT                  (0U)}}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define CRC\_DATALL\_DATALL(x)                     (((uint8\_t)(((uint8\_t)(x)) << CRC\_DATALL\_DATALL\_SHIFT)) \& CRC\_DATALL\_DATALL\_MASK)}}
\DoxyCodeLine{3463 }
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define CRC\_DATALU\_DATALU\_MASK                   (0xFFU)}}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define CRC\_DATALU\_DATALU\_SHIFT                  (0U)}}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define CRC\_DATALU\_DATALU(x)                     (((uint8\_t)(((uint8\_t)(x)) << CRC\_DATALU\_DATALU\_SHIFT)) \& CRC\_DATALU\_DATALU\_MASK)}}
\DoxyCodeLine{3468 }
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define CRC\_DATAHL\_DATAHL\_MASK                   (0xFFU)}}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define CRC\_DATAHL\_DATAHL\_SHIFT                  (0U)}}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define CRC\_DATAHL\_DATAHL(x)                     (((uint8\_t)(((uint8\_t)(x)) << CRC\_DATAHL\_DATAHL\_SHIFT)) \& CRC\_DATAHL\_DATAHL\_MASK)}}
\DoxyCodeLine{3473 }
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define CRC\_DATAHU\_DATAHU\_MASK                   (0xFFU)}}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define CRC\_DATAHU\_DATAHU\_SHIFT                  (0U)}}
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#define CRC\_DATAHU\_DATAHU(x)                     (((uint8\_t)(((uint8\_t)(x)) << CRC\_DATAHU\_DATAHU\_SHIFT)) \& CRC\_DATAHU\_DATAHU\_MASK)}}
\DoxyCodeLine{3478 }
\DoxyCodeLine{3480 \textcolor{preprocessor}{\#define CRC\_GPOLYL\_GPOLYL\_MASK                   (0xFFFFU)}}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define CRC\_GPOLYL\_GPOLYL\_SHIFT                  (0U)}}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define CRC\_GPOLYL\_GPOLYL(x)                     (((uint16\_t)(((uint16\_t)(x)) << CRC\_GPOLYL\_GPOLYL\_SHIFT)) \& CRC\_GPOLYL\_GPOLYL\_MASK)}}
\DoxyCodeLine{3483 }
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define CRC\_GPOLYH\_GPOLYH\_MASK                   (0xFFFFU)}}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define CRC\_GPOLYH\_GPOLYH\_SHIFT                  (0U)}}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define CRC\_GPOLYH\_GPOLYH(x)                     (((uint16\_t)(((uint16\_t)(x)) << CRC\_GPOLYH\_GPOLYH\_SHIFT)) \& CRC\_GPOLYH\_GPOLYH\_MASK)}}
\DoxyCodeLine{3488 }
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define CRC\_GPOLY\_LOW\_MASK                       (0xFFFFU)}}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define CRC\_GPOLY\_LOW\_SHIFT                      (0U)}}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define CRC\_GPOLY\_LOW(x)                         (((uint32\_t)(((uint32\_t)(x)) << CRC\_GPOLY\_LOW\_SHIFT)) \& CRC\_GPOLY\_LOW\_MASK)}}
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#define CRC\_GPOLY\_HIGH\_MASK                      (0xFFFF0000U)}}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define CRC\_GPOLY\_HIGH\_SHIFT                     (16U)}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define CRC\_GPOLY\_HIGH(x)                        (((uint32\_t)(((uint32\_t)(x)) << CRC\_GPOLY\_HIGH\_SHIFT)) \& CRC\_GPOLY\_HIGH\_MASK)}}
\DoxyCodeLine{3496 }
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define CRC\_GPOLYLL\_GPOLYLL\_MASK                 (0xFFU)}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define CRC\_GPOLYLL\_GPOLYLL\_SHIFT                (0U)}}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define CRC\_GPOLYLL\_GPOLYLL(x)                   (((uint8\_t)(((uint8\_t)(x)) << CRC\_GPOLYLL\_GPOLYLL\_SHIFT)) \& CRC\_GPOLYLL\_GPOLYLL\_MASK)}}
\DoxyCodeLine{3501 }
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define CRC\_GPOLYLU\_GPOLYLU\_MASK                 (0xFFU)}}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define CRC\_GPOLYLU\_GPOLYLU\_SHIFT                (0U)}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define CRC\_GPOLYLU\_GPOLYLU(x)                   (((uint8\_t)(((uint8\_t)(x)) << CRC\_GPOLYLU\_GPOLYLU\_SHIFT)) \& CRC\_GPOLYLU\_GPOLYLU\_MASK)}}
\DoxyCodeLine{3506 }
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define CRC\_GPOLYHL\_GPOLYHL\_MASK                 (0xFFU)}}
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define CRC\_GPOLYHL\_GPOLYHL\_SHIFT                (0U)}}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define CRC\_GPOLYHL\_GPOLYHL(x)                   (((uint8\_t)(((uint8\_t)(x)) << CRC\_GPOLYHL\_GPOLYHL\_SHIFT)) \& CRC\_GPOLYHL\_GPOLYHL\_MASK)}}
\DoxyCodeLine{3511 }
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define CRC\_GPOLYHU\_GPOLYHU\_MASK                 (0xFFU)}}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define CRC\_GPOLYHU\_GPOLYHU\_SHIFT                (0U)}}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define CRC\_GPOLYHU\_GPOLYHU(x)                   (((uint8\_t)(((uint8\_t)(x)) << CRC\_GPOLYHU\_GPOLYHU\_SHIFT)) \& CRC\_GPOLYHU\_GPOLYHU\_MASK)}}
\DoxyCodeLine{3516 }
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define CRC\_CTRL\_TCRC\_MASK                       (0x1000000U)}}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define CRC\_CTRL\_TCRC\_SHIFT                      (24U)}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define CRC\_CTRL\_TCRC(x)                         (((uint32\_t)(((uint32\_t)(x)) << CRC\_CTRL\_TCRC\_SHIFT)) \& CRC\_CTRL\_TCRC\_MASK)}}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#define CRC\_CTRL\_WAS\_MASK                        (0x2000000U)}}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define CRC\_CTRL\_WAS\_SHIFT                       (25U)}}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define CRC\_CTRL\_WAS(x)                          (((uint32\_t)(((uint32\_t)(x)) << CRC\_CTRL\_WAS\_SHIFT)) \& CRC\_CTRL\_WAS\_MASK)}}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define CRC\_CTRL\_FXOR\_MASK                       (0x4000000U)}}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define CRC\_CTRL\_FXOR\_SHIFT                      (26U)}}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define CRC\_CTRL\_FXOR(x)                         (((uint32\_t)(((uint32\_t)(x)) << CRC\_CTRL\_FXOR\_SHIFT)) \& CRC\_CTRL\_FXOR\_MASK)}}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define CRC\_CTRL\_TOTR\_MASK                       (0x30000000U)}}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#define CRC\_CTRL\_TOTR\_SHIFT                      (28U)}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define CRC\_CTRL\_TOTR(x)                         (((uint32\_t)(((uint32\_t)(x)) << CRC\_CTRL\_TOTR\_SHIFT)) \& CRC\_CTRL\_TOTR\_MASK)}}
\DoxyCodeLine{3530 \textcolor{preprocessor}{\#define CRC\_CTRL\_TOT\_MASK                        (0xC0000000U)}}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define CRC\_CTRL\_TOT\_SHIFT                       (30U)}}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define CRC\_CTRL\_TOT(x)                          (((uint32\_t)(((uint32\_t)(x)) << CRC\_CTRL\_TOT\_SHIFT)) \& CRC\_CTRL\_TOT\_MASK)}}
\DoxyCodeLine{3533 }
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TCRC\_MASK                     (0x1U)}}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TCRC\_SHIFT                    (0U)}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TCRC(x)                       (((uint8\_t)(((uint8\_t)(x)) << CRC\_CTRLHU\_TCRC\_SHIFT)) \& CRC\_CTRLHU\_TCRC\_MASK)}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_WAS\_MASK                      (0x2U)}}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_WAS\_SHIFT                     (1U)}}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_WAS(x)                        (((uint8\_t)(((uint8\_t)(x)) << CRC\_CTRLHU\_WAS\_SHIFT)) \& CRC\_CTRLHU\_WAS\_MASK)}}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_FXOR\_MASK                     (0x4U)}}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_FXOR\_SHIFT                    (2U)}}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_FXOR(x)                       (((uint8\_t)(((uint8\_t)(x)) << CRC\_CTRLHU\_FXOR\_SHIFT)) \& CRC\_CTRLHU\_FXOR\_MASK)}}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TOTR\_MASK                     (0x30U)}}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TOTR\_SHIFT                    (4U)}}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TOTR(x)                       (((uint8\_t)(((uint8\_t)(x)) << CRC\_CTRLHU\_TOTR\_SHIFT)) \& CRC\_CTRLHU\_TOTR\_MASK)}}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TOT\_MASK                      (0xC0U)}}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TOT\_SHIFT                     (6U)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define CRC\_CTRLHU\_TOT(x)                        (((uint8\_t)(((uint8\_t)(x)) << CRC\_CTRLHU\_TOT\_SHIFT)) \& CRC\_CTRLHU\_TOT\_MASK)}}
\DoxyCodeLine{3550 }
\DoxyCodeLine{3551  \textcolor{comment}{/* end of group CRC\_Register\_Masks */}}
\DoxyCodeLine{3555 }
\DoxyCodeLine{3556 }
\DoxyCodeLine{3557 \textcolor{comment}{/* CRC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define CRC\_BASE                                 (0x40032000u)}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define CRC0                                     ((CRC\_Type *)CRC\_BASE)}}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define CRC\_BASE\_ADDRS                           \{ CRC\_BASE \}}}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define CRC\_BASE\_PTRS                            \{ CRC0 \}}}
\DoxyCodeLine{3566  \textcolor{comment}{/* end of group CRC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{3570 }
\DoxyCodeLine{3571 }
\DoxyCodeLine{3572 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3573 \textcolor{comment}{   -\/-\/ DAC Peripheral Access Layer}}
\DoxyCodeLine{3574 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3575 }
\DoxyCodeLine{3582 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{3583   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x0, array step: 0x2 */}}
\DoxyCodeLine{3584     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}{DATL}};                               }
\DoxyCodeLine{3585     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}{DATH}};                               }
\DoxyCodeLine{3586   \} DAT[16];}
\DoxyCodeLine{3587   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}{SR}};                                 }
\DoxyCodeLine{3588   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}{C0}};                                 }
\DoxyCodeLine{3589   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}};                                 }
\DoxyCodeLine{3590   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}};                                 }
\DoxyCodeLine{3591 \} \mbox{\hyperlink{struct_d_a_c___type}{DAC\_Type}};}
\DoxyCodeLine{3592 }
\DoxyCodeLine{3593 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3594 \textcolor{comment}{   -\/-\/ DAC Register Masks}}
\DoxyCodeLine{3595 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3596 }
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define DAC\_DATL\_DATA0\_MASK                      (0xFFU)}}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define DAC\_DATL\_DATA0\_SHIFT                     (0U)}}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define DAC\_DATL\_DATA0(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_DATL\_DATA0\_SHIFT)) \& DAC\_DATL\_DATA0\_MASK)}}
\DoxyCodeLine{3606 }
\DoxyCodeLine{3607 \textcolor{comment}{/* The count of DAC\_DATL */}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define DAC\_DATL\_COUNT                           (16U)}}
\DoxyCodeLine{3609 }
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define DAC\_DATH\_DATA1\_MASK                      (0xFU)}}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define DAC\_DATH\_DATA1\_SHIFT                     (0U)}}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define DAC\_DATH\_DATA1(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_DATH\_DATA1\_SHIFT)) \& DAC\_DATH\_DATA1\_MASK)}}
\DoxyCodeLine{3614 }
\DoxyCodeLine{3615 \textcolor{comment}{/* The count of DAC\_DATH */}}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define DAC\_DATH\_COUNT                           (16U)}}
\DoxyCodeLine{3617 }
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPBF\_MASK                    (0x1U)}}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPBF\_SHIFT                   (0U)}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPBF(x)                      (((uint8\_t)(((uint8\_t)(x)) << DAC\_SR\_DACBFRPBF\_SHIFT)) \& DAC\_SR\_DACBFRPBF\_MASK)}}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPTF\_MASK                    (0x2U)}}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPTF\_SHIFT                   (1U)}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFRPTF(x)                      (((uint8\_t)(((uint8\_t)(x)) << DAC\_SR\_DACBFRPTF\_SHIFT)) \& DAC\_SR\_DACBFRPTF\_MASK)}}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFWMF\_MASK                     (0x4U)}}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFWMF\_SHIFT                    (2U)}}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define DAC\_SR\_DACBFWMF(x)                       (((uint8\_t)(((uint8\_t)(x)) << DAC\_SR\_DACBFWMF\_SHIFT)) \& DAC\_SR\_DACBFWMF\_MASK)}}
\DoxyCodeLine{3628 }
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#define DAC\_C0\_DACBBIEN\_MASK                     (0x1U)}}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define DAC\_C0\_DACBBIEN\_SHIFT                    (0U)}}
\DoxyCodeLine{3632 \textcolor{preprocessor}{\#define DAC\_C0\_DACBBIEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACBBIEN\_SHIFT)) \& DAC\_C0\_DACBBIEN\_MASK)}}
\DoxyCodeLine{3633 \textcolor{preprocessor}{\#define DAC\_C0\_DACBTIEN\_MASK                     (0x2U)}}
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define DAC\_C0\_DACBTIEN\_SHIFT                    (1U)}}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define DAC\_C0\_DACBTIEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACBTIEN\_SHIFT)) \& DAC\_C0\_DACBTIEN\_MASK)}}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define DAC\_C0\_DACBWIEN\_MASK                     (0x4U)}}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define DAC\_C0\_DACBWIEN\_SHIFT                    (2U)}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define DAC\_C0\_DACBWIEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACBWIEN\_SHIFT)) \& DAC\_C0\_DACBWIEN\_MASK)}}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define DAC\_C0\_LPEN\_MASK                         (0x8U)}}
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define DAC\_C0\_LPEN\_SHIFT                        (3U)}}
\DoxyCodeLine{3641 \textcolor{preprocessor}{\#define DAC\_C0\_LPEN(x)                           (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_LPEN\_SHIFT)) \& DAC\_C0\_LPEN\_MASK)}}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define DAC\_C0\_DACSWTRG\_MASK                     (0x10U)}}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define DAC\_C0\_DACSWTRG\_SHIFT                    (4U)}}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define DAC\_C0\_DACSWTRG(x)                       (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACSWTRG\_SHIFT)) \& DAC\_C0\_DACSWTRG\_MASK)}}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define DAC\_C0\_DACTRGSEL\_MASK                    (0x20U)}}
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#define DAC\_C0\_DACTRGSEL\_SHIFT                   (5U)}}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define DAC\_C0\_DACTRGSEL(x)                      (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACTRGSEL\_SHIFT)) \& DAC\_C0\_DACTRGSEL\_MASK)}}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define DAC\_C0\_DACRFS\_MASK                       (0x40U)}}
\DoxyCodeLine{3649 \textcolor{preprocessor}{\#define DAC\_C0\_DACRFS\_SHIFT                      (6U)}}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define DAC\_C0\_DACRFS(x)                         (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACRFS\_SHIFT)) \& DAC\_C0\_DACRFS\_MASK)}}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define DAC\_C0\_DACEN\_MASK                        (0x80U)}}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define DAC\_C0\_DACEN\_SHIFT                       (7U)}}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#define DAC\_C0\_DACEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << DAC\_C0\_DACEN\_SHIFT)) \& DAC\_C0\_DACEN\_MASK)}}
\DoxyCodeLine{3654 }
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFEN\_MASK                      (0x1U)}}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFEN\_SHIFT                     (0U)}}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_C1\_DACBFEN\_SHIFT)) \& DAC\_C1\_DACBFEN\_MASK)}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFMD\_MASK                      (0x6U)}}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFMD\_SHIFT                     (1U)}}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFMD(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_C1\_DACBFMD\_SHIFT)) \& DAC\_C1\_DACBFMD\_MASK)}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFWM\_MASK                      (0x18U)}}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFWM\_SHIFT                     (3U)}}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define DAC\_C1\_DACBFWM(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_C1\_DACBFWM\_SHIFT)) \& DAC\_C1\_DACBFWM\_MASK)}}
\DoxyCodeLine{3665 \textcolor{preprocessor}{\#define DAC\_C1\_DMAEN\_MASK                        (0x80U)}}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define DAC\_C1\_DMAEN\_SHIFT                       (7U)}}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define DAC\_C1\_DMAEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << DAC\_C1\_DMAEN\_SHIFT)) \& DAC\_C1\_DMAEN\_MASK)}}
\DoxyCodeLine{3668 }
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFUP\_MASK                      (0xFU)}}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFUP\_SHIFT                     (0U)}}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFUP(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_C2\_DACBFUP\_SHIFT)) \& DAC\_C2\_DACBFUP\_MASK)}}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFRP\_MASK                      (0xF0U)}}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFRP\_SHIFT                     (4U)}}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define DAC\_C2\_DACBFRP(x)                        (((uint8\_t)(((uint8\_t)(x)) << DAC\_C2\_DACBFRP\_SHIFT)) \& DAC\_C2\_DACBFRP\_MASK)}}
\DoxyCodeLine{3676 }
\DoxyCodeLine{3677  \textcolor{comment}{/* end of group DAC\_Register\_Masks */}}
\DoxyCodeLine{3681 }
\DoxyCodeLine{3682 }
\DoxyCodeLine{3683 \textcolor{comment}{/* DAC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define DAC0\_BASE                                (0x400CC000u)}}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define DAC0                                     ((DAC\_Type *)DAC0\_BASE)}}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define DAC1\_BASE                                (0x400CD000u)}}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define DAC1                                     ((DAC\_Type *)DAC1\_BASE)}}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define DAC\_BASE\_ADDRS                           \{ DAC0\_BASE, DAC1\_BASE \}}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define DAC\_BASE\_PTRS                            \{ DAC0, DAC1 \}}}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#define DAC\_IRQS                                 \{ DAC0\_IRQn, DAC1\_IRQn \}}}
\DoxyCodeLine{3698  \textcolor{comment}{/* end of group DAC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{3702 }
\DoxyCodeLine{3703 }
\DoxyCodeLine{3704 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3705 \textcolor{comment}{   -\/-\/ DMA Peripheral Access Layer}}
\DoxyCodeLine{3706 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3707 }
\DoxyCodeLine{3714 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{3715   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}};                                }
\DoxyCodeLine{3716   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}{ES}};                                }
\DoxyCodeLine{3717        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{3718   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}{ERQ}};                               }
\DoxyCodeLine{3719        uint8\_t RESERVED\_1[4];}
\DoxyCodeLine{3720   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}{EEI}};                               }
\DoxyCodeLine{3721   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}{CEEI}};                               }
\DoxyCodeLine{3722   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}{SEEI}};                               }
\DoxyCodeLine{3723   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}{CERQ}};                               }
\DoxyCodeLine{3724   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}{SERQ}};                               }
\DoxyCodeLine{3725   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}{CDNE}};                               }
\DoxyCodeLine{3726   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}{SSRT}};                               }
\DoxyCodeLine{3727   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}{CERR}};                               }
\DoxyCodeLine{3728   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}{CINT}};                               }
\DoxyCodeLine{3729        uint8\_t RESERVED\_2[4];}
\DoxyCodeLine{3730   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{INT}};                               }
\DoxyCodeLine{3731        uint8\_t RESERVED\_3[4];}
\DoxyCodeLine{3732   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}{ERR}};                               }
\DoxyCodeLine{3733        uint8\_t RESERVED\_4[4];}
\DoxyCodeLine{3734   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}{HRS}};                               }
\DoxyCodeLine{3735        uint8\_t RESERVED\_5[200];}
\DoxyCodeLine{3736   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}{DCHPRI3}};                            }
\DoxyCodeLine{3737   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}{DCHPRI2}};                            }
\DoxyCodeLine{3738   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}{DCHPRI1}};                            }
\DoxyCodeLine{3739   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}{DCHPRI0}};                            }
\DoxyCodeLine{3740   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}{DCHPRI7}};                            }
\DoxyCodeLine{3741   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}{DCHPRI6}};                            }
\DoxyCodeLine{3742   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}{DCHPRI5}};                            }
\DoxyCodeLine{3743   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}{DCHPRI4}};                            }
\DoxyCodeLine{3744   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}{DCHPRI11}};                           }
\DoxyCodeLine{3745   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}{DCHPRI10}};                           }
\DoxyCodeLine{3746   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}{DCHPRI9}};                            }
\DoxyCodeLine{3747   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}{DCHPRI8}};                            }
\DoxyCodeLine{3748   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}{DCHPRI15}};                           }
\DoxyCodeLine{3749   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}{DCHPRI14}};                           }
\DoxyCodeLine{3750   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}{DCHPRI13}};                           }
\DoxyCodeLine{3751   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}{DCHPRI12}};                           }
\DoxyCodeLine{3752        uint8\_t RESERVED\_6[3824];}
\DoxyCodeLine{3753   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x1000, array step: 0x20 */}}
\DoxyCodeLine{3754     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}{SADDR}};                             }
\DoxyCodeLine{3755     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}{SOFF}};                              }
\DoxyCodeLine{3756     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}{ATTR}};                              }
\DoxyCodeLine{3757     \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x1008, array step: 0x20 */}}
\DoxyCodeLine{3758       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{NBYTES\_MLNO}};                       }
\DoxyCodeLine{3759       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{NBYTES\_MLOFFNO}};                    }
\DoxyCodeLine{3760       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{NBYTES\_MLOFFYES}};                   }
\DoxyCodeLine{3761     \};}
\DoxyCodeLine{3762     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}{SLAST}};                             }
\DoxyCodeLine{3763     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}{DADDR}};                             }
\DoxyCodeLine{3764     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}{DOFF}};                              }
\DoxyCodeLine{3765     \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x1016, array step: 0x20 */}}
\DoxyCodeLine{3766       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{CITER\_ELINKNO}};                     }
\DoxyCodeLine{3767       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{CITER\_ELINKYES}};                    }
\DoxyCodeLine{3768     \};}
\DoxyCodeLine{3769     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}{DLAST\_SGA}};                         }
\DoxyCodeLine{3770     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}{CSR}};                               }
\DoxyCodeLine{3771     \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x101E, array step: 0x20 */}}
\DoxyCodeLine{3772       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{BITER\_ELINKNO}};                     }
\DoxyCodeLine{3773       \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{BITER\_ELINKYES}};                    }
\DoxyCodeLine{3774     \};}
\DoxyCodeLine{3775   \} TCD[16];}
\DoxyCodeLine{3776 \} \mbox{\hyperlink{struct_d_m_a___type}{DMA\_Type}};}
\DoxyCodeLine{3777 }
\DoxyCodeLine{3778 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{3779 \textcolor{comment}{   -\/-\/ DMA Register Masks}}
\DoxyCodeLine{3780 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{3781 }
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define DMA\_CR\_EDBG\_MASK                         (0x2U)}}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define DMA\_CR\_EDBG\_SHIFT                        (1U)}}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define DMA\_CR\_EDBG(x)                           (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_EDBG\_SHIFT)) \& DMA\_CR\_EDBG\_MASK)}}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define DMA\_CR\_ERCA\_MASK                         (0x4U)}}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define DMA\_CR\_ERCA\_SHIFT                        (2U)}}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define DMA\_CR\_ERCA(x)                           (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_ERCA\_SHIFT)) \& DMA\_CR\_ERCA\_MASK)}}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define DMA\_CR\_HOE\_MASK                          (0x10U)}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define DMA\_CR\_HOE\_SHIFT                         (4U)}}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define DMA\_CR\_HOE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_HOE\_SHIFT)) \& DMA\_CR\_HOE\_MASK)}}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define DMA\_CR\_HALT\_MASK                         (0x20U)}}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define DMA\_CR\_HALT\_SHIFT                        (5U)}}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define DMA\_CR\_HALT(x)                           (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_HALT\_SHIFT)) \& DMA\_CR\_HALT\_MASK)}}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define DMA\_CR\_CLM\_MASK                          (0x40U)}}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define DMA\_CR\_CLM\_SHIFT                         (6U)}}
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#define DMA\_CR\_CLM(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_CLM\_SHIFT)) \& DMA\_CR\_CLM\_MASK)}}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define DMA\_CR\_EMLM\_MASK                         (0x80U)}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define DMA\_CR\_EMLM\_SHIFT                        (7U)}}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define DMA\_CR\_EMLM(x)                           (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_EMLM\_SHIFT)) \& DMA\_CR\_EMLM\_MASK)}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define DMA\_CR\_ECX\_MASK                          (0x10000U)}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define DMA\_CR\_ECX\_SHIFT                         (16U)}}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define DMA\_CR\_ECX(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_ECX\_SHIFT)) \& DMA\_CR\_ECX\_MASK)}}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define DMA\_CR\_CX\_MASK                           (0x20000U)}}
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define DMA\_CR\_CX\_SHIFT                          (17U)}}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define DMA\_CR\_CX(x)                             (((uint32\_t)(((uint32\_t)(x)) << DMA\_CR\_CX\_SHIFT)) \& DMA\_CR\_CX\_MASK)}}
\DoxyCodeLine{3812 }
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define DMA\_ES\_DBE\_MASK                          (0x1U)}}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define DMA\_ES\_DBE\_SHIFT                         (0U)}}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define DMA\_ES\_DBE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_DBE\_SHIFT)) \& DMA\_ES\_DBE\_MASK)}}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define DMA\_ES\_SBE\_MASK                          (0x2U)}}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define DMA\_ES\_SBE\_SHIFT                         (1U)}}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define DMA\_ES\_SBE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_SBE\_SHIFT)) \& DMA\_ES\_SBE\_MASK)}}
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#define DMA\_ES\_SGE\_MASK                          (0x4U)}}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define DMA\_ES\_SGE\_SHIFT                         (2U)}}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define DMA\_ES\_SGE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_SGE\_SHIFT)) \& DMA\_ES\_SGE\_MASK)}}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define DMA\_ES\_NCE\_MASK                          (0x8U)}}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define DMA\_ES\_NCE\_SHIFT                         (3U)}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define DMA\_ES\_NCE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_NCE\_SHIFT)) \& DMA\_ES\_NCE\_MASK)}}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define DMA\_ES\_DOE\_MASK                          (0x10U)}}
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define DMA\_ES\_DOE\_SHIFT                         (4U)}}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define DMA\_ES\_DOE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_DOE\_SHIFT)) \& DMA\_ES\_DOE\_MASK)}}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define DMA\_ES\_DAE\_MASK                          (0x20U)}}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define DMA\_ES\_DAE\_SHIFT                         (5U)}}
\DoxyCodeLine{3831 \textcolor{preprocessor}{\#define DMA\_ES\_DAE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_DAE\_SHIFT)) \& DMA\_ES\_DAE\_MASK)}}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define DMA\_ES\_SOE\_MASK                          (0x40U)}}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define DMA\_ES\_SOE\_SHIFT                         (6U)}}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define DMA\_ES\_SOE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_SOE\_SHIFT)) \& DMA\_ES\_SOE\_MASK)}}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define DMA\_ES\_SAE\_MASK                          (0x80U)}}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define DMA\_ES\_SAE\_SHIFT                         (7U)}}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define DMA\_ES\_SAE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_SAE\_SHIFT)) \& DMA\_ES\_SAE\_MASK)}}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define DMA\_ES\_ERRCHN\_MASK                       (0xF00U)}}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define DMA\_ES\_ERRCHN\_SHIFT                      (8U)}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define DMA\_ES\_ERRCHN(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_ERRCHN\_SHIFT)) \& DMA\_ES\_ERRCHN\_MASK)}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define DMA\_ES\_CPE\_MASK                          (0x4000U)}}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define DMA\_ES\_CPE\_SHIFT                         (14U)}}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define DMA\_ES\_CPE(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_CPE\_SHIFT)) \& DMA\_ES\_CPE\_MASK)}}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define DMA\_ES\_ECX\_MASK                          (0x10000U)}}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define DMA\_ES\_ECX\_SHIFT                         (16U)}}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define DMA\_ES\_ECX(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_ECX\_SHIFT)) \& DMA\_ES\_ECX\_MASK)}}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define DMA\_ES\_VLD\_MASK                          (0x80000000U)}}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define DMA\_ES\_VLD\_SHIFT                         (31U)}}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#define DMA\_ES\_VLD(x)                            (((uint32\_t)(((uint32\_t)(x)) << DMA\_ES\_VLD\_SHIFT)) \& DMA\_ES\_VLD\_MASK)}}
\DoxyCodeLine{3850 }
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ0\_MASK                        (0x1U)}}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ0\_SHIFT                       (0U)}}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ0(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ0\_SHIFT)) \& DMA\_ERQ\_ERQ0\_MASK)}}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ1\_MASK                        (0x2U)}}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ1\_SHIFT                       (1U)}}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ1(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ1\_SHIFT)) \& DMA\_ERQ\_ERQ1\_MASK)}}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ2\_MASK                        (0x4U)}}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ2\_SHIFT                       (2U)}}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ2(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ2\_SHIFT)) \& DMA\_ERQ\_ERQ2\_MASK)}}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ3\_MASK                        (0x8U)}}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ3\_SHIFT                       (3U)}}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ3(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ3\_SHIFT)) \& DMA\_ERQ\_ERQ3\_MASK)}}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ4\_MASK                        (0x10U)}}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ4\_SHIFT                       (4U)}}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ4(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ4\_SHIFT)) \& DMA\_ERQ\_ERQ4\_MASK)}}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ5\_MASK                        (0x20U)}}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ5\_SHIFT                       (5U)}}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ5(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ5\_SHIFT)) \& DMA\_ERQ\_ERQ5\_MASK)}}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ6\_MASK                        (0x40U)}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ6\_SHIFT                       (6U)}}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ6(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ6\_SHIFT)) \& DMA\_ERQ\_ERQ6\_MASK)}}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ7\_MASK                        (0x80U)}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ7\_SHIFT                       (7U)}}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ7(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ7\_SHIFT)) \& DMA\_ERQ\_ERQ7\_MASK)}}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ8\_MASK                        (0x100U)}}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ8\_SHIFT                       (8U)}}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ8(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ8\_SHIFT)) \& DMA\_ERQ\_ERQ8\_MASK)}}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ9\_MASK                        (0x200U)}}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ9\_SHIFT                       (9U)}}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ9(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ9\_SHIFT)) \& DMA\_ERQ\_ERQ9\_MASK)}}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ10\_MASK                       (0x400U)}}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ10\_SHIFT                      (10U)}}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ10(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ10\_SHIFT)) \& DMA\_ERQ\_ERQ10\_MASK)}}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ11\_MASK                       (0x800U)}}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ11\_SHIFT                      (11U)}}
\DoxyCodeLine{3887 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ11(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ11\_SHIFT)) \& DMA\_ERQ\_ERQ11\_MASK)}}
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ12\_MASK                       (0x1000U)}}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ12\_SHIFT                      (12U)}}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ12(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ12\_SHIFT)) \& DMA\_ERQ\_ERQ12\_MASK)}}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ13\_MASK                       (0x2000U)}}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ13\_SHIFT                      (13U)}}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ13(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ13\_SHIFT)) \& DMA\_ERQ\_ERQ13\_MASK)}}
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ14\_MASK                       (0x4000U)}}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ14\_SHIFT                      (14U)}}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ14(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ14\_SHIFT)) \& DMA\_ERQ\_ERQ14\_MASK)}}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ15\_MASK                       (0x8000U)}}
\DoxyCodeLine{3898 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ15\_SHIFT                      (15U)}}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define DMA\_ERQ\_ERQ15(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERQ\_ERQ15\_SHIFT)) \& DMA\_ERQ\_ERQ15\_MASK)}}
\DoxyCodeLine{3900 }
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI0\_MASK                        (0x1U)}}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI0\_SHIFT                       (0U)}}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI0(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI0\_SHIFT)) \& DMA\_EEI\_EEI0\_MASK)}}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI1\_MASK                        (0x2U)}}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI1\_SHIFT                       (1U)}}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI1(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI1\_SHIFT)) \& DMA\_EEI\_EEI1\_MASK)}}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI2\_MASK                        (0x4U)}}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI2\_SHIFT                       (2U)}}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI2(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI2\_SHIFT)) \& DMA\_EEI\_EEI2\_MASK)}}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI3\_MASK                        (0x8U)}}
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI3\_SHIFT                       (3U)}}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI3(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI3\_SHIFT)) \& DMA\_EEI\_EEI3\_MASK)}}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI4\_MASK                        (0x10U)}}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI4\_SHIFT                       (4U)}}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI4(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI4\_SHIFT)) \& DMA\_EEI\_EEI4\_MASK)}}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI5\_MASK                        (0x20U)}}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI5\_SHIFT                       (5U)}}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI5(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI5\_SHIFT)) \& DMA\_EEI\_EEI5\_MASK)}}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI6\_MASK                        (0x40U)}}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI6\_SHIFT                       (6U)}}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI6(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI6\_SHIFT)) \& DMA\_EEI\_EEI6\_MASK)}}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI7\_MASK                        (0x80U)}}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI7\_SHIFT                       (7U)}}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI7(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI7\_SHIFT)) \& DMA\_EEI\_EEI7\_MASK)}}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI8\_MASK                        (0x100U)}}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI8\_SHIFT                       (8U)}}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI8(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI8\_SHIFT)) \& DMA\_EEI\_EEI8\_MASK)}}
\DoxyCodeLine{3929 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI9\_MASK                        (0x200U)}}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI9\_SHIFT                       (9U)}}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI9(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI9\_SHIFT)) \& DMA\_EEI\_EEI9\_MASK)}}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI10\_MASK                       (0x400U)}}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI10\_SHIFT                      (10U)}}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI10(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI10\_SHIFT)) \& DMA\_EEI\_EEI10\_MASK)}}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI11\_MASK                       (0x800U)}}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI11\_SHIFT                      (11U)}}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI11(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI11\_SHIFT)) \& DMA\_EEI\_EEI11\_MASK)}}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI12\_MASK                       (0x1000U)}}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI12\_SHIFT                      (12U)}}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI12(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI12\_SHIFT)) \& DMA\_EEI\_EEI12\_MASK)}}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI13\_MASK                       (0x2000U)}}
\DoxyCodeLine{3942 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI13\_SHIFT                      (13U)}}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI13(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI13\_SHIFT)) \& DMA\_EEI\_EEI13\_MASK)}}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI14\_MASK                       (0x4000U)}}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI14\_SHIFT                      (14U)}}
\DoxyCodeLine{3946 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI14(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI14\_SHIFT)) \& DMA\_EEI\_EEI14\_MASK)}}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI15\_MASK                       (0x8000U)}}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI15\_SHIFT                      (15U)}}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define DMA\_EEI\_EEI15(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_EEI\_EEI15\_SHIFT)) \& DMA\_EEI\_EEI15\_MASK)}}
\DoxyCodeLine{3950 }
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define DMA\_CEEI\_CEEI\_MASK                       (0xFU)}}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define DMA\_CEEI\_CEEI\_SHIFT                      (0U)}}
\DoxyCodeLine{3954 \textcolor{preprocessor}{\#define DMA\_CEEI\_CEEI(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CEEI\_CEEI\_SHIFT)) \& DMA\_CEEI\_CEEI\_MASK)}}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define DMA\_CEEI\_CAEE\_MASK                       (0x40U)}}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define DMA\_CEEI\_CAEE\_SHIFT                      (6U)}}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define DMA\_CEEI\_CAEE(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CEEI\_CAEE\_SHIFT)) \& DMA\_CEEI\_CAEE\_MASK)}}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define DMA\_CEEI\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define DMA\_CEEI\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define DMA\_CEEI\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_CEEI\_NOP\_SHIFT)) \& DMA\_CEEI\_NOP\_MASK)}}
\DoxyCodeLine{3961 }
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define DMA\_SEEI\_SEEI\_MASK                       (0xFU)}}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define DMA\_SEEI\_SEEI\_SHIFT                      (0U)}}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define DMA\_SEEI\_SEEI(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_SEEI\_SEEI\_SHIFT)) \& DMA\_SEEI\_SEEI\_MASK)}}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define DMA\_SEEI\_SAEE\_MASK                       (0x40U)}}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define DMA\_SEEI\_SAEE\_SHIFT                      (6U)}}
\DoxyCodeLine{3968 \textcolor{preprocessor}{\#define DMA\_SEEI\_SAEE(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_SEEI\_SAEE\_SHIFT)) \& DMA\_SEEI\_SAEE\_MASK)}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define DMA\_SEEI\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define DMA\_SEEI\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define DMA\_SEEI\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_SEEI\_NOP\_SHIFT)) \& DMA\_SEEI\_NOP\_MASK)}}
\DoxyCodeLine{3972 }
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define DMA\_CERQ\_CERQ\_MASK                       (0xFU)}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define DMA\_CERQ\_CERQ\_SHIFT                      (0U)}}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define DMA\_CERQ\_CERQ(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CERQ\_CERQ\_SHIFT)) \& DMA\_CERQ\_CERQ\_MASK)}}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define DMA\_CERQ\_CAER\_MASK                       (0x40U)}}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define DMA\_CERQ\_CAER\_SHIFT                      (6U)}}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define DMA\_CERQ\_CAER(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CERQ\_CAER\_SHIFT)) \& DMA\_CERQ\_CAER\_MASK)}}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define DMA\_CERQ\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define DMA\_CERQ\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define DMA\_CERQ\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_CERQ\_NOP\_SHIFT)) \& DMA\_CERQ\_NOP\_MASK)}}
\DoxyCodeLine{3983 }
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#define DMA\_SERQ\_SERQ\_MASK                       (0xFU)}}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define DMA\_SERQ\_SERQ\_SHIFT                      (0U)}}
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define DMA\_SERQ\_SERQ(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_SERQ\_SERQ\_SHIFT)) \& DMA\_SERQ\_SERQ\_MASK)}}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define DMA\_SERQ\_SAER\_MASK                       (0x40U)}}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define DMA\_SERQ\_SAER\_SHIFT                      (6U)}}
\DoxyCodeLine{3990 \textcolor{preprocessor}{\#define DMA\_SERQ\_SAER(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_SERQ\_SAER\_SHIFT)) \& DMA\_SERQ\_SAER\_MASK)}}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define DMA\_SERQ\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define DMA\_SERQ\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define DMA\_SERQ\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_SERQ\_NOP\_SHIFT)) \& DMA\_SERQ\_NOP\_MASK)}}
\DoxyCodeLine{3994 }
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define DMA\_CDNE\_CDNE\_MASK                       (0xFU)}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define DMA\_CDNE\_CDNE\_SHIFT                      (0U)}}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define DMA\_CDNE\_CDNE(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CDNE\_CDNE\_SHIFT)) \& DMA\_CDNE\_CDNE\_MASK)}}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define DMA\_CDNE\_CADN\_MASK                       (0x40U)}}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define DMA\_CDNE\_CADN\_SHIFT                      (6U)}}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define DMA\_CDNE\_CADN(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CDNE\_CADN\_SHIFT)) \& DMA\_CDNE\_CADN\_MASK)}}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define DMA\_CDNE\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define DMA\_CDNE\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define DMA\_CDNE\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_CDNE\_NOP\_SHIFT)) \& DMA\_CDNE\_NOP\_MASK)}}
\DoxyCodeLine{4005 }
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define DMA\_SSRT\_SSRT\_MASK                       (0xFU)}}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define DMA\_SSRT\_SSRT\_SHIFT                      (0U)}}
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define DMA\_SSRT\_SSRT(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_SSRT\_SSRT\_SHIFT)) \& DMA\_SSRT\_SSRT\_MASK)}}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define DMA\_SSRT\_SAST\_MASK                       (0x40U)}}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define DMA\_SSRT\_SAST\_SHIFT                      (6U)}}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define DMA\_SSRT\_SAST(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_SSRT\_SAST\_SHIFT)) \& DMA\_SSRT\_SAST\_MASK)}}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define DMA\_SSRT\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define DMA\_SSRT\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define DMA\_SSRT\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_SSRT\_NOP\_SHIFT)) \& DMA\_SSRT\_NOP\_MASK)}}
\DoxyCodeLine{4016 }
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define DMA\_CERR\_CERR\_MASK                       (0xFU)}}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define DMA\_CERR\_CERR\_SHIFT                      (0U)}}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define DMA\_CERR\_CERR(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CERR\_CERR\_SHIFT)) \& DMA\_CERR\_CERR\_MASK)}}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define DMA\_CERR\_CAEI\_MASK                       (0x40U)}}
\DoxyCodeLine{4022 \textcolor{preprocessor}{\#define DMA\_CERR\_CAEI\_SHIFT                      (6U)}}
\DoxyCodeLine{4023 \textcolor{preprocessor}{\#define DMA\_CERR\_CAEI(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CERR\_CAEI\_SHIFT)) \& DMA\_CERR\_CAEI\_MASK)}}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define DMA\_CERR\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define DMA\_CERR\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define DMA\_CERR\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_CERR\_NOP\_SHIFT)) \& DMA\_CERR\_NOP\_MASK)}}
\DoxyCodeLine{4027 }
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define DMA\_CINT\_CINT\_MASK                       (0xFU)}}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define DMA\_CINT\_CINT\_SHIFT                      (0U)}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define DMA\_CINT\_CINT(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CINT\_CINT\_SHIFT)) \& DMA\_CINT\_CINT\_MASK)}}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define DMA\_CINT\_CAIR\_MASK                       (0x40U)}}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define DMA\_CINT\_CAIR\_SHIFT                      (6U)}}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define DMA\_CINT\_CAIR(x)                         (((uint8\_t)(((uint8\_t)(x)) << DMA\_CINT\_CAIR\_SHIFT)) \& DMA\_CINT\_CAIR\_MASK)}}
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define DMA\_CINT\_NOP\_MASK                        (0x80U)}}
\DoxyCodeLine{4036 \textcolor{preprocessor}{\#define DMA\_CINT\_NOP\_SHIFT                       (7U)}}
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define DMA\_CINT\_NOP(x)                          (((uint8\_t)(((uint8\_t)(x)) << DMA\_CINT\_NOP\_SHIFT)) \& DMA\_CINT\_NOP\_MASK)}}
\DoxyCodeLine{4038 }
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define DMA\_INT\_INT0\_MASK                        (0x1U)}}
\DoxyCodeLine{4041 \textcolor{preprocessor}{\#define DMA\_INT\_INT0\_SHIFT                       (0U)}}
\DoxyCodeLine{4042 \textcolor{preprocessor}{\#define DMA\_INT\_INT0(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT0\_SHIFT)) \& DMA\_INT\_INT0\_MASK)}}
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define DMA\_INT\_INT1\_MASK                        (0x2U)}}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define DMA\_INT\_INT1\_SHIFT                       (1U)}}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define DMA\_INT\_INT1(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT1\_SHIFT)) \& DMA\_INT\_INT1\_MASK)}}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define DMA\_INT\_INT2\_MASK                        (0x4U)}}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define DMA\_INT\_INT2\_SHIFT                       (2U)}}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define DMA\_INT\_INT2(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT2\_SHIFT)) \& DMA\_INT\_INT2\_MASK)}}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define DMA\_INT\_INT3\_MASK                        (0x8U)}}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define DMA\_INT\_INT3\_SHIFT                       (3U)}}
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define DMA\_INT\_INT3(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT3\_SHIFT)) \& DMA\_INT\_INT3\_MASK)}}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define DMA\_INT\_INT4\_MASK                        (0x10U)}}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define DMA\_INT\_INT4\_SHIFT                       (4U)}}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define DMA\_INT\_INT4(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT4\_SHIFT)) \& DMA\_INT\_INT4\_MASK)}}
\DoxyCodeLine{4055 \textcolor{preprocessor}{\#define DMA\_INT\_INT5\_MASK                        (0x20U)}}
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define DMA\_INT\_INT5\_SHIFT                       (5U)}}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define DMA\_INT\_INT5(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT5\_SHIFT)) \& DMA\_INT\_INT5\_MASK)}}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define DMA\_INT\_INT6\_MASK                        (0x40U)}}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define DMA\_INT\_INT6\_SHIFT                       (6U)}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define DMA\_INT\_INT6(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT6\_SHIFT)) \& DMA\_INT\_INT6\_MASK)}}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define DMA\_INT\_INT7\_MASK                        (0x80U)}}
\DoxyCodeLine{4062 \textcolor{preprocessor}{\#define DMA\_INT\_INT7\_SHIFT                       (7U)}}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#define DMA\_INT\_INT7(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT7\_SHIFT)) \& DMA\_INT\_INT7\_MASK)}}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define DMA\_INT\_INT8\_MASK                        (0x100U)}}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define DMA\_INT\_INT8\_SHIFT                       (8U)}}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define DMA\_INT\_INT8(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT8\_SHIFT)) \& DMA\_INT\_INT8\_MASK)}}
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#define DMA\_INT\_INT9\_MASK                        (0x200U)}}
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define DMA\_INT\_INT9\_SHIFT                       (9U)}}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define DMA\_INT\_INT9(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT9\_SHIFT)) \& DMA\_INT\_INT9\_MASK)}}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define DMA\_INT\_INT10\_MASK                       (0x400U)}}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define DMA\_INT\_INT10\_SHIFT                      (10U)}}
\DoxyCodeLine{4072 \textcolor{preprocessor}{\#define DMA\_INT\_INT10(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT10\_SHIFT)) \& DMA\_INT\_INT10\_MASK)}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define DMA\_INT\_INT11\_MASK                       (0x800U)}}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define DMA\_INT\_INT11\_SHIFT                      (11U)}}
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define DMA\_INT\_INT11(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT11\_SHIFT)) \& DMA\_INT\_INT11\_MASK)}}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define DMA\_INT\_INT12\_MASK                       (0x1000U)}}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define DMA\_INT\_INT12\_SHIFT                      (12U)}}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define DMA\_INT\_INT12(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT12\_SHIFT)) \& DMA\_INT\_INT12\_MASK)}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define DMA\_INT\_INT13\_MASK                       (0x2000U)}}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define DMA\_INT\_INT13\_SHIFT                      (13U)}}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define DMA\_INT\_INT13(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT13\_SHIFT)) \& DMA\_INT\_INT13\_MASK)}}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define DMA\_INT\_INT14\_MASK                       (0x4000U)}}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define DMA\_INT\_INT14\_SHIFT                      (14U)}}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define DMA\_INT\_INT14(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT14\_SHIFT)) \& DMA\_INT\_INT14\_MASK)}}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define DMA\_INT\_INT15\_MASK                       (0x8000U)}}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define DMA\_INT\_INT15\_SHIFT                      (15U)}}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define DMA\_INT\_INT15(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_INT\_INT15\_SHIFT)) \& DMA\_INT\_INT15\_MASK)}}
\DoxyCodeLine{4088 }
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR0\_MASK                        (0x1U)}}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR0\_SHIFT                       (0U)}}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR0(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR0\_SHIFT)) \& DMA\_ERR\_ERR0\_MASK)}}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR1\_MASK                        (0x2U)}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR1\_SHIFT                       (1U)}}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR1(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR1\_SHIFT)) \& DMA\_ERR\_ERR1\_MASK)}}
\DoxyCodeLine{4096 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR2\_MASK                        (0x4U)}}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR2\_SHIFT                       (2U)}}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR2(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR2\_SHIFT)) \& DMA\_ERR\_ERR2\_MASK)}}
\DoxyCodeLine{4099 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR3\_MASK                        (0x8U)}}
\DoxyCodeLine{4100 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR3\_SHIFT                       (3U)}}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR3(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR3\_SHIFT)) \& DMA\_ERR\_ERR3\_MASK)}}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR4\_MASK                        (0x10U)}}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR4\_SHIFT                       (4U)}}
\DoxyCodeLine{4104 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR4(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR4\_SHIFT)) \& DMA\_ERR\_ERR4\_MASK)}}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR5\_MASK                        (0x20U)}}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR5\_SHIFT                       (5U)}}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR5(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR5\_SHIFT)) \& DMA\_ERR\_ERR5\_MASK)}}
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR6\_MASK                        (0x40U)}}
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR6\_SHIFT                       (6U)}}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR6(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR6\_SHIFT)) \& DMA\_ERR\_ERR6\_MASK)}}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR7\_MASK                        (0x80U)}}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR7\_SHIFT                       (7U)}}
\DoxyCodeLine{4113 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR7(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR7\_SHIFT)) \& DMA\_ERR\_ERR7\_MASK)}}
\DoxyCodeLine{4114 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR8\_MASK                        (0x100U)}}
\DoxyCodeLine{4115 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR8\_SHIFT                       (8U)}}
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR8(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR8\_SHIFT)) \& DMA\_ERR\_ERR8\_MASK)}}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR9\_MASK                        (0x200U)}}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR9\_SHIFT                       (9U)}}
\DoxyCodeLine{4119 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR9(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR9\_SHIFT)) \& DMA\_ERR\_ERR9\_MASK)}}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR10\_MASK                       (0x400U)}}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR10\_SHIFT                      (10U)}}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR10(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR10\_SHIFT)) \& DMA\_ERR\_ERR10\_MASK)}}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR11\_MASK                       (0x800U)}}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR11\_SHIFT                      (11U)}}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR11(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR11\_SHIFT)) \& DMA\_ERR\_ERR11\_MASK)}}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR12\_MASK                       (0x1000U)}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR12\_SHIFT                      (12U)}}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR12(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR12\_SHIFT)) \& DMA\_ERR\_ERR12\_MASK)}}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR13\_MASK                       (0x2000U)}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR13\_SHIFT                      (13U)}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR13(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR13\_SHIFT)) \& DMA\_ERR\_ERR13\_MASK)}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR14\_MASK                       (0x4000U)}}
\DoxyCodeLine{4133 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR14\_SHIFT                      (14U)}}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR14(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR14\_SHIFT)) \& DMA\_ERR\_ERR14\_MASK)}}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR15\_MASK                       (0x8000U)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR15\_SHIFT                      (15U)}}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define DMA\_ERR\_ERR15(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_ERR\_ERR15\_SHIFT)) \& DMA\_ERR\_ERR15\_MASK)}}
\DoxyCodeLine{4138 }
\DoxyCodeLine{4140 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS0\_MASK                        (0x1U)}}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS0\_SHIFT                       (0U)}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS0(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS0\_SHIFT)) \& DMA\_HRS\_HRS0\_MASK)}}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS1\_MASK                        (0x2U)}}
\DoxyCodeLine{4144 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS1\_SHIFT                       (1U)}}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS1(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS1\_SHIFT)) \& DMA\_HRS\_HRS1\_MASK)}}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS2\_MASK                        (0x4U)}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS2\_SHIFT                       (2U)}}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS2(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS2\_SHIFT)) \& DMA\_HRS\_HRS2\_MASK)}}
\DoxyCodeLine{4149 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS3\_MASK                        (0x8U)}}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS3\_SHIFT                       (3U)}}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS3(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS3\_SHIFT)) \& DMA\_HRS\_HRS3\_MASK)}}
\DoxyCodeLine{4152 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS4\_MASK                        (0x10U)}}
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS4\_SHIFT                       (4U)}}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS4(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS4\_SHIFT)) \& DMA\_HRS\_HRS4\_MASK)}}
\DoxyCodeLine{4155 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS5\_MASK                        (0x20U)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS5\_SHIFT                       (5U)}}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS5(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS5\_SHIFT)) \& DMA\_HRS\_HRS5\_MASK)}}
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS6\_MASK                        (0x40U)}}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS6\_SHIFT                       (6U)}}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS6(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS6\_SHIFT)) \& DMA\_HRS\_HRS6\_MASK)}}
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS7\_MASK                        (0x80U)}}
\DoxyCodeLine{4162 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS7\_SHIFT                       (7U)}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS7(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS7\_SHIFT)) \& DMA\_HRS\_HRS7\_MASK)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS8\_MASK                        (0x100U)}}
\DoxyCodeLine{4165 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS8\_SHIFT                       (8U)}}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS8(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS8\_SHIFT)) \& DMA\_HRS\_HRS8\_MASK)}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS9\_MASK                        (0x200U)}}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS9\_SHIFT                       (9U)}}
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS9(x)                          (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS9\_SHIFT)) \& DMA\_HRS\_HRS9\_MASK)}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS10\_MASK                       (0x400U)}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS10\_SHIFT                      (10U)}}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS10(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS10\_SHIFT)) \& DMA\_HRS\_HRS10\_MASK)}}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS11\_MASK                       (0x800U)}}
\DoxyCodeLine{4174 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS11\_SHIFT                      (11U)}}
\DoxyCodeLine{4175 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS11(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS11\_SHIFT)) \& DMA\_HRS\_HRS11\_MASK)}}
\DoxyCodeLine{4176 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS12\_MASK                       (0x1000U)}}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS12\_SHIFT                      (12U)}}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS12(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS12\_SHIFT)) \& DMA\_HRS\_HRS12\_MASK)}}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS13\_MASK                       (0x2000U)}}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS13\_SHIFT                      (13U)}}
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS13(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS13\_SHIFT)) \& DMA\_HRS\_HRS13\_MASK)}}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS14\_MASK                       (0x4000U)}}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS14\_SHIFT                      (14U)}}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS14(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS14\_SHIFT)) \& DMA\_HRS\_HRS14\_MASK)}}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS15\_MASK                       (0x8000U)}}
\DoxyCodeLine{4186 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS15\_SHIFT                      (15U)}}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define DMA\_HRS\_HRS15(x)                         (((uint32\_t)(((uint32\_t)(x)) << DMA\_HRS\_HRS15\_SHIFT)) \& DMA\_HRS\_HRS15\_MASK)}}
\DoxyCodeLine{4188 }
\DoxyCodeLine{4190 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4191 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI3\_CHPRI\_SHIFT)) \& DMA\_DCHPRI3\_CHPRI\_MASK)}}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4195 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI3\_DPA\_SHIFT)) \& DMA\_DCHPRI3\_DPA\_MASK)}}
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4197 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define DMA\_DCHPRI3\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI3\_ECP\_SHIFT)) \& DMA\_DCHPRI3\_ECP\_MASK)}}
\DoxyCodeLine{4199 }
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI2\_CHPRI\_SHIFT)) \& DMA\_DCHPRI2\_CHPRI\_MASK)}}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4205 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI2\_DPA\_SHIFT)) \& DMA\_DCHPRI2\_DPA\_MASK)}}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4208 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4209 \textcolor{preprocessor}{\#define DMA\_DCHPRI2\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI2\_ECP\_SHIFT)) \& DMA\_DCHPRI2\_ECP\_MASK)}}
\DoxyCodeLine{4210 }
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI1\_CHPRI\_SHIFT)) \& DMA\_DCHPRI1\_CHPRI\_MASK)}}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4216 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4217 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI1\_DPA\_SHIFT)) \& DMA\_DCHPRI1\_DPA\_MASK)}}
\DoxyCodeLine{4218 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define DMA\_DCHPRI1\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI1\_ECP\_SHIFT)) \& DMA\_DCHPRI1\_ECP\_MASK)}}
\DoxyCodeLine{4221 }
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI0\_CHPRI\_SHIFT)) \& DMA\_DCHPRI0\_CHPRI\_MASK)}}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI0\_DPA\_SHIFT)) \& DMA\_DCHPRI0\_DPA\_MASK)}}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define DMA\_DCHPRI0\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI0\_ECP\_SHIFT)) \& DMA\_DCHPRI0\_ECP\_MASK)}}
\DoxyCodeLine{4232 }
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4235 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4236 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI7\_CHPRI\_SHIFT)) \& DMA\_DCHPRI7\_CHPRI\_MASK)}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI7\_DPA\_SHIFT)) \& DMA\_DCHPRI7\_DPA\_MASK)}}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define DMA\_DCHPRI7\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI7\_ECP\_SHIFT)) \& DMA\_DCHPRI7\_ECP\_MASK)}}
\DoxyCodeLine{4243 }
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI6\_CHPRI\_SHIFT)) \& DMA\_DCHPRI6\_CHPRI\_MASK)}}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI6\_DPA\_SHIFT)) \& DMA\_DCHPRI6\_DPA\_MASK)}}
\DoxyCodeLine{4251 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4253 \textcolor{preprocessor}{\#define DMA\_DCHPRI6\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI6\_ECP\_SHIFT)) \& DMA\_DCHPRI6\_ECP\_MASK)}}
\DoxyCodeLine{4254 }
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI5\_CHPRI\_SHIFT)) \& DMA\_DCHPRI5\_CHPRI\_MASK)}}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI5\_DPA\_SHIFT)) \& DMA\_DCHPRI5\_DPA\_MASK)}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define DMA\_DCHPRI5\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI5\_ECP\_SHIFT)) \& DMA\_DCHPRI5\_ECP\_MASK)}}
\DoxyCodeLine{4265 }
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI4\_CHPRI\_SHIFT)) \& DMA\_DCHPRI4\_CHPRI\_MASK)}}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI4\_DPA\_SHIFT)) \& DMA\_DCHPRI4\_DPA\_MASK)}}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4274 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4275 \textcolor{preprocessor}{\#define DMA\_DCHPRI4\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI4\_ECP\_SHIFT)) \& DMA\_DCHPRI4\_ECP\_MASK)}}
\DoxyCodeLine{4276 }
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_CHPRI\_MASK                  (0xFU)}}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_CHPRI\_SHIFT                 (0U)}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_CHPRI(x)                    (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI11\_CHPRI\_SHIFT)) \& DMA\_DCHPRI11\_CHPRI\_MASK)}}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_DPA\_MASK                    (0x40U)}}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_DPA\_SHIFT                   (6U)}}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_DPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI11\_DPA\_SHIFT)) \& DMA\_DCHPRI11\_DPA\_MASK)}}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_ECP\_MASK                    (0x80U)}}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_ECP\_SHIFT                   (7U)}}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define DMA\_DCHPRI11\_ECP(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI11\_ECP\_SHIFT)) \& DMA\_DCHPRI11\_ECP\_MASK)}}
\DoxyCodeLine{4287 }
\DoxyCodeLine{4289 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_CHPRI\_MASK                  (0xFU)}}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_CHPRI\_SHIFT                 (0U)}}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_CHPRI(x)                    (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI10\_CHPRI\_SHIFT)) \& DMA\_DCHPRI10\_CHPRI\_MASK)}}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_DPA\_MASK                    (0x40U)}}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_DPA\_SHIFT                   (6U)}}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_DPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI10\_DPA\_SHIFT)) \& DMA\_DCHPRI10\_DPA\_MASK)}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_ECP\_MASK                    (0x80U)}}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_ECP\_SHIFT                   (7U)}}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define DMA\_DCHPRI10\_ECP(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI10\_ECP\_SHIFT)) \& DMA\_DCHPRI10\_ECP\_MASK)}}
\DoxyCodeLine{4298 }
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI9\_CHPRI\_SHIFT)) \& DMA\_DCHPRI9\_CHPRI\_MASK)}}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI9\_DPA\_SHIFT)) \& DMA\_DCHPRI9\_DPA\_MASK)}}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define DMA\_DCHPRI9\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI9\_ECP\_SHIFT)) \& DMA\_DCHPRI9\_ECP\_MASK)}}
\DoxyCodeLine{4309 }
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_CHPRI\_MASK                   (0xFU)}}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_CHPRI\_SHIFT                  (0U)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_CHPRI(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI8\_CHPRI\_SHIFT)) \& DMA\_DCHPRI8\_CHPRI\_MASK)}}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_DPA\_MASK                     (0x40U)}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_DPA\_SHIFT                    (6U)}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_DPA(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI8\_DPA\_SHIFT)) \& DMA\_DCHPRI8\_DPA\_MASK)}}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_ECP\_MASK                     (0x80U)}}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_ECP\_SHIFT                    (7U)}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define DMA\_DCHPRI8\_ECP(x)                       (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI8\_ECP\_SHIFT)) \& DMA\_DCHPRI8\_ECP\_MASK)}}
\DoxyCodeLine{4320 }
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_CHPRI\_MASK                  (0xFU)}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_CHPRI\_SHIFT                 (0U)}}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_CHPRI(x)                    (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI15\_CHPRI\_SHIFT)) \& DMA\_DCHPRI15\_CHPRI\_MASK)}}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_DPA\_MASK                    (0x40U)}}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_DPA\_SHIFT                   (6U)}}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_DPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI15\_DPA\_SHIFT)) \& DMA\_DCHPRI15\_DPA\_MASK)}}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_ECP\_MASK                    (0x80U)}}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_ECP\_SHIFT                   (7U)}}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define DMA\_DCHPRI15\_ECP(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI15\_ECP\_SHIFT)) \& DMA\_DCHPRI15\_ECP\_MASK)}}
\DoxyCodeLine{4331 }
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_CHPRI\_MASK                  (0xFU)}}
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_CHPRI\_SHIFT                 (0U)}}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_CHPRI(x)                    (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI14\_CHPRI\_SHIFT)) \& DMA\_DCHPRI14\_CHPRI\_MASK)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_DPA\_MASK                    (0x40U)}}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_DPA\_SHIFT                   (6U)}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_DPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI14\_DPA\_SHIFT)) \& DMA\_DCHPRI14\_DPA\_MASK)}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_ECP\_MASK                    (0x80U)}}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_ECP\_SHIFT                   (7U)}}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define DMA\_DCHPRI14\_ECP(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI14\_ECP\_SHIFT)) \& DMA\_DCHPRI14\_ECP\_MASK)}}
\DoxyCodeLine{4342 }
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_CHPRI\_MASK                  (0xFU)}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_CHPRI\_SHIFT                 (0U)}}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_CHPRI(x)                    (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI13\_CHPRI\_SHIFT)) \& DMA\_DCHPRI13\_CHPRI\_MASK)}}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_DPA\_MASK                    (0x40U)}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_DPA\_SHIFT                   (6U)}}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_DPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI13\_DPA\_SHIFT)) \& DMA\_DCHPRI13\_DPA\_MASK)}}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_ECP\_MASK                    (0x80U)}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_ECP\_SHIFT                   (7U)}}
\DoxyCodeLine{4352 \textcolor{preprocessor}{\#define DMA\_DCHPRI13\_ECP(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI13\_ECP\_SHIFT)) \& DMA\_DCHPRI13\_ECP\_MASK)}}
\DoxyCodeLine{4353 }
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_CHPRI\_MASK                  (0xFU)}}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_CHPRI\_SHIFT                 (0U)}}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_CHPRI(x)                    (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI12\_CHPRI\_SHIFT)) \& DMA\_DCHPRI12\_CHPRI\_MASK)}}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_DPA\_MASK                    (0x40U)}}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_DPA\_SHIFT                   (6U)}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_DPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI12\_DPA\_SHIFT)) \& DMA\_DCHPRI12\_DPA\_MASK)}}
\DoxyCodeLine{4361 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_ECP\_MASK                    (0x80U)}}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_ECP\_SHIFT                   (7U)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define DMA\_DCHPRI12\_ECP(x)                      (((uint8\_t)(((uint8\_t)(x)) << DMA\_DCHPRI12\_ECP\_SHIFT)) \& DMA\_DCHPRI12\_ECP\_MASK)}}
\DoxyCodeLine{4364 }
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define DMA\_SADDR\_SADDR\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define DMA\_SADDR\_SADDR\_SHIFT                    (0U)}}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define DMA\_SADDR\_SADDR(x)                       (((uint32\_t)(((uint32\_t)(x)) << DMA\_SADDR\_SADDR\_SHIFT)) \& DMA\_SADDR\_SADDR\_MASK)}}
\DoxyCodeLine{4369 }
\DoxyCodeLine{4370 \textcolor{comment}{/* The count of DMA\_SADDR */}}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define DMA\_SADDR\_COUNT                          (16U)}}
\DoxyCodeLine{4372 }
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define DMA\_SOFF\_SOFF\_MASK                       (0xFFFFU)}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define DMA\_SOFF\_SOFF\_SHIFT                      (0U)}}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define DMA\_SOFF\_SOFF(x)                         (((uint16\_t)(((uint16\_t)(x)) << DMA\_SOFF\_SOFF\_SHIFT)) \& DMA\_SOFF\_SOFF\_MASK)}}
\DoxyCodeLine{4377 }
\DoxyCodeLine{4378 \textcolor{comment}{/* The count of DMA\_SOFF */}}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define DMA\_SOFF\_COUNT                           (16U)}}
\DoxyCodeLine{4380 }
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define DMA\_ATTR\_DSIZE\_MASK                      (0x7U)}}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define DMA\_ATTR\_DSIZE\_SHIFT                     (0U)}}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define DMA\_ATTR\_DSIZE(x)                        (((uint16\_t)(((uint16\_t)(x)) << DMA\_ATTR\_DSIZE\_SHIFT)) \& DMA\_ATTR\_DSIZE\_MASK)}}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define DMA\_ATTR\_DMOD\_MASK                       (0xF8U)}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define DMA\_ATTR\_DMOD\_SHIFT                      (3U)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define DMA\_ATTR\_DMOD(x)                         (((uint16\_t)(((uint16\_t)(x)) << DMA\_ATTR\_DMOD\_SHIFT)) \& DMA\_ATTR\_DMOD\_MASK)}}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define DMA\_ATTR\_SSIZE\_MASK                      (0x700U)}}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define DMA\_ATTR\_SSIZE\_SHIFT                     (8U)}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define DMA\_ATTR\_SSIZE(x)                        (((uint16\_t)(((uint16\_t)(x)) << DMA\_ATTR\_SSIZE\_SHIFT)) \& DMA\_ATTR\_SSIZE\_MASK)}}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define DMA\_ATTR\_SMOD\_MASK                       (0xF800U)}}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define DMA\_ATTR\_SMOD\_SHIFT                      (11U)}}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define DMA\_ATTR\_SMOD(x)                         (((uint16\_t)(((uint16\_t)(x)) << DMA\_ATTR\_SMOD\_SHIFT)) \& DMA\_ATTR\_SMOD\_MASK)}}
\DoxyCodeLine{4394 }
\DoxyCodeLine{4395 \textcolor{comment}{/* The count of DMA\_ATTR */}}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define DMA\_ATTR\_COUNT                           (16U)}}
\DoxyCodeLine{4397 }
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLNO\_NBYTES\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLNO\_NBYTES\_SHIFT             (0U)}}
\DoxyCodeLine{4401 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLNO\_NBYTES(x)                (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLNO\_NBYTES\_SHIFT)) \& DMA\_NBYTES\_MLNO\_NBYTES\_MASK)}}
\DoxyCodeLine{4402 }
\DoxyCodeLine{4403 \textcolor{comment}{/* The count of DMA\_NBYTES\_MLNO */}}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLNO\_COUNT                    (16U)}}
\DoxyCodeLine{4405 }
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_NBYTES\_MASK           (0x3FFFFFFFU)}}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_NBYTES\_SHIFT          (0U)}}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_NBYTES(x)             (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFNO\_NBYTES\_SHIFT)) \& DMA\_NBYTES\_MLOFFNO\_NBYTES\_MASK)}}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_DMLOE\_MASK            (0x40000000U)}}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_DMLOE\_SHIFT           (30U)}}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_DMLOE(x)              (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFNO\_DMLOE\_SHIFT)) \& DMA\_NBYTES\_MLOFFNO\_DMLOE\_MASK)}}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_SMLOE\_MASK            (0x80000000U)}}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_SMLOE\_SHIFT           (31U)}}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_SMLOE(x)              (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFNO\_SMLOE\_SHIFT)) \& DMA\_NBYTES\_MLOFFNO\_SMLOE\_MASK)}}
\DoxyCodeLine{4416 }
\DoxyCodeLine{4417 \textcolor{comment}{/* The count of DMA\_NBYTES\_MLOFFNO */}}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFNO\_COUNT                 (16U)}}
\DoxyCodeLine{4419 }
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_NBYTES\_MASK          (0x3FFU)}}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_NBYTES\_SHIFT         (0U)}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_NBYTES(x)            (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFYES\_NBYTES\_SHIFT)) \& DMA\_NBYTES\_MLOFFYES\_NBYTES\_MASK)}}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_MLOFF\_MASK           (0x3FFFFC00U)}}
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_MLOFF\_SHIFT          (10U)}}
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_MLOFF(x)             (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFYES\_MLOFF\_SHIFT)) \& DMA\_NBYTES\_MLOFFYES\_MLOFF\_MASK)}}
\DoxyCodeLine{4427 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_DMLOE\_MASK           (0x40000000U)}}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_DMLOE\_SHIFT          (30U)}}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_DMLOE(x)             (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFYES\_DMLOE\_SHIFT)) \& DMA\_NBYTES\_MLOFFYES\_DMLOE\_MASK)}}
\DoxyCodeLine{4430 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_SMLOE\_MASK           (0x80000000U)}}
\DoxyCodeLine{4431 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_SMLOE\_SHIFT          (31U)}}
\DoxyCodeLine{4432 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_SMLOE(x)             (((uint32\_t)(((uint32\_t)(x)) << DMA\_NBYTES\_MLOFFYES\_SMLOE\_SHIFT)) \& DMA\_NBYTES\_MLOFFYES\_SMLOE\_MASK)}}
\DoxyCodeLine{4433 }
\DoxyCodeLine{4434 \textcolor{comment}{/* The count of DMA\_NBYTES\_MLOFFYES */}}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define DMA\_NBYTES\_MLOFFYES\_COUNT                (16U)}}
\DoxyCodeLine{4436 }
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define DMA\_SLAST\_SLAST\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define DMA\_SLAST\_SLAST\_SHIFT                    (0U)}}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define DMA\_SLAST\_SLAST(x)                       (((uint32\_t)(((uint32\_t)(x)) << DMA\_SLAST\_SLAST\_SHIFT)) \& DMA\_SLAST\_SLAST\_MASK)}}
\DoxyCodeLine{4441 }
\DoxyCodeLine{4442 \textcolor{comment}{/* The count of DMA\_SLAST */}}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define DMA\_SLAST\_COUNT                          (16U)}}
\DoxyCodeLine{4444 }
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define DMA\_DADDR\_DADDR\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{4447 \textcolor{preprocessor}{\#define DMA\_DADDR\_DADDR\_SHIFT                    (0U)}}
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define DMA\_DADDR\_DADDR(x)                       (((uint32\_t)(((uint32\_t)(x)) << DMA\_DADDR\_DADDR\_SHIFT)) \& DMA\_DADDR\_DADDR\_MASK)}}
\DoxyCodeLine{4449 }
\DoxyCodeLine{4450 \textcolor{comment}{/* The count of DMA\_DADDR */}}
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define DMA\_DADDR\_COUNT                          (16U)}}
\DoxyCodeLine{4452 }
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define DMA\_DOFF\_DOFF\_MASK                       (0xFFFFU)}}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define DMA\_DOFF\_DOFF\_SHIFT                      (0U)}}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define DMA\_DOFF\_DOFF(x)                         (((uint16\_t)(((uint16\_t)(x)) << DMA\_DOFF\_DOFF\_SHIFT)) \& DMA\_DOFF\_DOFF\_MASK)}}
\DoxyCodeLine{4457 }
\DoxyCodeLine{4458 \textcolor{comment}{/* The count of DMA\_DOFF */}}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define DMA\_DOFF\_COUNT                           (16U)}}
\DoxyCodeLine{4460 }
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_CITER\_MASK             (0x7FFFU)}}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_CITER\_SHIFT            (0U)}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_CITER(x)               (((uint16\_t)(((uint16\_t)(x)) << DMA\_CITER\_ELINKNO\_CITER\_SHIFT)) \& DMA\_CITER\_ELINKNO\_CITER\_MASK)}}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_ELINK\_MASK             (0x8000U)}}
\DoxyCodeLine{4466 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_ELINK\_SHIFT            (15U)}}
\DoxyCodeLine{4467 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_ELINK(x)               (((uint16\_t)(((uint16\_t)(x)) << DMA\_CITER\_ELINKNO\_ELINK\_SHIFT)) \& DMA\_CITER\_ELINKNO\_ELINK\_MASK)}}
\DoxyCodeLine{4468 }
\DoxyCodeLine{4469 \textcolor{comment}{/* The count of DMA\_CITER\_ELINKNO */}}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKNO\_COUNT                  (16U)}}
\DoxyCodeLine{4471 }
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_CITER\_MASK            (0x1FFU)}}
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_CITER\_SHIFT           (0U)}}
\DoxyCodeLine{4475 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_CITER(x)              (((uint16\_t)(((uint16\_t)(x)) << DMA\_CITER\_ELINKYES\_CITER\_SHIFT)) \& DMA\_CITER\_ELINKYES\_CITER\_MASK)}}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_LINKCH\_MASK           (0x1E00U)}}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_LINKCH\_SHIFT          (9U)}}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_LINKCH(x)             (((uint16\_t)(((uint16\_t)(x)) << DMA\_CITER\_ELINKYES\_LINKCH\_SHIFT)) \& DMA\_CITER\_ELINKYES\_LINKCH\_MASK)}}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_ELINK\_MASK            (0x8000U)}}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_ELINK\_SHIFT           (15U)}}
\DoxyCodeLine{4481 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_ELINK(x)              (((uint16\_t)(((uint16\_t)(x)) << DMA\_CITER\_ELINKYES\_ELINK\_SHIFT)) \& DMA\_CITER\_ELINKYES\_ELINK\_MASK)}}
\DoxyCodeLine{4482 }
\DoxyCodeLine{4483 \textcolor{comment}{/* The count of DMA\_CITER\_ELINKYES */}}
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define DMA\_CITER\_ELINKYES\_COUNT                 (16U)}}
\DoxyCodeLine{4485 }
\DoxyCodeLine{4487 \textcolor{preprocessor}{\#define DMA\_DLAST\_SGA\_DLASTSGA\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{4488 \textcolor{preprocessor}{\#define DMA\_DLAST\_SGA\_DLASTSGA\_SHIFT             (0U)}}
\DoxyCodeLine{4489 \textcolor{preprocessor}{\#define DMA\_DLAST\_SGA\_DLASTSGA(x)                (((uint32\_t)(((uint32\_t)(x)) << DMA\_DLAST\_SGA\_DLASTSGA\_SHIFT)) \& DMA\_DLAST\_SGA\_DLASTSGA\_MASK)}}
\DoxyCodeLine{4490 }
\DoxyCodeLine{4491 \textcolor{comment}{/* The count of DMA\_DLAST\_SGA */}}
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define DMA\_DLAST\_SGA\_COUNT                      (16U)}}
\DoxyCodeLine{4493 }
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define DMA\_CSR\_START\_MASK                       (0x1U)}}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define DMA\_CSR\_START\_SHIFT                      (0U)}}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define DMA\_CSR\_START(x)                         (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_START\_SHIFT)) \& DMA\_CSR\_START\_MASK)}}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define DMA\_CSR\_INTMAJOR\_MASK                    (0x2U)}}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define DMA\_CSR\_INTMAJOR\_SHIFT                   (1U)}}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define DMA\_CSR\_INTMAJOR(x)                      (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_INTMAJOR\_SHIFT)) \& DMA\_CSR\_INTMAJOR\_MASK)}}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define DMA\_CSR\_INTHALF\_MASK                     (0x4U)}}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define DMA\_CSR\_INTHALF\_SHIFT                    (2U)}}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define DMA\_CSR\_INTHALF(x)                       (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_INTHALF\_SHIFT)) \& DMA\_CSR\_INTHALF\_MASK)}}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define DMA\_CSR\_DREQ\_MASK                        (0x8U)}}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define DMA\_CSR\_DREQ\_SHIFT                       (3U)}}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define DMA\_CSR\_DREQ(x)                          (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_DREQ\_SHIFT)) \& DMA\_CSR\_DREQ\_MASK)}}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define DMA\_CSR\_ESG\_MASK                         (0x10U)}}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define DMA\_CSR\_ESG\_SHIFT                        (4U)}}
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define DMA\_CSR\_ESG(x)                           (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_ESG\_SHIFT)) \& DMA\_CSR\_ESG\_MASK)}}
\DoxyCodeLine{4510 \textcolor{preprocessor}{\#define DMA\_CSR\_MAJORELINK\_MASK                  (0x20U)}}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define DMA\_CSR\_MAJORELINK\_SHIFT                 (5U)}}
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define DMA\_CSR\_MAJORELINK(x)                    (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_MAJORELINK\_SHIFT)) \& DMA\_CSR\_MAJORELINK\_MASK)}}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define DMA\_CSR\_ACTIVE\_MASK                      (0x40U)}}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define DMA\_CSR\_ACTIVE\_SHIFT                     (6U)}}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define DMA\_CSR\_ACTIVE(x)                        (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_ACTIVE\_SHIFT)) \& DMA\_CSR\_ACTIVE\_MASK)}}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define DMA\_CSR\_DONE\_MASK                        (0x80U)}}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define DMA\_CSR\_DONE\_SHIFT                       (7U)}}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define DMA\_CSR\_DONE(x)                          (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_DONE\_SHIFT)) \& DMA\_CSR\_DONE\_MASK)}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define DMA\_CSR\_MAJORLINKCH\_MASK                 (0xF00U)}}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define DMA\_CSR\_MAJORLINKCH\_SHIFT                (8U)}}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define DMA\_CSR\_MAJORLINKCH(x)                   (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_MAJORLINKCH\_SHIFT)) \& DMA\_CSR\_MAJORLINKCH\_MASK)}}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define DMA\_CSR\_BWC\_MASK                         (0xC000U)}}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define DMA\_CSR\_BWC\_SHIFT                        (14U)}}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define DMA\_CSR\_BWC(x)                           (((uint16\_t)(((uint16\_t)(x)) << DMA\_CSR\_BWC\_SHIFT)) \& DMA\_CSR\_BWC\_MASK)}}
\DoxyCodeLine{4525 }
\DoxyCodeLine{4526 \textcolor{comment}{/* The count of DMA\_CSR */}}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define DMA\_CSR\_COUNT                            (16U)}}
\DoxyCodeLine{4528 }
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_BITER\_MASK             (0x7FFFU)}}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_BITER\_SHIFT            (0U)}}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_BITER(x)               (((uint16\_t)(((uint16\_t)(x)) << DMA\_BITER\_ELINKNO\_BITER\_SHIFT)) \& DMA\_BITER\_ELINKNO\_BITER\_MASK)}}
\DoxyCodeLine{4533 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_ELINK\_MASK             (0x8000U)}}
\DoxyCodeLine{4534 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_ELINK\_SHIFT            (15U)}}
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_ELINK(x)               (((uint16\_t)(((uint16\_t)(x)) << DMA\_BITER\_ELINKNO\_ELINK\_SHIFT)) \& DMA\_BITER\_ELINKNO\_ELINK\_MASK)}}
\DoxyCodeLine{4536 }
\DoxyCodeLine{4537 \textcolor{comment}{/* The count of DMA\_BITER\_ELINKNO */}}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKNO\_COUNT                  (16U)}}
\DoxyCodeLine{4539 }
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_BITER\_MASK            (0x1FFU)}}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_BITER\_SHIFT           (0U)}}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_BITER(x)              (((uint16\_t)(((uint16\_t)(x)) << DMA\_BITER\_ELINKYES\_BITER\_SHIFT)) \& DMA\_BITER\_ELINKYES\_BITER\_MASK)}}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_LINKCH\_MASK           (0x1E00U)}}
\DoxyCodeLine{4545 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_LINKCH\_SHIFT          (9U)}}
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_LINKCH(x)             (((uint16\_t)(((uint16\_t)(x)) << DMA\_BITER\_ELINKYES\_LINKCH\_SHIFT)) \& DMA\_BITER\_ELINKYES\_LINKCH\_MASK)}}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_ELINK\_MASK            (0x8000U)}}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_ELINK\_SHIFT           (15U)}}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_ELINK(x)              (((uint16\_t)(((uint16\_t)(x)) << DMA\_BITER\_ELINKYES\_ELINK\_SHIFT)) \& DMA\_BITER\_ELINKYES\_ELINK\_MASK)}}
\DoxyCodeLine{4550 }
\DoxyCodeLine{4551 \textcolor{comment}{/* The count of DMA\_BITER\_ELINKYES */}}
\DoxyCodeLine{4552 \textcolor{preprocessor}{\#define DMA\_BITER\_ELINKYES\_COUNT                 (16U)}}
\DoxyCodeLine{4553 }
\DoxyCodeLine{4554  \textcolor{comment}{/* end of group DMA\_Register\_Masks */}}
\DoxyCodeLine{4558 }
\DoxyCodeLine{4559 }
\DoxyCodeLine{4560 \textcolor{comment}{/* DMA -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define DMA\_BASE                                 (0x40008000u)}}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define DMA0                                     ((DMA\_Type *)DMA\_BASE)}}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define DMA\_BASE\_ADDRS                           \{ DMA\_BASE \}}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{\#define DMA\_BASE\_PTRS                            \{ DMA0 \}}}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define DMA\_CHN\_IRQS                             \{ \{ DMA0\_IRQn, DMA1\_IRQn, DMA2\_IRQn, DMA3\_IRQn, DMA4\_IRQn, DMA5\_IRQn, DMA6\_IRQn, DMA7\_IRQn, DMA8\_IRQn, DMA9\_IRQn, DMA10\_IRQn, DMA11\_IRQn, DMA12\_IRQn, DMA13\_IRQn, DMA14\_IRQn, DMA15\_IRQn \} \}}}
\DoxyCodeLine{4571 \textcolor{preprocessor}{\#define DMA\_ERROR\_IRQS                           \{ DMA\_Error\_IRQn \}}}
\DoxyCodeLine{4572  \textcolor{comment}{/* end of group DMA\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{4576 }
\DoxyCodeLine{4577 }
\DoxyCodeLine{4578 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{4579 \textcolor{comment}{   -\/-\/ DMAMUX Peripheral Access Layer}}
\DoxyCodeLine{4580 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{4581 }
\DoxyCodeLine{4588 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{4589   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t CHCFG[16];                          }
\DoxyCodeLine{4590 \} \mbox{\hyperlink{struct_d_m_a_m_u_x___type}{DMAMUX\_Type}};}
\DoxyCodeLine{4591 }
\DoxyCodeLine{4592 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{4593 \textcolor{comment}{   -\/-\/ DMAMUX Register Masks}}
\DoxyCodeLine{4594 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{4595 }
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_SOURCE\_MASK                 (0x3FU)}}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_SOURCE\_SHIFT                (0U)}}
\DoxyCodeLine{4604 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_SOURCE(x)                   (((uint8\_t)(((uint8\_t)(x)) << DMAMUX\_CHCFG\_SOURCE\_SHIFT)) \& DMAMUX\_CHCFG\_SOURCE\_MASK)}}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_TRIG\_MASK                   (0x40U)}}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_TRIG\_SHIFT                  (6U)}}
\DoxyCodeLine{4607 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_TRIG(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMAMUX\_CHCFG\_TRIG\_SHIFT)) \& DMAMUX\_CHCFG\_TRIG\_MASK)}}
\DoxyCodeLine{4608 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_ENBL\_MASK                   (0x80U)}}
\DoxyCodeLine{4609 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_ENBL\_SHIFT                  (7U)}}
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_ENBL(x)                     (((uint8\_t)(((uint8\_t)(x)) << DMAMUX\_CHCFG\_ENBL\_SHIFT)) \& DMAMUX\_CHCFG\_ENBL\_MASK)}}
\DoxyCodeLine{4611 }
\DoxyCodeLine{4612 \textcolor{comment}{/* The count of DMAMUX\_CHCFG */}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define DMAMUX\_CHCFG\_COUNT                       (16U)}}
\DoxyCodeLine{4614 }
\DoxyCodeLine{4615  \textcolor{comment}{/* end of group DMAMUX\_Register\_Masks */}}
\DoxyCodeLine{4619 }
\DoxyCodeLine{4620 }
\DoxyCodeLine{4621 \textcolor{comment}{/* DMAMUX -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define DMAMUX\_BASE                              (0x40021000u)}}
\DoxyCodeLine{4625 \textcolor{preprocessor}{\#define DMAMUX                                   ((DMAMUX\_Type *)DMAMUX\_BASE)}}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define DMAMUX\_BASE\_ADDRS                        \{ DMAMUX\_BASE \}}}
\DoxyCodeLine{4629 \textcolor{preprocessor}{\#define DMAMUX\_BASE\_PTRS                         \{ DMAMUX \}}}
\DoxyCodeLine{4630  \textcolor{comment}{/* end of group DMAMUX\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{4634 }
\DoxyCodeLine{4635 }
\DoxyCodeLine{4636 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{4637 \textcolor{comment}{   -\/-\/ ENET Peripheral Access Layer}}
\DoxyCodeLine{4638 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{4639 }
\DoxyCodeLine{4646 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{4647        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{4648   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}{EIR}};                               }
\DoxyCodeLine{4649   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}{EIMR}};                              }
\DoxyCodeLine{4650        uint8\_t RESERVED\_1[4];}
\DoxyCodeLine{4651   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}{RDAR}};                              }
\DoxyCodeLine{4652   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}{TDAR}};                              }
\DoxyCodeLine{4653        uint8\_t RESERVED\_2[12];}
\DoxyCodeLine{4654   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};                               }
\DoxyCodeLine{4655        uint8\_t RESERVED\_3[24];}
\DoxyCodeLine{4656   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}{MMFR}};                              }
\DoxyCodeLine{4657   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}{MSCR}};                              }
\DoxyCodeLine{4658        uint8\_t RESERVED\_4[28];}
\DoxyCodeLine{4659   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}{MIBC}};                              }
\DoxyCodeLine{4660        uint8\_t RESERVED\_5[28];}
\DoxyCodeLine{4661   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};                               }
\DoxyCodeLine{4662        uint8\_t RESERVED\_6[60];}
\DoxyCodeLine{4663   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}};                               }
\DoxyCodeLine{4664        uint8\_t RESERVED\_7[28];}
\DoxyCodeLine{4665   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}{PALR}};                              }
\DoxyCodeLine{4666   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}{PAUR}};                              }
\DoxyCodeLine{4667   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}{OPD}};                               }
\DoxyCodeLine{4668        uint8\_t RESERVED\_8[40];}
\DoxyCodeLine{4669   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}{IAUR}};                              }
\DoxyCodeLine{4670   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}{IALR}};                              }
\DoxyCodeLine{4671   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}{GAUR}};                              }
\DoxyCodeLine{4672   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}{GALR}};                              }
\DoxyCodeLine{4673        uint8\_t RESERVED\_9[28];}
\DoxyCodeLine{4674   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}{TFWR}};                              }
\DoxyCodeLine{4675        uint8\_t RESERVED\_10[56];}
\DoxyCodeLine{4676   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}{RDSR}};                              }
\DoxyCodeLine{4677   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}{TDSR}};                              }
\DoxyCodeLine{4678   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}{MRBR}};                              }
\DoxyCodeLine{4679        uint8\_t RESERVED\_11[4];}
\DoxyCodeLine{4680   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}{RSFL}};                              }
\DoxyCodeLine{4681   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}{RSEM}};                              }
\DoxyCodeLine{4682   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}{RAEM}};                              }
\DoxyCodeLine{4683   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}{RAFL}};                              }
\DoxyCodeLine{4684   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}{TSEM}};                              }
\DoxyCodeLine{4685   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}{TAEM}};                              }
\DoxyCodeLine{4686   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}{TAFL}};                              }
\DoxyCodeLine{4687   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}{TIPG}};                              }
\DoxyCodeLine{4688   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}{FTRL}};                              }
\DoxyCodeLine{4689        uint8\_t RESERVED\_12[12];}
\DoxyCodeLine{4690   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}{TACC}};                              }
\DoxyCodeLine{4691   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}{RACC}};                              }
\DoxyCodeLine{4692        uint8\_t RESERVED\_13[60];}
\DoxyCodeLine{4693   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}{RMON\_T\_PACKETS}};                    }
\DoxyCodeLine{4694   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}{RMON\_T\_BC\_PKT}};                     }
\DoxyCodeLine{4695   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}{RMON\_T\_MC\_PKT}};                     }
\DoxyCodeLine{4696   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}{RMON\_T\_CRC\_ALIGN}};                  }
\DoxyCodeLine{4697   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}{RMON\_T\_UNDERSIZE}};                  }
\DoxyCodeLine{4698   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}{RMON\_T\_OVERSIZE}};                   }
\DoxyCodeLine{4699   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}{RMON\_T\_FRAG}};                       }
\DoxyCodeLine{4700   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}{RMON\_T\_JAB}};                        }
\DoxyCodeLine{4701   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}{RMON\_T\_COL}};                        }
\DoxyCodeLine{4702   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}{RMON\_T\_P64}};                        }
\DoxyCodeLine{4703   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}{RMON\_T\_P65TO127}};                   }
\DoxyCodeLine{4704   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}{RMON\_T\_P128TO255}};                  }
\DoxyCodeLine{4705   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}{RMON\_T\_P256TO511}};                  }
\DoxyCodeLine{4706   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}{RMON\_T\_P512TO1023}};                 }
\DoxyCodeLine{4707   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}{RMON\_T\_P1024TO2047}};                }
\DoxyCodeLine{4708   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}{RMON\_T\_P\_GTE2048}};                  }
\DoxyCodeLine{4709   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}{RMON\_T\_OCTETS}};                     }
\DoxyCodeLine{4710        uint8\_t RESERVED\_14[4];}
\DoxyCodeLine{4711   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}{IEEE\_T\_FRAME\_OK}};                   }
\DoxyCodeLine{4712   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}{IEEE\_T\_1COL}};                       }
\DoxyCodeLine{4713   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}{IEEE\_T\_MCOL}};                       }
\DoxyCodeLine{4714   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}{IEEE\_T\_DEF}};                        }
\DoxyCodeLine{4715   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}{IEEE\_T\_LCOL}};                       }
\DoxyCodeLine{4716   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}{IEEE\_T\_EXCOL}};                      }
\DoxyCodeLine{4717   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}{IEEE\_T\_MACERR}};                     }
\DoxyCodeLine{4718   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}{IEEE\_T\_CSERR}};                      }
\DoxyCodeLine{4719        uint8\_t RESERVED\_15[4];}
\DoxyCodeLine{4720   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}{IEEE\_T\_FDXFC}};                      }
\DoxyCodeLine{4721   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}{IEEE\_T\_OCTETS\_OK}};                  }
\DoxyCodeLine{4722        uint8\_t RESERVED\_16[12];}
\DoxyCodeLine{4723   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}{RMON\_R\_PACKETS}};                    }
\DoxyCodeLine{4724   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}{RMON\_R\_BC\_PKT}};                     }
\DoxyCodeLine{4725   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}{RMON\_R\_MC\_PKT}};                     }
\DoxyCodeLine{4726   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}{RMON\_R\_CRC\_ALIGN}};                  }
\DoxyCodeLine{4727   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}{RMON\_R\_UNDERSIZE}};                  }
\DoxyCodeLine{4728   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}{RMON\_R\_OVERSIZE}};                   }
\DoxyCodeLine{4729   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}{RMON\_R\_FRAG}};                       }
\DoxyCodeLine{4730   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}{RMON\_R\_JAB}};                        }
\DoxyCodeLine{4731        uint8\_t RESERVED\_17[4];}
\DoxyCodeLine{4732   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}{RMON\_R\_P64}};                        }
\DoxyCodeLine{4733   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}{RMON\_R\_P65TO127}};                   }
\DoxyCodeLine{4734   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}{RMON\_R\_P128TO255}};                  }
\DoxyCodeLine{4735   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}{RMON\_R\_P256TO511}};                  }
\DoxyCodeLine{4736   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}{RMON\_R\_P512TO1023}};                 }
\DoxyCodeLine{4737   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}{RMON\_R\_P1024TO2047}};                }
\DoxyCodeLine{4738   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}{RMON\_R\_P\_GTE2048}};                  }
\DoxyCodeLine{4739   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}{RMON\_R\_OCTETS}};                     }
\DoxyCodeLine{4740   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}{IEEE\_R\_DROP}};                       }
\DoxyCodeLine{4741   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}{IEEE\_R\_FRAME\_OK}};                   }
\DoxyCodeLine{4742   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}{IEEE\_R\_CRC}};                        }
\DoxyCodeLine{4743   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}{IEEE\_R\_ALIGN}};                      }
\DoxyCodeLine{4744   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}{IEEE\_R\_MACERR}};                     }
\DoxyCodeLine{4745   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}{IEEE\_R\_FDXFC}};                      }
\DoxyCodeLine{4746   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}{IEEE\_R\_OCTETS\_OK}};                  }
\DoxyCodeLine{4747        uint8\_t RESERVED\_18[284];}
\DoxyCodeLine{4748   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}{ATCR}};                              }
\DoxyCodeLine{4749   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}{ATVR}};                              }
\DoxyCodeLine{4750   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}{ATOFF}};                             }
\DoxyCodeLine{4751   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}{ATPER}};                             }
\DoxyCodeLine{4752   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}{ATCOR}};                             }
\DoxyCodeLine{4753   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}{ATINC}};                             }
\DoxyCodeLine{4754   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}{ATSTMP}};                            }
\DoxyCodeLine{4755        uint8\_t RESERVED\_19[488];}
\DoxyCodeLine{4756   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}{TGSR}};                              }
\DoxyCodeLine{4757   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x608, array step: 0x8 */}}
\DoxyCodeLine{4758     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}};                              }
\DoxyCodeLine{4759     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}{TCCR}};                              }
\DoxyCodeLine{4760   \} CHANNEL[4];}
\DoxyCodeLine{4761 \} \mbox{\hyperlink{struct_e_n_e_t___type}{ENET\_Type}};}
\DoxyCodeLine{4762 }
\DoxyCodeLine{4763 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{4764 \textcolor{comment}{   -\/-\/ ENET Register Masks}}
\DoxyCodeLine{4765 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{4766 }
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define ENET\_EIR\_TS\_TIMER\_MASK                   (0x8000U)}}
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define ENET\_EIR\_TS\_TIMER\_SHIFT                  (15U)}}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define ENET\_EIR\_TS\_TIMER(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_TS\_TIMER\_SHIFT)) \& ENET\_EIR\_TS\_TIMER\_MASK)}}
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#define ENET\_EIR\_TS\_AVAIL\_MASK                   (0x10000U)}}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define ENET\_EIR\_TS\_AVAIL\_SHIFT                  (16U)}}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define ENET\_EIR\_TS\_AVAIL(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_TS\_AVAIL\_SHIFT)) \& ENET\_EIR\_TS\_AVAIL\_MASK)}}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define ENET\_EIR\_WAKEUP\_MASK                     (0x20000U)}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#define ENET\_EIR\_WAKEUP\_SHIFT                    (17U)}}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define ENET\_EIR\_WAKEUP(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_WAKEUP\_SHIFT)) \& ENET\_EIR\_WAKEUP\_MASK)}}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define ENET\_EIR\_PLR\_MASK                        (0x40000U)}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define ENET\_EIR\_PLR\_SHIFT                       (18U)}}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define ENET\_EIR\_PLR(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_PLR\_SHIFT)) \& ENET\_EIR\_PLR\_MASK)}}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#define ENET\_EIR\_UN\_MASK                         (0x80000U)}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#define ENET\_EIR\_UN\_SHIFT                        (19U)}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define ENET\_EIR\_UN(x)                           (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_UN\_SHIFT)) \& ENET\_EIR\_UN\_MASK)}}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define ENET\_EIR\_RL\_MASK                         (0x100000U)}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#define ENET\_EIR\_RL\_SHIFT                        (20U)}}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define ENET\_EIR\_RL(x)                           (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_RL\_SHIFT)) \& ENET\_EIR\_RL\_MASK)}}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#define ENET\_EIR\_LC\_MASK                         (0x200000U)}}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#define ENET\_EIR\_LC\_SHIFT                        (21U)}}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define ENET\_EIR\_LC(x)                           (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_LC\_SHIFT)) \& ENET\_EIR\_LC\_MASK)}}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#define ENET\_EIR\_EBERR\_MASK                      (0x400000U)}}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define ENET\_EIR\_EBERR\_SHIFT                     (22U)}}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define ENET\_EIR\_EBERR(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_EBERR\_SHIFT)) \& ENET\_EIR\_EBERR\_MASK)}}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define ENET\_EIR\_MII\_MASK                        (0x800000U)}}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define ENET\_EIR\_MII\_SHIFT                       (23U)}}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define ENET\_EIR\_MII(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_MII\_SHIFT)) \& ENET\_EIR\_MII\_MASK)}}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define ENET\_EIR\_RXB\_MASK                        (0x1000000U)}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define ENET\_EIR\_RXB\_SHIFT                       (24U)}}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define ENET\_EIR\_RXB(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_RXB\_SHIFT)) \& ENET\_EIR\_RXB\_MASK)}}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define ENET\_EIR\_RXF\_MASK                        (0x2000000U)}}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define ENET\_EIR\_RXF\_SHIFT                       (25U)}}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define ENET\_EIR\_RXF(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_RXF\_SHIFT)) \& ENET\_EIR\_RXF\_MASK)}}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define ENET\_EIR\_TXB\_MASK                        (0x4000000U)}}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define ENET\_EIR\_TXB\_SHIFT                       (26U)}}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define ENET\_EIR\_TXB(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_TXB\_SHIFT)) \& ENET\_EIR\_TXB\_MASK)}}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define ENET\_EIR\_TXF\_MASK                        (0x8000000U)}}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define ENET\_EIR\_TXF\_SHIFT                       (27U)}}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define ENET\_EIR\_TXF(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_TXF\_SHIFT)) \& ENET\_EIR\_TXF\_MASK)}}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define ENET\_EIR\_GRA\_MASK                        (0x10000000U)}}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define ENET\_EIR\_GRA\_SHIFT                       (28U)}}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define ENET\_EIR\_GRA(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_GRA\_SHIFT)) \& ENET\_EIR\_GRA\_MASK)}}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define ENET\_EIR\_BABT\_MASK                       (0x20000000U)}}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#define ENET\_EIR\_BABT\_SHIFT                      (29U)}}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#define ENET\_EIR\_BABT(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_BABT\_SHIFT)) \& ENET\_EIR\_BABT\_MASK)}}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define ENET\_EIR\_BABR\_MASK                       (0x40000000U)}}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#define ENET\_EIR\_BABR\_SHIFT                      (30U)}}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#define ENET\_EIR\_BABR(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIR\_BABR\_SHIFT)) \& ENET\_EIR\_BABR\_MASK)}}
\DoxyCodeLine{4821 }
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define ENET\_EIMR\_TS\_TIMER\_MASK                  (0x8000U)}}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define ENET\_EIMR\_TS\_TIMER\_SHIFT                 (15U)}}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define ENET\_EIMR\_TS\_TIMER(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_TS\_TIMER\_SHIFT)) \& ENET\_EIMR\_TS\_TIMER\_MASK)}}
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define ENET\_EIMR\_TS\_AVAIL\_MASK                  (0x10000U)}}
\DoxyCodeLine{4827 \textcolor{preprocessor}{\#define ENET\_EIMR\_TS\_AVAIL\_SHIFT                 (16U)}}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define ENET\_EIMR\_TS\_AVAIL(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_TS\_AVAIL\_SHIFT)) \& ENET\_EIMR\_TS\_AVAIL\_MASK)}}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define ENET\_EIMR\_WAKEUP\_MASK                    (0x20000U)}}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#define ENET\_EIMR\_WAKEUP\_SHIFT                   (17U)}}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define ENET\_EIMR\_WAKEUP(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_WAKEUP\_SHIFT)) \& ENET\_EIMR\_WAKEUP\_MASK)}}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define ENET\_EIMR\_PLR\_MASK                       (0x40000U)}}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define ENET\_EIMR\_PLR\_SHIFT                      (18U)}}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#define ENET\_EIMR\_PLR(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_PLR\_SHIFT)) \& ENET\_EIMR\_PLR\_MASK)}}
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define ENET\_EIMR\_UN\_MASK                        (0x80000U)}}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define ENET\_EIMR\_UN\_SHIFT                       (19U)}}
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#define ENET\_EIMR\_UN(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_UN\_SHIFT)) \& ENET\_EIMR\_UN\_MASK)}}
\DoxyCodeLine{4838 \textcolor{preprocessor}{\#define ENET\_EIMR\_RL\_MASK                        (0x100000U)}}
\DoxyCodeLine{4839 \textcolor{preprocessor}{\#define ENET\_EIMR\_RL\_SHIFT                       (20U)}}
\DoxyCodeLine{4840 \textcolor{preprocessor}{\#define ENET\_EIMR\_RL(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_RL\_SHIFT)) \& ENET\_EIMR\_RL\_MASK)}}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define ENET\_EIMR\_LC\_MASK                        (0x200000U)}}
\DoxyCodeLine{4842 \textcolor{preprocessor}{\#define ENET\_EIMR\_LC\_SHIFT                       (21U)}}
\DoxyCodeLine{4843 \textcolor{preprocessor}{\#define ENET\_EIMR\_LC(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_LC\_SHIFT)) \& ENET\_EIMR\_LC\_MASK)}}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define ENET\_EIMR\_EBERR\_MASK                     (0x400000U)}}
\DoxyCodeLine{4845 \textcolor{preprocessor}{\#define ENET\_EIMR\_EBERR\_SHIFT                    (22U)}}
\DoxyCodeLine{4846 \textcolor{preprocessor}{\#define ENET\_EIMR\_EBERR(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_EBERR\_SHIFT)) \& ENET\_EIMR\_EBERR\_MASK)}}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define ENET\_EIMR\_MII\_MASK                       (0x800000U)}}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#define ENET\_EIMR\_MII\_SHIFT                      (23U)}}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define ENET\_EIMR\_MII(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_MII\_SHIFT)) \& ENET\_EIMR\_MII\_MASK)}}
\DoxyCodeLine{4850 \textcolor{preprocessor}{\#define ENET\_EIMR\_RXB\_MASK                       (0x1000000U)}}
\DoxyCodeLine{4851 \textcolor{preprocessor}{\#define ENET\_EIMR\_RXB\_SHIFT                      (24U)}}
\DoxyCodeLine{4852 \textcolor{preprocessor}{\#define ENET\_EIMR\_RXB(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_RXB\_SHIFT)) \& ENET\_EIMR\_RXB\_MASK)}}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define ENET\_EIMR\_RXF\_MASK                       (0x2000000U)}}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define ENET\_EIMR\_RXF\_SHIFT                      (25U)}}
\DoxyCodeLine{4855 \textcolor{preprocessor}{\#define ENET\_EIMR\_RXF(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_RXF\_SHIFT)) \& ENET\_EIMR\_RXF\_MASK)}}
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define ENET\_EIMR\_TXB\_MASK                       (0x4000000U)}}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define ENET\_EIMR\_TXB\_SHIFT                      (26U)}}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define ENET\_EIMR\_TXB(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_TXB\_SHIFT)) \& ENET\_EIMR\_TXB\_MASK)}}
\DoxyCodeLine{4859 \textcolor{preprocessor}{\#define ENET\_EIMR\_TXF\_MASK                       (0x8000000U)}}
\DoxyCodeLine{4860 \textcolor{preprocessor}{\#define ENET\_EIMR\_TXF\_SHIFT                      (27U)}}
\DoxyCodeLine{4861 \textcolor{preprocessor}{\#define ENET\_EIMR\_TXF(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_TXF\_SHIFT)) \& ENET\_EIMR\_TXF\_MASK)}}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#define ENET\_EIMR\_GRA\_MASK                       (0x10000000U)}}
\DoxyCodeLine{4863 \textcolor{preprocessor}{\#define ENET\_EIMR\_GRA\_SHIFT                      (28U)}}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#define ENET\_EIMR\_GRA(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_GRA\_SHIFT)) \& ENET\_EIMR\_GRA\_MASK)}}
\DoxyCodeLine{4865 \textcolor{preprocessor}{\#define ENET\_EIMR\_BABT\_MASK                      (0x20000000U)}}
\DoxyCodeLine{4866 \textcolor{preprocessor}{\#define ENET\_EIMR\_BABT\_SHIFT                     (29U)}}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define ENET\_EIMR\_BABT(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_BABT\_SHIFT)) \& ENET\_EIMR\_BABT\_MASK)}}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#define ENET\_EIMR\_BABR\_MASK                      (0x40000000U)}}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define ENET\_EIMR\_BABR\_SHIFT                     (30U)}}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define ENET\_EIMR\_BABR(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_EIMR\_BABR\_SHIFT)) \& ENET\_EIMR\_BABR\_MASK)}}
\DoxyCodeLine{4871 }
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define ENET\_RDAR\_RDAR\_MASK                      (0x1000000U)}}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#define ENET\_RDAR\_RDAR\_SHIFT                     (24U)}}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define ENET\_RDAR\_RDAR(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_RDAR\_RDAR\_SHIFT)) \& ENET\_RDAR\_RDAR\_MASK)}}
\DoxyCodeLine{4876 }
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#define ENET\_TDAR\_TDAR\_MASK                      (0x1000000U)}}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define ENET\_TDAR\_TDAR\_SHIFT                     (24U)}}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define ENET\_TDAR\_TDAR(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_TDAR\_TDAR\_SHIFT)) \& ENET\_TDAR\_TDAR\_MASK)}}
\DoxyCodeLine{4881 }
\DoxyCodeLine{4883 \textcolor{preprocessor}{\#define ENET\_ECR\_RESET\_MASK                      (0x1U)}}
\DoxyCodeLine{4884 \textcolor{preprocessor}{\#define ENET\_ECR\_RESET\_SHIFT                     (0U)}}
\DoxyCodeLine{4885 \textcolor{preprocessor}{\#define ENET\_ECR\_RESET(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_RESET\_SHIFT)) \& ENET\_ECR\_RESET\_MASK)}}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define ENET\_ECR\_ETHEREN\_MASK                    (0x2U)}}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#define ENET\_ECR\_ETHEREN\_SHIFT                   (1U)}}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define ENET\_ECR\_ETHEREN(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_ETHEREN\_SHIFT)) \& ENET\_ECR\_ETHEREN\_MASK)}}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define ENET\_ECR\_MAGICEN\_MASK                    (0x4U)}}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define ENET\_ECR\_MAGICEN\_SHIFT                   (2U)}}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define ENET\_ECR\_MAGICEN(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_MAGICEN\_SHIFT)) \& ENET\_ECR\_MAGICEN\_MASK)}}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#define ENET\_ECR\_SLEEP\_MASK                      (0x8U)}}
\DoxyCodeLine{4893 \textcolor{preprocessor}{\#define ENET\_ECR\_SLEEP\_SHIFT                     (3U)}}
\DoxyCodeLine{4894 \textcolor{preprocessor}{\#define ENET\_ECR\_SLEEP(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_SLEEP\_SHIFT)) \& ENET\_ECR\_SLEEP\_MASK)}}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#define ENET\_ECR\_EN1588\_MASK                     (0x10U)}}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define ENET\_ECR\_EN1588\_SHIFT                    (4U)}}
\DoxyCodeLine{4897 \textcolor{preprocessor}{\#define ENET\_ECR\_EN1588(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_EN1588\_SHIFT)) \& ENET\_ECR\_EN1588\_MASK)}}
\DoxyCodeLine{4898 \textcolor{preprocessor}{\#define ENET\_ECR\_DBGEN\_MASK                      (0x40U)}}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define ENET\_ECR\_DBGEN\_SHIFT                     (6U)}}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define ENET\_ECR\_DBGEN(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_DBGEN\_SHIFT)) \& ENET\_ECR\_DBGEN\_MASK)}}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define ENET\_ECR\_STOPEN\_MASK                     (0x80U)}}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define ENET\_ECR\_STOPEN\_SHIFT                    (7U)}}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define ENET\_ECR\_STOPEN(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_STOPEN\_SHIFT)) \& ENET\_ECR\_STOPEN\_MASK)}}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define ENET\_ECR\_DBSWP\_MASK                      (0x100U)}}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define ENET\_ECR\_DBSWP\_SHIFT                     (8U)}}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define ENET\_ECR\_DBSWP(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_ECR\_DBSWP\_SHIFT)) \& ENET\_ECR\_DBSWP\_MASK)}}
\DoxyCodeLine{4907 }
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define ENET\_MMFR\_DATA\_MASK                      (0xFFFFU)}}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define ENET\_MMFR\_DATA\_SHIFT                     (0U)}}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define ENET\_MMFR\_DATA(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_MMFR\_DATA\_SHIFT)) \& ENET\_MMFR\_DATA\_MASK)}}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define ENET\_MMFR\_TA\_MASK                        (0x30000U)}}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define ENET\_MMFR\_TA\_SHIFT                       (16U)}}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#define ENET\_MMFR\_TA(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_MMFR\_TA\_SHIFT)) \& ENET\_MMFR\_TA\_MASK)}}
\DoxyCodeLine{4915 \textcolor{preprocessor}{\#define ENET\_MMFR\_RA\_MASK                        (0x7C0000U)}}
\DoxyCodeLine{4916 \textcolor{preprocessor}{\#define ENET\_MMFR\_RA\_SHIFT                       (18U)}}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define ENET\_MMFR\_RA(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_MMFR\_RA\_SHIFT)) \& ENET\_MMFR\_RA\_MASK)}}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define ENET\_MMFR\_PA\_MASK                        (0xF800000U)}}
\DoxyCodeLine{4919 \textcolor{preprocessor}{\#define ENET\_MMFR\_PA\_SHIFT                       (23U)}}
\DoxyCodeLine{4920 \textcolor{preprocessor}{\#define ENET\_MMFR\_PA(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_MMFR\_PA\_SHIFT)) \& ENET\_MMFR\_PA\_MASK)}}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define ENET\_MMFR\_OP\_MASK                        (0x30000000U)}}
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define ENET\_MMFR\_OP\_SHIFT                       (28U)}}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define ENET\_MMFR\_OP(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_MMFR\_OP\_SHIFT)) \& ENET\_MMFR\_OP\_MASK)}}
\DoxyCodeLine{4924 \textcolor{preprocessor}{\#define ENET\_MMFR\_ST\_MASK                        (0xC0000000U)}}
\DoxyCodeLine{4925 \textcolor{preprocessor}{\#define ENET\_MMFR\_ST\_SHIFT                       (30U)}}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define ENET\_MMFR\_ST(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_MMFR\_ST\_SHIFT)) \& ENET\_MMFR\_ST\_MASK)}}
\DoxyCodeLine{4927 }
\DoxyCodeLine{4929 \textcolor{preprocessor}{\#define ENET\_MSCR\_MII\_SPEED\_MASK                 (0x7EU)}}
\DoxyCodeLine{4930 \textcolor{preprocessor}{\#define ENET\_MSCR\_MII\_SPEED\_SHIFT                (1U)}}
\DoxyCodeLine{4931 \textcolor{preprocessor}{\#define ENET\_MSCR\_MII\_SPEED(x)                   (((uint32\_t)(((uint32\_t)(x)) << ENET\_MSCR\_MII\_SPEED\_SHIFT)) \& ENET\_MSCR\_MII\_SPEED\_MASK)}}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define ENET\_MSCR\_DIS\_PRE\_MASK                   (0x80U)}}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define ENET\_MSCR\_DIS\_PRE\_SHIFT                  (7U)}}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#define ENET\_MSCR\_DIS\_PRE(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_MSCR\_DIS\_PRE\_SHIFT)) \& ENET\_MSCR\_DIS\_PRE\_MASK)}}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define ENET\_MSCR\_HOLDTIME\_MASK                  (0x700U)}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define ENET\_MSCR\_HOLDTIME\_SHIFT                 (8U)}}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define ENET\_MSCR\_HOLDTIME(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_MSCR\_HOLDTIME\_SHIFT)) \& ENET\_MSCR\_HOLDTIME\_MASK)}}
\DoxyCodeLine{4938 }
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_CLEAR\_MASK                 (0x20000000U)}}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_CLEAR\_SHIFT                (29U)}}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_CLEAR(x)                   (((uint32\_t)(((uint32\_t)(x)) << ENET\_MIBC\_MIB\_CLEAR\_SHIFT)) \& ENET\_MIBC\_MIB\_CLEAR\_MASK)}}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_IDLE\_MASK                  (0x40000000U)}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_IDLE\_SHIFT                 (30U)}}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_IDLE(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_MIBC\_MIB\_IDLE\_SHIFT)) \& ENET\_MIBC\_MIB\_IDLE\_MASK)}}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_DIS\_MASK                   (0x80000000U)}}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_DIS\_SHIFT                  (31U)}}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define ENET\_MIBC\_MIB\_DIS(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_MIBC\_MIB\_DIS\_SHIFT)) \& ENET\_MIBC\_MIB\_DIS\_MASK)}}
\DoxyCodeLine{4949 }
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define ENET\_RCR\_LOOP\_MASK                       (0x1U)}}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define ENET\_RCR\_LOOP\_SHIFT                      (0U)}}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define ENET\_RCR\_LOOP(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_LOOP\_SHIFT)) \& ENET\_RCR\_LOOP\_MASK)}}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define ENET\_RCR\_DRT\_MASK                        (0x2U)}}
\DoxyCodeLine{4955 \textcolor{preprocessor}{\#define ENET\_RCR\_DRT\_SHIFT                       (1U)}}
\DoxyCodeLine{4956 \textcolor{preprocessor}{\#define ENET\_RCR\_DRT(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_DRT\_SHIFT)) \& ENET\_RCR\_DRT\_MASK)}}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define ENET\_RCR\_MII\_MODE\_MASK                   (0x4U)}}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define ENET\_RCR\_MII\_MODE\_SHIFT                  (2U)}}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define ENET\_RCR\_MII\_MODE(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_MII\_MODE\_SHIFT)) \& ENET\_RCR\_MII\_MODE\_MASK)}}
\DoxyCodeLine{4960 \textcolor{preprocessor}{\#define ENET\_RCR\_PROM\_MASK                       (0x8U)}}
\DoxyCodeLine{4961 \textcolor{preprocessor}{\#define ENET\_RCR\_PROM\_SHIFT                      (3U)}}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#define ENET\_RCR\_PROM(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_PROM\_SHIFT)) \& ENET\_RCR\_PROM\_MASK)}}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define ENET\_RCR\_BC\_REJ\_MASK                     (0x10U)}}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#define ENET\_RCR\_BC\_REJ\_SHIFT                    (4U)}}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define ENET\_RCR\_BC\_REJ(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_BC\_REJ\_SHIFT)) \& ENET\_RCR\_BC\_REJ\_MASK)}}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define ENET\_RCR\_FCE\_MASK                        (0x20U)}}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define ENET\_RCR\_FCE\_SHIFT                       (5U)}}
\DoxyCodeLine{4968 \textcolor{preprocessor}{\#define ENET\_RCR\_FCE(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_FCE\_SHIFT)) \& ENET\_RCR\_FCE\_MASK)}}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define ENET\_RCR\_RMII\_MODE\_MASK                  (0x100U)}}
\DoxyCodeLine{4970 \textcolor{preprocessor}{\#define ENET\_RCR\_RMII\_MODE\_SHIFT                 (8U)}}
\DoxyCodeLine{4971 \textcolor{preprocessor}{\#define ENET\_RCR\_RMII\_MODE(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_RMII\_MODE\_SHIFT)) \& ENET\_RCR\_RMII\_MODE\_MASK)}}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#define ENET\_RCR\_RMII\_10T\_MASK                   (0x200U)}}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define ENET\_RCR\_RMII\_10T\_SHIFT                  (9U)}}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#define ENET\_RCR\_RMII\_10T(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_RMII\_10T\_SHIFT)) \& ENET\_RCR\_RMII\_10T\_MASK)}}
\DoxyCodeLine{4975 \textcolor{preprocessor}{\#define ENET\_RCR\_PADEN\_MASK                      (0x1000U)}}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#define ENET\_RCR\_PADEN\_SHIFT                     (12U)}}
\DoxyCodeLine{4977 \textcolor{preprocessor}{\#define ENET\_RCR\_PADEN(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_PADEN\_SHIFT)) \& ENET\_RCR\_PADEN\_MASK)}}
\DoxyCodeLine{4978 \textcolor{preprocessor}{\#define ENET\_RCR\_PAUFWD\_MASK                     (0x2000U)}}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#define ENET\_RCR\_PAUFWD\_SHIFT                    (13U)}}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#define ENET\_RCR\_PAUFWD(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_PAUFWD\_SHIFT)) \& ENET\_RCR\_PAUFWD\_MASK)}}
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define ENET\_RCR\_CRCFWD\_MASK                     (0x4000U)}}
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#define ENET\_RCR\_CRCFWD\_SHIFT                    (14U)}}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define ENET\_RCR\_CRCFWD(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_CRCFWD\_SHIFT)) \& ENET\_RCR\_CRCFWD\_MASK)}}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define ENET\_RCR\_CFEN\_MASK                       (0x8000U)}}
\DoxyCodeLine{4985 \textcolor{preprocessor}{\#define ENET\_RCR\_CFEN\_SHIFT                      (15U)}}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define ENET\_RCR\_CFEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_CFEN\_SHIFT)) \& ENET\_RCR\_CFEN\_MASK)}}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define ENET\_RCR\_MAX\_FL\_MASK                     (0x3FFF0000U)}}
\DoxyCodeLine{4988 \textcolor{preprocessor}{\#define ENET\_RCR\_MAX\_FL\_SHIFT                    (16U)}}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define ENET\_RCR\_MAX\_FL(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_MAX\_FL\_SHIFT)) \& ENET\_RCR\_MAX\_FL\_MASK)}}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define ENET\_RCR\_NLC\_MASK                        (0x40000000U)}}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define ENET\_RCR\_NLC\_SHIFT                       (30U)}}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define ENET\_RCR\_NLC(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_NLC\_SHIFT)) \& ENET\_RCR\_NLC\_MASK)}}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define ENET\_RCR\_GRS\_MASK                        (0x80000000U)}}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define ENET\_RCR\_GRS\_SHIFT                       (31U)}}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define ENET\_RCR\_GRS(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RCR\_GRS\_SHIFT)) \& ENET\_RCR\_GRS\_MASK)}}
\DoxyCodeLine{4996 }
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define ENET\_TCR\_GTS\_MASK                        (0x1U)}}
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define ENET\_TCR\_GTS\_SHIFT                       (0U)}}
\DoxyCodeLine{5000 \textcolor{preprocessor}{\#define ENET\_TCR\_GTS(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_GTS\_SHIFT)) \& ENET\_TCR\_GTS\_MASK)}}
\DoxyCodeLine{5001 \textcolor{preprocessor}{\#define ENET\_TCR\_FDEN\_MASK                       (0x4U)}}
\DoxyCodeLine{5002 \textcolor{preprocessor}{\#define ENET\_TCR\_FDEN\_SHIFT                      (2U)}}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#define ENET\_TCR\_FDEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_FDEN\_SHIFT)) \& ENET\_TCR\_FDEN\_MASK)}}
\DoxyCodeLine{5004 \textcolor{preprocessor}{\#define ENET\_TCR\_TFC\_PAUSE\_MASK                  (0x8U)}}
\DoxyCodeLine{5005 \textcolor{preprocessor}{\#define ENET\_TCR\_TFC\_PAUSE\_SHIFT                 (3U)}}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define ENET\_TCR\_TFC\_PAUSE(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_TFC\_PAUSE\_SHIFT)) \& ENET\_TCR\_TFC\_PAUSE\_MASK)}}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define ENET\_TCR\_RFC\_PAUSE\_MASK                  (0x10U)}}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define ENET\_TCR\_RFC\_PAUSE\_SHIFT                 (4U)}}
\DoxyCodeLine{5009 \textcolor{preprocessor}{\#define ENET\_TCR\_RFC\_PAUSE(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_RFC\_PAUSE\_SHIFT)) \& ENET\_TCR\_RFC\_PAUSE\_MASK)}}
\DoxyCodeLine{5010 \textcolor{preprocessor}{\#define ENET\_TCR\_ADDSEL\_MASK                     (0xE0U)}}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define ENET\_TCR\_ADDSEL\_SHIFT                    (5U)}}
\DoxyCodeLine{5012 \textcolor{preprocessor}{\#define ENET\_TCR\_ADDSEL(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_ADDSEL\_SHIFT)) \& ENET\_TCR\_ADDSEL\_MASK)}}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define ENET\_TCR\_ADDINS\_MASK                     (0x100U)}}
\DoxyCodeLine{5014 \textcolor{preprocessor}{\#define ENET\_TCR\_ADDINS\_SHIFT                    (8U)}}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#define ENET\_TCR\_ADDINS(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_ADDINS\_SHIFT)) \& ENET\_TCR\_ADDINS\_MASK)}}
\DoxyCodeLine{5016 \textcolor{preprocessor}{\#define ENET\_TCR\_CRCFWD\_MASK                     (0x200U)}}
\DoxyCodeLine{5017 \textcolor{preprocessor}{\#define ENET\_TCR\_CRCFWD\_SHIFT                    (9U)}}
\DoxyCodeLine{5018 \textcolor{preprocessor}{\#define ENET\_TCR\_CRCFWD(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCR\_CRCFWD\_SHIFT)) \& ENET\_TCR\_CRCFWD\_MASK)}}
\DoxyCodeLine{5019 }
\DoxyCodeLine{5021 \textcolor{preprocessor}{\#define ENET\_PALR\_PADDR1\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{5022 \textcolor{preprocessor}{\#define ENET\_PALR\_PADDR1\_SHIFT                   (0U)}}
\DoxyCodeLine{5023 \textcolor{preprocessor}{\#define ENET\_PALR\_PADDR1(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_PALR\_PADDR1\_SHIFT)) \& ENET\_PALR\_PADDR1\_MASK)}}
\DoxyCodeLine{5024 }
\DoxyCodeLine{5026 \textcolor{preprocessor}{\#define ENET\_PAUR\_TYPE\_MASK                      (0xFFFFU)}}
\DoxyCodeLine{5027 \textcolor{preprocessor}{\#define ENET\_PAUR\_TYPE\_SHIFT                     (0U)}}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#define ENET\_PAUR\_TYPE(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_PAUR\_TYPE\_SHIFT)) \& ENET\_PAUR\_TYPE\_MASK)}}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define ENET\_PAUR\_PADDR2\_MASK                    (0xFFFF0000U)}}
\DoxyCodeLine{5030 \textcolor{preprocessor}{\#define ENET\_PAUR\_PADDR2\_SHIFT                   (16U)}}
\DoxyCodeLine{5031 \textcolor{preprocessor}{\#define ENET\_PAUR\_PADDR2(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_PAUR\_PADDR2\_SHIFT)) \& ENET\_PAUR\_PADDR2\_MASK)}}
\DoxyCodeLine{5032 }
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define ENET\_OPD\_PAUSE\_DUR\_MASK                  (0xFFFFU)}}
\DoxyCodeLine{5035 \textcolor{preprocessor}{\#define ENET\_OPD\_PAUSE\_DUR\_SHIFT                 (0U)}}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define ENET\_OPD\_PAUSE\_DUR(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_OPD\_PAUSE\_DUR\_SHIFT)) \& ENET\_OPD\_PAUSE\_DUR\_MASK)}}
\DoxyCodeLine{5037 \textcolor{preprocessor}{\#define ENET\_OPD\_OPCODE\_MASK                     (0xFFFF0000U)}}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define ENET\_OPD\_OPCODE\_SHIFT                    (16U)}}
\DoxyCodeLine{5039 \textcolor{preprocessor}{\#define ENET\_OPD\_OPCODE(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_OPD\_OPCODE\_SHIFT)) \& ENET\_OPD\_OPCODE\_MASK)}}
\DoxyCodeLine{5040 }
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define ENET\_IAUR\_IADDR1\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define ENET\_IAUR\_IADDR1\_SHIFT                   (0U)}}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define ENET\_IAUR\_IADDR1(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_IAUR\_IADDR1\_SHIFT)) \& ENET\_IAUR\_IADDR1\_MASK)}}
\DoxyCodeLine{5045 }
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define ENET\_IALR\_IADDR2\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#define ENET\_IALR\_IADDR2\_SHIFT                   (0U)}}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define ENET\_IALR\_IADDR2(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_IALR\_IADDR2\_SHIFT)) \& ENET\_IALR\_IADDR2\_MASK)}}
\DoxyCodeLine{5050 }
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define ENET\_GAUR\_GADDR1\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{5053 \textcolor{preprocessor}{\#define ENET\_GAUR\_GADDR1\_SHIFT                   (0U)}}
\DoxyCodeLine{5054 \textcolor{preprocessor}{\#define ENET\_GAUR\_GADDR1(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_GAUR\_GADDR1\_SHIFT)) \& ENET\_GAUR\_GADDR1\_MASK)}}
\DoxyCodeLine{5055 }
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define ENET\_GALR\_GADDR2\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{5058 \textcolor{preprocessor}{\#define ENET\_GALR\_GADDR2\_SHIFT                   (0U)}}
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define ENET\_GALR\_GADDR2(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_GALR\_GADDR2\_SHIFT)) \& ENET\_GALR\_GADDR2\_MASK)}}
\DoxyCodeLine{5060 }
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define ENET\_TFWR\_TFWR\_MASK                      (0x3FU)}}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define ENET\_TFWR\_TFWR\_SHIFT                     (0U)}}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#define ENET\_TFWR\_TFWR(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_TFWR\_TFWR\_SHIFT)) \& ENET\_TFWR\_TFWR\_MASK)}}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define ENET\_TFWR\_STRFWD\_MASK                    (0x100U)}}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#define ENET\_TFWR\_STRFWD\_SHIFT                   (8U)}}
\DoxyCodeLine{5067 \textcolor{preprocessor}{\#define ENET\_TFWR\_STRFWD(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_TFWR\_STRFWD\_SHIFT)) \& ENET\_TFWR\_STRFWD\_MASK)}}
\DoxyCodeLine{5068 }
\DoxyCodeLine{5070 \textcolor{preprocessor}{\#define ENET\_RDSR\_R\_DES\_START\_MASK               (0xFFFFFFF8U)}}
\DoxyCodeLine{5071 \textcolor{preprocessor}{\#define ENET\_RDSR\_R\_DES\_START\_SHIFT              (3U)}}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define ENET\_RDSR\_R\_DES\_START(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_RDSR\_R\_DES\_START\_SHIFT)) \& ENET\_RDSR\_R\_DES\_START\_MASK)}}
\DoxyCodeLine{5073 }
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define ENET\_TDSR\_X\_DES\_START\_MASK               (0xFFFFFFF8U)}}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define ENET\_TDSR\_X\_DES\_START\_SHIFT              (3U)}}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define ENET\_TDSR\_X\_DES\_START(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_TDSR\_X\_DES\_START\_SHIFT)) \& ENET\_TDSR\_X\_DES\_START\_MASK)}}
\DoxyCodeLine{5078 }
\DoxyCodeLine{5080 \textcolor{preprocessor}{\#define ENET\_MRBR\_R\_BUF\_SIZE\_MASK                (0x3FF0U)}}
\DoxyCodeLine{5081 \textcolor{preprocessor}{\#define ENET\_MRBR\_R\_BUF\_SIZE\_SHIFT               (4U)}}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#define ENET\_MRBR\_R\_BUF\_SIZE(x)                  (((uint32\_t)(((uint32\_t)(x)) << ENET\_MRBR\_R\_BUF\_SIZE\_SHIFT)) \& ENET\_MRBR\_R\_BUF\_SIZE\_MASK)}}
\DoxyCodeLine{5083 }
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define ENET\_RSFL\_RX\_SECTION\_FULL\_MASK           (0xFFU)}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define ENET\_RSFL\_RX\_SECTION\_FULL\_SHIFT          (0U)}}
\DoxyCodeLine{5087 \textcolor{preprocessor}{\#define ENET\_RSFL\_RX\_SECTION\_FULL(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_RSFL\_RX\_SECTION\_FULL\_SHIFT)) \& ENET\_RSFL\_RX\_SECTION\_FULL\_MASK)}}
\DoxyCodeLine{5088 }
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#define ENET\_RSEM\_RX\_SECTION\_EMPTY\_MASK          (0xFFU)}}
\DoxyCodeLine{5091 \textcolor{preprocessor}{\#define ENET\_RSEM\_RX\_SECTION\_EMPTY\_SHIFT         (0U)}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define ENET\_RSEM\_RX\_SECTION\_EMPTY(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_RSEM\_RX\_SECTION\_EMPTY\_SHIFT)) \& ENET\_RSEM\_RX\_SECTION\_EMPTY\_MASK)}}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define ENET\_RSEM\_STAT\_SECTION\_EMPTY\_MASK        (0x1F0000U)}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define ENET\_RSEM\_STAT\_SECTION\_EMPTY\_SHIFT       (16U)}}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define ENET\_RSEM\_STAT\_SECTION\_EMPTY(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RSEM\_STAT\_SECTION\_EMPTY\_SHIFT)) \& ENET\_RSEM\_STAT\_SECTION\_EMPTY\_MASK)}}
\DoxyCodeLine{5096 }
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define ENET\_RAEM\_RX\_ALMOST\_EMPTY\_MASK           (0xFFU)}}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define ENET\_RAEM\_RX\_ALMOST\_EMPTY\_SHIFT          (0U)}}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define ENET\_RAEM\_RX\_ALMOST\_EMPTY(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_RAEM\_RX\_ALMOST\_EMPTY\_SHIFT)) \& ENET\_RAEM\_RX\_ALMOST\_EMPTY\_MASK)}}
\DoxyCodeLine{5101 }
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define ENET\_RAFL\_RX\_ALMOST\_FULL\_MASK            (0xFFU)}}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define ENET\_RAFL\_RX\_ALMOST\_FULL\_SHIFT           (0U)}}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define ENET\_RAFL\_RX\_ALMOST\_FULL(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_RAFL\_RX\_ALMOST\_FULL\_SHIFT)) \& ENET\_RAFL\_RX\_ALMOST\_FULL\_MASK)}}
\DoxyCodeLine{5106 }
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define ENET\_TSEM\_TX\_SECTION\_EMPTY\_MASK          (0xFFU)}}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define ENET\_TSEM\_TX\_SECTION\_EMPTY\_SHIFT         (0U)}}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define ENET\_TSEM\_TX\_SECTION\_EMPTY(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_TSEM\_TX\_SECTION\_EMPTY\_SHIFT)) \& ENET\_TSEM\_TX\_SECTION\_EMPTY\_MASK)}}
\DoxyCodeLine{5111 }
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define ENET\_TAEM\_TX\_ALMOST\_EMPTY\_MASK           (0xFFU)}}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define ENET\_TAEM\_TX\_ALMOST\_EMPTY\_SHIFT          (0U)}}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define ENET\_TAEM\_TX\_ALMOST\_EMPTY(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_TAEM\_TX\_ALMOST\_EMPTY\_SHIFT)) \& ENET\_TAEM\_TX\_ALMOST\_EMPTY\_MASK)}}
\DoxyCodeLine{5116 }
\DoxyCodeLine{5118 \textcolor{preprocessor}{\#define ENET\_TAFL\_TX\_ALMOST\_FULL\_MASK            (0xFFU)}}
\DoxyCodeLine{5119 \textcolor{preprocessor}{\#define ENET\_TAFL\_TX\_ALMOST\_FULL\_SHIFT           (0U)}}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#define ENET\_TAFL\_TX\_ALMOST\_FULL(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_TAFL\_TX\_ALMOST\_FULL\_SHIFT)) \& ENET\_TAFL\_TX\_ALMOST\_FULL\_MASK)}}
\DoxyCodeLine{5121 }
\DoxyCodeLine{5123 \textcolor{preprocessor}{\#define ENET\_TIPG\_IPG\_MASK                       (0x1FU)}}
\DoxyCodeLine{5124 \textcolor{preprocessor}{\#define ENET\_TIPG\_IPG\_SHIFT                      (0U)}}
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define ENET\_TIPG\_IPG(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TIPG\_IPG\_SHIFT)) \& ENET\_TIPG\_IPG\_MASK)}}
\DoxyCodeLine{5126 }
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define ENET\_FTRL\_TRUNC\_FL\_MASK                  (0x3FFFU)}}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define ENET\_FTRL\_TRUNC\_FL\_SHIFT                 (0U)}}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define ENET\_FTRL\_TRUNC\_FL(x)                    (((uint32\_t)(((uint32\_t)(x)) << ENET\_FTRL\_TRUNC\_FL\_SHIFT)) \& ENET\_FTRL\_TRUNC\_FL\_MASK)}}
\DoxyCodeLine{5131 }
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define ENET\_TACC\_SHIFT16\_MASK                   (0x1U)}}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define ENET\_TACC\_SHIFT16\_SHIFT                  (0U)}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define ENET\_TACC\_SHIFT16(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_TACC\_SHIFT16\_SHIFT)) \& ENET\_TACC\_SHIFT16\_MASK)}}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define ENET\_TACC\_IPCHK\_MASK                     (0x8U)}}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#define ENET\_TACC\_IPCHK\_SHIFT                    (3U)}}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#define ENET\_TACC\_IPCHK(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_TACC\_IPCHK\_SHIFT)) \& ENET\_TACC\_IPCHK\_MASK)}}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define ENET\_TACC\_PROCHK\_MASK                    (0x10U)}}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#define ENET\_TACC\_PROCHK\_SHIFT                   (4U)}}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define ENET\_TACC\_PROCHK(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_TACC\_PROCHK\_SHIFT)) \& ENET\_TACC\_PROCHK\_MASK)}}
\DoxyCodeLine{5142 }
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define ENET\_RACC\_PADREM\_MASK                    (0x1U)}}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#define ENET\_RACC\_PADREM\_SHIFT                   (0U)}}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#define ENET\_RACC\_PADREM(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_RACC\_PADREM\_SHIFT)) \& ENET\_RACC\_PADREM\_MASK)}}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define ENET\_RACC\_IPDIS\_MASK                     (0x2U)}}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#define ENET\_RACC\_IPDIS\_SHIFT                    (1U)}}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#define ENET\_RACC\_IPDIS(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_RACC\_IPDIS\_SHIFT)) \& ENET\_RACC\_IPDIS\_MASK)}}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define ENET\_RACC\_PRODIS\_MASK                    (0x4U)}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define ENET\_RACC\_PRODIS\_SHIFT                   (2U)}}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define ENET\_RACC\_PRODIS(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_RACC\_PRODIS\_SHIFT)) \& ENET\_RACC\_PRODIS\_MASK)}}
\DoxyCodeLine{5153 \textcolor{preprocessor}{\#define ENET\_RACC\_LINEDIS\_MASK                   (0x40U)}}
\DoxyCodeLine{5154 \textcolor{preprocessor}{\#define ENET\_RACC\_LINEDIS\_SHIFT                  (6U)}}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define ENET\_RACC\_LINEDIS(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_RACC\_LINEDIS\_SHIFT)) \& ENET\_RACC\_LINEDIS\_MASK)}}
\DoxyCodeLine{5156 \textcolor{preprocessor}{\#define ENET\_RACC\_SHIFT16\_MASK                   (0x80U)}}
\DoxyCodeLine{5157 \textcolor{preprocessor}{\#define ENET\_RACC\_SHIFT16\_SHIFT                  (7U)}}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define ENET\_RACC\_SHIFT16(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_RACC\_SHIFT16\_SHIFT)) \& ENET\_RACC\_SHIFT16\_MASK)}}
\DoxyCodeLine{5159 }
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_PACKETS\_TXPKTS\_MASK          (0xFFFFU)}}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_PACKETS\_TXPKTS\_SHIFT         (0U)}}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_PACKETS\_TXPKTS(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_PACKETS\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_PACKETS\_TXPKTS\_MASK)}}
\DoxyCodeLine{5164 }
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_BC\_PKT\_TXPKTS\_MASK           (0xFFFFU)}}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_BC\_PKT\_TXPKTS\_SHIFT          (0U)}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_BC\_PKT\_TXPKTS(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_BC\_PKT\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_BC\_PKT\_TXPKTS\_MASK)}}
\DoxyCodeLine{5169 }
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_MC\_PKT\_TXPKTS\_MASK           (0xFFFFU)}}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_MC\_PKT\_TXPKTS\_SHIFT          (0U)}}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_MC\_PKT\_TXPKTS(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_MC\_PKT\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_MC\_PKT\_TXPKTS\_MASK)}}
\DoxyCodeLine{5174 }
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_CRC\_ALIGN\_TXPKTS\_MASK        (0xFFFFU)}}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_CRC\_ALIGN\_TXPKTS\_SHIFT       (0U)}}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_CRC\_ALIGN\_TXPKTS(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_CRC\_ALIGN\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_CRC\_ALIGN\_TXPKTS\_MASK)}}
\DoxyCodeLine{5179 }
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_UNDERSIZE\_TXPKTS\_MASK        (0xFFFFU)}}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_UNDERSIZE\_TXPKTS\_SHIFT       (0U)}}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_UNDERSIZE\_TXPKTS(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_UNDERSIZE\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_UNDERSIZE\_TXPKTS\_MASK)}}
\DoxyCodeLine{5184 }
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_OVERSIZE\_TXPKTS\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_OVERSIZE\_TXPKTS\_SHIFT        (0U)}}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_OVERSIZE\_TXPKTS(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_OVERSIZE\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_OVERSIZE\_TXPKTS\_MASK)}}
\DoxyCodeLine{5189 }
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_FRAG\_TXPKTS\_MASK             (0xFFFFU)}}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_FRAG\_TXPKTS\_SHIFT            (0U)}}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_FRAG\_TXPKTS(x)               (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_FRAG\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_FRAG\_TXPKTS\_MASK)}}
\DoxyCodeLine{5194 }
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_JAB\_TXPKTS\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_JAB\_TXPKTS\_SHIFT             (0U)}}
\DoxyCodeLine{5198 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_JAB\_TXPKTS(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_JAB\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_JAB\_TXPKTS\_MASK)}}
\DoxyCodeLine{5199 }
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_COL\_TXPKTS\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_COL\_TXPKTS\_SHIFT             (0U)}}
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_COL\_TXPKTS(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_COL\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_COL\_TXPKTS\_MASK)}}
\DoxyCodeLine{5204 }
\DoxyCodeLine{5206 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P64\_TXPKTS\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P64\_TXPKTS\_SHIFT             (0U)}}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P64\_TXPKTS(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P64\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P64\_TXPKTS\_MASK)}}
\DoxyCodeLine{5209 }
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P65TO127\_TXPKTS\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P65TO127\_TXPKTS\_SHIFT        (0U)}}
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P65TO127\_TXPKTS(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P65TO127\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P65TO127\_TXPKTS\_MASK)}}
\DoxyCodeLine{5214 }
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P128TO255\_TXPKTS\_MASK        (0xFFFFU)}}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P128TO255\_TXPKTS\_SHIFT       (0U)}}
\DoxyCodeLine{5218 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P128TO255\_TXPKTS(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P128TO255\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P128TO255\_TXPKTS\_MASK)}}
\DoxyCodeLine{5219 }
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P256TO511\_TXPKTS\_MASK        (0xFFFFU)}}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P256TO511\_TXPKTS\_SHIFT       (0U)}}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P256TO511\_TXPKTS(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P256TO511\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P256TO511\_TXPKTS\_MASK)}}
\DoxyCodeLine{5224 }
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P512TO1023\_TXPKTS\_MASK       (0xFFFFU)}}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P512TO1023\_TXPKTS\_SHIFT      (0U)}}
\DoxyCodeLine{5228 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P512TO1023\_TXPKTS(x)         (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P512TO1023\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P512TO1023\_TXPKTS\_MASK)}}
\DoxyCodeLine{5229 }
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P1024TO2047\_TXPKTS\_MASK      (0xFFFFU)}}
\DoxyCodeLine{5232 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P1024TO2047\_TXPKTS\_SHIFT     (0U)}}
\DoxyCodeLine{5233 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P1024TO2047\_TXPKTS(x)        (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P1024TO2047\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P1024TO2047\_TXPKTS\_MASK)}}
\DoxyCodeLine{5234 }
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P\_GTE2048\_TXPKTS\_MASK        (0xFFFFU)}}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P\_GTE2048\_TXPKTS\_SHIFT       (0U)}}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_P\_GTE2048\_TXPKTS(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_P\_GTE2048\_TXPKTS\_SHIFT)) \& ENET\_RMON\_T\_P\_GTE2048\_TXPKTS\_MASK)}}
\DoxyCodeLine{5239 }
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_OCTETS\_TXOCTS\_MASK           (0xFFFFFFFFU)}}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_OCTETS\_TXOCTS\_SHIFT          (0U)}}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define ENET\_RMON\_T\_OCTETS\_TXOCTS(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_T\_OCTETS\_TXOCTS\_SHIFT)) \& ENET\_RMON\_T\_OCTETS\_TXOCTS\_MASK)}}
\DoxyCodeLine{5244 }
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_FRAME\_OK\_COUNT\_MASK          (0xFFFFU)}}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_FRAME\_OK\_COUNT\_SHIFT         (0U)}}
\DoxyCodeLine{5248 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_FRAME\_OK\_COUNT(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_FRAME\_OK\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_FRAME\_OK\_COUNT\_MASK)}}
\DoxyCodeLine{5249 }
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_1COL\_COUNT\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_1COL\_COUNT\_SHIFT             (0U)}}
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_1COL\_COUNT(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_1COL\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_1COL\_COUNT\_MASK)}}
\DoxyCodeLine{5254 }
\DoxyCodeLine{5256 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_MCOL\_COUNT\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5257 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_MCOL\_COUNT\_SHIFT             (0U)}}
\DoxyCodeLine{5258 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_MCOL\_COUNT(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_MCOL\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_MCOL\_COUNT\_MASK)}}
\DoxyCodeLine{5259 }
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_DEF\_COUNT\_MASK               (0xFFFFU)}}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_DEF\_COUNT\_SHIFT              (0U)}}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_DEF\_COUNT(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_DEF\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_DEF\_COUNT\_MASK)}}
\DoxyCodeLine{5264 }
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_LCOL\_COUNT\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_LCOL\_COUNT\_SHIFT             (0U)}}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_LCOL\_COUNT(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_LCOL\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_LCOL\_COUNT\_MASK)}}
\DoxyCodeLine{5269 }
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_EXCOL\_COUNT\_MASK             (0xFFFFU)}}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_EXCOL\_COUNT\_SHIFT            (0U)}}
\DoxyCodeLine{5273 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_EXCOL\_COUNT(x)               (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_EXCOL\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_EXCOL\_COUNT\_MASK)}}
\DoxyCodeLine{5274 }
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_MACERR\_COUNT\_MASK            (0xFFFFU)}}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_MACERR\_COUNT\_SHIFT           (0U)}}
\DoxyCodeLine{5278 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_MACERR\_COUNT(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_MACERR\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_MACERR\_COUNT\_MASK)}}
\DoxyCodeLine{5279 }
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_CSERR\_COUNT\_MASK             (0xFFFFU)}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_CSERR\_COUNT\_SHIFT            (0U)}}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_CSERR\_COUNT(x)               (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_CSERR\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_CSERR\_COUNT\_MASK)}}
\DoxyCodeLine{5284 }
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_FDXFC\_COUNT\_MASK             (0xFFFFU)}}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_FDXFC\_COUNT\_SHIFT            (0U)}}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_FDXFC\_COUNT(x)               (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_FDXFC\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_FDXFC\_COUNT\_MASK)}}
\DoxyCodeLine{5289 }
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_OCTETS\_OK\_COUNT\_MASK         (0xFFFFFFFFU)}}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_OCTETS\_OK\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define ENET\_IEEE\_T\_OCTETS\_OK\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_T\_OCTETS\_OK\_COUNT\_SHIFT)) \& ENET\_IEEE\_T\_OCTETS\_OK\_COUNT\_MASK)}}
\DoxyCodeLine{5294 }
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_PACKETS\_COUNT\_MASK           (0xFFFFU)}}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_PACKETS\_COUNT\_SHIFT          (0U)}}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_PACKETS\_COUNT(x)             (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_PACKETS\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_PACKETS\_COUNT\_MASK)}}
\DoxyCodeLine{5299 }
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_BC\_PKT\_COUNT\_MASK            (0xFFFFU)}}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_BC\_PKT\_COUNT\_SHIFT           (0U)}}
\DoxyCodeLine{5303 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_BC\_PKT\_COUNT(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_BC\_PKT\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_BC\_PKT\_COUNT\_MASK)}}
\DoxyCodeLine{5304 }
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_MC\_PKT\_COUNT\_MASK            (0xFFFFU)}}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_MC\_PKT\_COUNT\_SHIFT           (0U)}}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_MC\_PKT\_COUNT(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_MC\_PKT\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_MC\_PKT\_COUNT\_MASK)}}
\DoxyCodeLine{5309 }
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_CRC\_ALIGN\_COUNT\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_CRC\_ALIGN\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_CRC\_ALIGN\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_CRC\_ALIGN\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_CRC\_ALIGN\_COUNT\_MASK)}}
\DoxyCodeLine{5314 }
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_UNDERSIZE\_COUNT\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_UNDERSIZE\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_UNDERSIZE\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_UNDERSIZE\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_UNDERSIZE\_COUNT\_MASK)}}
\DoxyCodeLine{5319 }
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_OVERSIZE\_COUNT\_MASK          (0xFFFFU)}}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_OVERSIZE\_COUNT\_SHIFT         (0U)}}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_OVERSIZE\_COUNT(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_OVERSIZE\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_OVERSIZE\_COUNT\_MASK)}}
\DoxyCodeLine{5324 }
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_FRAG\_COUNT\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_FRAG\_COUNT\_SHIFT             (0U)}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_FRAG\_COUNT(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_FRAG\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_FRAG\_COUNT\_MASK)}}
\DoxyCodeLine{5329 }
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_JAB\_COUNT\_MASK               (0xFFFFU)}}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_JAB\_COUNT\_SHIFT              (0U)}}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_JAB\_COUNT(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_JAB\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_JAB\_COUNT\_MASK)}}
\DoxyCodeLine{5334 }
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P64\_COUNT\_MASK               (0xFFFFU)}}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P64\_COUNT\_SHIFT              (0U)}}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P64\_COUNT(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P64\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P64\_COUNT\_MASK)}}
\DoxyCodeLine{5339 }
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P65TO127\_COUNT\_MASK          (0xFFFFU)}}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P65TO127\_COUNT\_SHIFT         (0U)}}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P65TO127\_COUNT(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P65TO127\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P65TO127\_COUNT\_MASK)}}
\DoxyCodeLine{5344 }
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P128TO255\_COUNT\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P128TO255\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5348 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P128TO255\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P128TO255\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P128TO255\_COUNT\_MASK)}}
\DoxyCodeLine{5349 }
\DoxyCodeLine{5351 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P256TO511\_COUNT\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5352 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P256TO511\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P256TO511\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P256TO511\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P256TO511\_COUNT\_MASK)}}
\DoxyCodeLine{5354 }
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P512TO1023\_COUNT\_MASK        (0xFFFFU)}}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P512TO1023\_COUNT\_SHIFT       (0U)}}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P512TO1023\_COUNT(x)          (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P512TO1023\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P512TO1023\_COUNT\_MASK)}}
\DoxyCodeLine{5359 }
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P1024TO2047\_COUNT\_MASK       (0xFFFFU)}}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P1024TO2047\_COUNT\_SHIFT      (0U)}}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P1024TO2047\_COUNT(x)         (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P1024TO2047\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P1024TO2047\_COUNT\_MASK)}}
\DoxyCodeLine{5364 }
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P\_GTE2048\_COUNT\_MASK         (0xFFFFU)}}
\DoxyCodeLine{5367 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P\_GTE2048\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5368 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_P\_GTE2048\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_P\_GTE2048\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_P\_GTE2048\_COUNT\_MASK)}}
\DoxyCodeLine{5369 }
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_OCTETS\_COUNT\_MASK            (0xFFFFFFFFU)}}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_OCTETS\_COUNT\_SHIFT           (0U)}}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_OCTETS\_COUNT(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_RMON\_R\_OCTETS\_COUNT\_SHIFT)) \& ENET\_RMON\_R\_OCTETS\_COUNT\_MASK)}}
\DoxyCodeLine{5374 }
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_DROP\_COUNT\_MASK              (0xFFFFU)}}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_DROP\_COUNT\_SHIFT             (0U)}}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_DROP\_COUNT(x)                (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_DROP\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_DROP\_COUNT\_MASK)}}
\DoxyCodeLine{5379 }
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_FRAME\_OK\_COUNT\_MASK          (0xFFFFU)}}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_FRAME\_OK\_COUNT\_SHIFT         (0U)}}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_FRAME\_OK\_COUNT(x)            (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_FRAME\_OK\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_FRAME\_OK\_COUNT\_MASK)}}
\DoxyCodeLine{5384 }
\DoxyCodeLine{5386 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_CRC\_COUNT\_MASK               (0xFFFFU)}}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_CRC\_COUNT\_SHIFT              (0U)}}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_CRC\_COUNT(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_CRC\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_CRC\_COUNT\_MASK)}}
\DoxyCodeLine{5389 }
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_ALIGN\_COUNT\_MASK             (0xFFFFU)}}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_ALIGN\_COUNT\_SHIFT            (0U)}}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_ALIGN\_COUNT(x)               (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_ALIGN\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_ALIGN\_COUNT\_MASK)}}
\DoxyCodeLine{5394 }
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_MACERR\_COUNT\_MASK            (0xFFFFU)}}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_MACERR\_COUNT\_SHIFT           (0U)}}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_MACERR\_COUNT(x)              (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_MACERR\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_MACERR\_COUNT\_MASK)}}
\DoxyCodeLine{5399 }
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_FDXFC\_COUNT\_MASK             (0xFFFFU)}}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_FDXFC\_COUNT\_SHIFT            (0U)}}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_FDXFC\_COUNT(x)               (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_FDXFC\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_FDXFC\_COUNT\_MASK)}}
\DoxyCodeLine{5404 }
\DoxyCodeLine{5406 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_OCTETS\_OK\_COUNT\_MASK         (0xFFFFFFFFU)}}
\DoxyCodeLine{5407 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_OCTETS\_OK\_COUNT\_SHIFT        (0U)}}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define ENET\_IEEE\_R\_OCTETS\_OK\_COUNT(x)           (((uint32\_t)(((uint32\_t)(x)) << ENET\_IEEE\_R\_OCTETS\_OK\_COUNT\_SHIFT)) \& ENET\_IEEE\_R\_OCTETS\_OK\_COUNT\_MASK)}}
\DoxyCodeLine{5409 }
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#define ENET\_ATCR\_EN\_MASK                        (0x1U)}}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define ENET\_ATCR\_EN\_SHIFT                       (0U)}}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define ENET\_ATCR\_EN(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_EN\_SHIFT)) \& ENET\_ATCR\_EN\_MASK)}}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#define ENET\_ATCR\_OFFEN\_MASK                     (0x4U)}}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define ENET\_ATCR\_OFFEN\_SHIFT                    (2U)}}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define ENET\_ATCR\_OFFEN(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_OFFEN\_SHIFT)) \& ENET\_ATCR\_OFFEN\_MASK)}}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define ENET\_ATCR\_OFFRST\_MASK                    (0x8U)}}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define ENET\_ATCR\_OFFRST\_SHIFT                   (3U)}}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#define ENET\_ATCR\_OFFRST(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_OFFRST\_SHIFT)) \& ENET\_ATCR\_OFFRST\_MASK)}}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define ENET\_ATCR\_PEREN\_MASK                     (0x10U)}}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define ENET\_ATCR\_PEREN\_SHIFT                    (4U)}}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define ENET\_ATCR\_PEREN(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_PEREN\_SHIFT)) \& ENET\_ATCR\_PEREN\_MASK)}}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define ENET\_ATCR\_PINPER\_MASK                    (0x80U)}}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define ENET\_ATCR\_PINPER\_SHIFT                   (7U)}}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define ENET\_ATCR\_PINPER(x)                      (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_PINPER\_SHIFT)) \& ENET\_ATCR\_PINPER\_MASK)}}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define ENET\_ATCR\_RESTART\_MASK                   (0x200U)}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define ENET\_ATCR\_RESTART\_SHIFT                  (9U)}}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define ENET\_ATCR\_RESTART(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_RESTART\_SHIFT)) \& ENET\_ATCR\_RESTART\_MASK)}}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#define ENET\_ATCR\_CAPTURE\_MASK                   (0x800U)}}
\DoxyCodeLine{5430 \textcolor{preprocessor}{\#define ENET\_ATCR\_CAPTURE\_SHIFT                  (11U)}}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define ENET\_ATCR\_CAPTURE(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_CAPTURE\_SHIFT)) \& ENET\_ATCR\_CAPTURE\_MASK)}}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define ENET\_ATCR\_SLAVE\_MASK                     (0x2000U)}}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define ENET\_ATCR\_SLAVE\_SHIFT                    (13U)}}
\DoxyCodeLine{5434 \textcolor{preprocessor}{\#define ENET\_ATCR\_SLAVE(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCR\_SLAVE\_SHIFT)) \& ENET\_ATCR\_SLAVE\_MASK)}}
\DoxyCodeLine{5435 }
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define ENET\_ATVR\_ATIME\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define ENET\_ATVR\_ATIME\_SHIFT                    (0U)}}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#define ENET\_ATVR\_ATIME(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATVR\_ATIME\_SHIFT)) \& ENET\_ATVR\_ATIME\_MASK)}}
\DoxyCodeLine{5440 }
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define ENET\_ATOFF\_OFFSET\_MASK                   (0xFFFFFFFFU)}}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#define ENET\_ATOFF\_OFFSET\_SHIFT                  (0U)}}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define ENET\_ATOFF\_OFFSET(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATOFF\_OFFSET\_SHIFT)) \& ENET\_ATOFF\_OFFSET\_MASK)}}
\DoxyCodeLine{5445 }
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define ENET\_ATPER\_PERIOD\_MASK                   (0xFFFFFFFFU)}}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define ENET\_ATPER\_PERIOD\_SHIFT                  (0U)}}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#define ENET\_ATPER\_PERIOD(x)                     (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATPER\_PERIOD\_SHIFT)) \& ENET\_ATPER\_PERIOD\_MASK)}}
\DoxyCodeLine{5450 }
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define ENET\_ATCOR\_COR\_MASK                      (0x7FFFFFFFU)}}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define ENET\_ATCOR\_COR\_SHIFT                     (0U)}}
\DoxyCodeLine{5454 \textcolor{preprocessor}{\#define ENET\_ATCOR\_COR(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATCOR\_COR\_SHIFT)) \& ENET\_ATCOR\_COR\_MASK)}}
\DoxyCodeLine{5455 }
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define ENET\_ATINC\_INC\_MASK                      (0x7FU)}}
\DoxyCodeLine{5458 \textcolor{preprocessor}{\#define ENET\_ATINC\_INC\_SHIFT                     (0U)}}
\DoxyCodeLine{5459 \textcolor{preprocessor}{\#define ENET\_ATINC\_INC(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATINC\_INC\_SHIFT)) \& ENET\_ATINC\_INC\_MASK)}}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define ENET\_ATINC\_INC\_CORR\_MASK                 (0x7F00U)}}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define ENET\_ATINC\_INC\_CORR\_SHIFT                (8U)}}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define ENET\_ATINC\_INC\_CORR(x)                   (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATINC\_INC\_CORR\_SHIFT)) \& ENET\_ATINC\_INC\_CORR\_MASK)}}
\DoxyCodeLine{5463 }
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#define ENET\_ATSTMP\_TIMESTAMP\_MASK               (0xFFFFFFFFU)}}
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define ENET\_ATSTMP\_TIMESTAMP\_SHIFT              (0U)}}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#define ENET\_ATSTMP\_TIMESTAMP(x)                 (((uint32\_t)(((uint32\_t)(x)) << ENET\_ATSTMP\_TIMESTAMP\_SHIFT)) \& ENET\_ATSTMP\_TIMESTAMP\_MASK)}}
\DoxyCodeLine{5468 }
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF0\_MASK                       (0x1U)}}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF0\_SHIFT                      (0U)}}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF0(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TGSR\_TF0\_SHIFT)) \& ENET\_TGSR\_TF0\_MASK)}}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF1\_MASK                       (0x2U)}}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF1\_SHIFT                      (1U)}}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF1(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TGSR\_TF1\_SHIFT)) \& ENET\_TGSR\_TF1\_MASK)}}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF2\_MASK                       (0x4U)}}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF2\_SHIFT                      (2U)}}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF2(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TGSR\_TF2\_SHIFT)) \& ENET\_TGSR\_TF2\_MASK)}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF3\_MASK                       (0x8U)}}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF3\_SHIFT                      (3U)}}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define ENET\_TGSR\_TF3(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TGSR\_TF3\_SHIFT)) \& ENET\_TGSR\_TF3\_MASK)}}
\DoxyCodeLine{5482 }
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#define ENET\_TCSR\_TDRE\_MASK                      (0x1U)}}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#define ENET\_TCSR\_TDRE\_SHIFT                     (0U)}}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define ENET\_TCSR\_TDRE(x)                        (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCSR\_TDRE\_SHIFT)) \& ENET\_TCSR\_TDRE\_MASK)}}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define ENET\_TCSR\_TMODE\_MASK                     (0x3CU)}}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define ENET\_TCSR\_TMODE\_SHIFT                    (2U)}}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#define ENET\_TCSR\_TMODE(x)                       (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCSR\_TMODE\_SHIFT)) \& ENET\_TCSR\_TMODE\_MASK)}}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define ENET\_TCSR\_TIE\_MASK                       (0x40U)}}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define ENET\_TCSR\_TIE\_SHIFT                      (6U)}}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define ENET\_TCSR\_TIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCSR\_TIE\_SHIFT)) \& ENET\_TCSR\_TIE\_MASK)}}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define ENET\_TCSR\_TF\_MASK                        (0x80U)}}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define ENET\_TCSR\_TF\_SHIFT                       (7U)}}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#define ENET\_TCSR\_TF(x)                          (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCSR\_TF\_SHIFT)) \& ENET\_TCSR\_TF\_MASK)}}
\DoxyCodeLine{5496 }
\DoxyCodeLine{5497 \textcolor{comment}{/* The count of ENET\_TCSR */}}
\DoxyCodeLine{5498 \textcolor{preprocessor}{\#define ENET\_TCSR\_COUNT                          (4U)}}
\DoxyCodeLine{5499 }
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define ENET\_TCCR\_TCC\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define ENET\_TCCR\_TCC\_SHIFT                      (0U)}}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define ENET\_TCCR\_TCC(x)                         (((uint32\_t)(((uint32\_t)(x)) << ENET\_TCCR\_TCC\_SHIFT)) \& ENET\_TCCR\_TCC\_MASK)}}
\DoxyCodeLine{5504 }
\DoxyCodeLine{5505 \textcolor{comment}{/* The count of ENET\_TCCR */}}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define ENET\_TCCR\_COUNT                          (4U)}}
\DoxyCodeLine{5507 }
\DoxyCodeLine{5508  \textcolor{comment}{/* end of group ENET\_Register\_Masks */}}
\DoxyCodeLine{5512 }
\DoxyCodeLine{5513 }
\DoxyCodeLine{5514 \textcolor{comment}{/* ENET -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define ENET\_BASE                                (0x400C0000u)}}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#define ENET                                     ((ENET\_Type *)ENET\_BASE)}}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define ENET\_BASE\_ADDRS                          \{ ENET\_BASE \}}}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define ENET\_BASE\_PTRS                           \{ ENET \}}}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#define ENET\_Transmit\_IRQS                       \{ ENET\_Transmit\_IRQn \}}}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define ENET\_Receive\_IRQS                        \{ ENET\_Receive\_IRQn \}}}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define ENET\_Error\_IRQS                          \{ ENET\_Error\_IRQn \}}}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define ENET\_1588\_Timer\_IRQS                     \{ ENET\_1588\_Timer\_IRQn \}}}
\DoxyCodeLine{5528 \textcolor{comment}{/* ENET Buffer Descriptor and Buffer Address Alignment. */}}
\DoxyCodeLine{5529 \textcolor{preprocessor}{\#define ENET\_BUFF\_ALIGNMENT                      (16U)}}
\DoxyCodeLine{5530 }
\DoxyCodeLine{5531  \textcolor{comment}{/* end of group ENET\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{5535 }
\DoxyCodeLine{5536 }
\DoxyCodeLine{5537 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5538 \textcolor{comment}{   -\/-\/ EWM Peripheral Access Layer}}
\DoxyCodeLine{5539 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5540 }
\DoxyCodeLine{5547 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{5548   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}{CTRL}};                               }
\DoxyCodeLine{5549   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}{SERV}};                               }
\DoxyCodeLine{5550   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}{CMPL}};                               }
\DoxyCodeLine{5551   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}{CMPH}};                               }
\DoxyCodeLine{5552 \} \mbox{\hyperlink{struct_e_w_m___type}{EWM\_Type}};}
\DoxyCodeLine{5553 }
\DoxyCodeLine{5554 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5555 \textcolor{comment}{   -\/-\/ EWM Register Masks}}
\DoxyCodeLine{5556 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5557 }
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define EWM\_CTRL\_EWMEN\_MASK                      (0x1U)}}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define EWM\_CTRL\_EWMEN\_SHIFT                     (0U)}}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#define EWM\_CTRL\_EWMEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << EWM\_CTRL\_EWMEN\_SHIFT)) \& EWM\_CTRL\_EWMEN\_MASK)}}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define EWM\_CTRL\_ASSIN\_MASK                      (0x2U)}}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#define EWM\_CTRL\_ASSIN\_SHIFT                     (1U)}}
\DoxyCodeLine{5569 \textcolor{preprocessor}{\#define EWM\_CTRL\_ASSIN(x)                        (((uint8\_t)(((uint8\_t)(x)) << EWM\_CTRL\_ASSIN\_SHIFT)) \& EWM\_CTRL\_ASSIN\_MASK)}}
\DoxyCodeLine{5570 \textcolor{preprocessor}{\#define EWM\_CTRL\_INEN\_MASK                       (0x4U)}}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define EWM\_CTRL\_INEN\_SHIFT                      (2U)}}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define EWM\_CTRL\_INEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << EWM\_CTRL\_INEN\_SHIFT)) \& EWM\_CTRL\_INEN\_MASK)}}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#define EWM\_CTRL\_INTEN\_MASK                      (0x8U)}}
\DoxyCodeLine{5574 \textcolor{preprocessor}{\#define EWM\_CTRL\_INTEN\_SHIFT                     (3U)}}
\DoxyCodeLine{5575 \textcolor{preprocessor}{\#define EWM\_CTRL\_INTEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << EWM\_CTRL\_INTEN\_SHIFT)) \& EWM\_CTRL\_INTEN\_MASK)}}
\DoxyCodeLine{5576 }
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#define EWM\_SERV\_SERVICE\_MASK                    (0xFFU)}}
\DoxyCodeLine{5579 \textcolor{preprocessor}{\#define EWM\_SERV\_SERVICE\_SHIFT                   (0U)}}
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#define EWM\_SERV\_SERVICE(x)                      (((uint8\_t)(((uint8\_t)(x)) << EWM\_SERV\_SERVICE\_SHIFT)) \& EWM\_SERV\_SERVICE\_MASK)}}
\DoxyCodeLine{5581 }
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define EWM\_CMPL\_COMPAREL\_MASK                   (0xFFU)}}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define EWM\_CMPL\_COMPAREL\_SHIFT                  (0U)}}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#define EWM\_CMPL\_COMPAREL(x)                     (((uint8\_t)(((uint8\_t)(x)) << EWM\_CMPL\_COMPAREL\_SHIFT)) \& EWM\_CMPL\_COMPAREL\_MASK)}}
\DoxyCodeLine{5586 }
\DoxyCodeLine{5588 \textcolor{preprocessor}{\#define EWM\_CMPH\_COMPAREH\_MASK                   (0xFFU)}}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define EWM\_CMPH\_COMPAREH\_SHIFT                  (0U)}}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define EWM\_CMPH\_COMPAREH(x)                     (((uint8\_t)(((uint8\_t)(x)) << EWM\_CMPH\_COMPAREH\_SHIFT)) \& EWM\_CMPH\_COMPAREH\_MASK)}}
\DoxyCodeLine{5591 }
\DoxyCodeLine{5592  \textcolor{comment}{/* end of group EWM\_Register\_Masks */}}
\DoxyCodeLine{5596 }
\DoxyCodeLine{5597 }
\DoxyCodeLine{5598 \textcolor{comment}{/* EWM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define EWM\_BASE                                 (0x40061000u)}}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#define EWM                                      ((EWM\_Type *)EWM\_BASE)}}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define EWM\_BASE\_ADDRS                           \{ EWM\_BASE \}}}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define EWM\_BASE\_PTRS                            \{ EWM \}}}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define EWM\_IRQS                                 \{ WDOG\_EWM\_IRQn \}}}
\DoxyCodeLine{5609  \textcolor{comment}{/* end of group EWM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{5613 }
\DoxyCodeLine{5614 }
\DoxyCodeLine{5615 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5616 \textcolor{comment}{   -\/-\/ FB Peripheral Access Layer}}
\DoxyCodeLine{5617 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5618 }
\DoxyCodeLine{5625 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{5626   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x0, array step: 0xC */}}
\DoxyCodeLine{5627     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}{CSAR}};                              }
\DoxyCodeLine{5628     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}{CSMR}};                              }
\DoxyCodeLine{5629     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}{CSCR}};                              }
\DoxyCodeLine{5630   \} CS[6];}
\DoxyCodeLine{5631        uint8\_t RESERVED\_0[24];}
\DoxyCodeLine{5632   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}{CSPMCR}};                            }
\DoxyCodeLine{5633 \} \mbox{\hyperlink{struct_f_b___type}{FB\_Type}};}
\DoxyCodeLine{5634 }
\DoxyCodeLine{5635 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5636 \textcolor{comment}{   -\/-\/ FB Register Masks}}
\DoxyCodeLine{5637 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5638 }
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define FB\_CSAR\_BA\_MASK                          (0xFFFF0000U)}}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define FB\_CSAR\_BA\_SHIFT                         (16U)}}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#define FB\_CSAR\_BA(x)                            (((uint32\_t)(((uint32\_t)(x)) << FB\_CSAR\_BA\_SHIFT)) \& FB\_CSAR\_BA\_MASK)}}
\DoxyCodeLine{5648 }
\DoxyCodeLine{5649 \textcolor{comment}{/* The count of FB\_CSAR */}}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define FB\_CSAR\_COUNT                            (6U)}}
\DoxyCodeLine{5651 }
\DoxyCodeLine{5653 \textcolor{preprocessor}{\#define FB\_CSMR\_V\_MASK                           (0x1U)}}
\DoxyCodeLine{5654 \textcolor{preprocessor}{\#define FB\_CSMR\_V\_SHIFT                          (0U)}}
\DoxyCodeLine{5655 \textcolor{preprocessor}{\#define FB\_CSMR\_V(x)                             (((uint32\_t)(((uint32\_t)(x)) << FB\_CSMR\_V\_SHIFT)) \& FB\_CSMR\_V\_MASK)}}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define FB\_CSMR\_WP\_MASK                          (0x100U)}}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define FB\_CSMR\_WP\_SHIFT                         (8U)}}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define FB\_CSMR\_WP(x)                            (((uint32\_t)(((uint32\_t)(x)) << FB\_CSMR\_WP\_SHIFT)) \& FB\_CSMR\_WP\_MASK)}}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define FB\_CSMR\_BAM\_MASK                         (0xFFFF0000U)}}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define FB\_CSMR\_BAM\_SHIFT                        (16U)}}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define FB\_CSMR\_BAM(x)                           (((uint32\_t)(((uint32\_t)(x)) << FB\_CSMR\_BAM\_SHIFT)) \& FB\_CSMR\_BAM\_MASK)}}
\DoxyCodeLine{5662 }
\DoxyCodeLine{5663 \textcolor{comment}{/* The count of FB\_CSMR */}}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define FB\_CSMR\_COUNT                            (6U)}}
\DoxyCodeLine{5665 }
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define FB\_CSCR\_BSTW\_MASK                        (0x8U)}}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define FB\_CSCR\_BSTW\_SHIFT                       (3U)}}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#define FB\_CSCR\_BSTW(x)                          (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_BSTW\_SHIFT)) \& FB\_CSCR\_BSTW\_MASK)}}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define FB\_CSCR\_BSTR\_MASK                        (0x10U)}}
\DoxyCodeLine{5671 \textcolor{preprocessor}{\#define FB\_CSCR\_BSTR\_SHIFT                       (4U)}}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define FB\_CSCR\_BSTR(x)                          (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_BSTR\_SHIFT)) \& FB\_CSCR\_BSTR\_MASK)}}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#define FB\_CSCR\_BEM\_MASK                         (0x20U)}}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define FB\_CSCR\_BEM\_SHIFT                        (5U)}}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define FB\_CSCR\_BEM(x)                           (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_BEM\_SHIFT)) \& FB\_CSCR\_BEM\_MASK)}}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define FB\_CSCR\_PS\_MASK                          (0xC0U)}}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#define FB\_CSCR\_PS\_SHIFT                         (6U)}}
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#define FB\_CSCR\_PS(x)                            (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_PS\_SHIFT)) \& FB\_CSCR\_PS\_MASK)}}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#define FB\_CSCR\_AA\_MASK                          (0x100U)}}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define FB\_CSCR\_AA\_SHIFT                         (8U)}}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define FB\_CSCR\_AA(x)                            (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_AA\_SHIFT)) \& FB\_CSCR\_AA\_MASK)}}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define FB\_CSCR\_BLS\_MASK                         (0x200U)}}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#define FB\_CSCR\_BLS\_SHIFT                        (9U)}}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#define FB\_CSCR\_BLS(x)                           (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_BLS\_SHIFT)) \& FB\_CSCR\_BLS\_MASK)}}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define FB\_CSCR\_WS\_MASK                          (0xFC00U)}}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define FB\_CSCR\_WS\_SHIFT                         (10U)}}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#define FB\_CSCR\_WS(x)                            (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_WS\_SHIFT)) \& FB\_CSCR\_WS\_MASK)}}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define FB\_CSCR\_WRAH\_MASK                        (0x30000U)}}
\DoxyCodeLine{5689 \textcolor{preprocessor}{\#define FB\_CSCR\_WRAH\_SHIFT                       (16U)}}
\DoxyCodeLine{5690 \textcolor{preprocessor}{\#define FB\_CSCR\_WRAH(x)                          (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_WRAH\_SHIFT)) \& FB\_CSCR\_WRAH\_MASK)}}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#define FB\_CSCR\_RDAH\_MASK                        (0xC0000U)}}
\DoxyCodeLine{5692 \textcolor{preprocessor}{\#define FB\_CSCR\_RDAH\_SHIFT                       (18U)}}
\DoxyCodeLine{5693 \textcolor{preprocessor}{\#define FB\_CSCR\_RDAH(x)                          (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_RDAH\_SHIFT)) \& FB\_CSCR\_RDAH\_MASK)}}
\DoxyCodeLine{5694 \textcolor{preprocessor}{\#define FB\_CSCR\_ASET\_MASK                        (0x300000U)}}
\DoxyCodeLine{5695 \textcolor{preprocessor}{\#define FB\_CSCR\_ASET\_SHIFT                       (20U)}}
\DoxyCodeLine{5696 \textcolor{preprocessor}{\#define FB\_CSCR\_ASET(x)                          (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_ASET\_SHIFT)) \& FB\_CSCR\_ASET\_MASK)}}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#define FB\_CSCR\_EXTS\_MASK                        (0x400000U)}}
\DoxyCodeLine{5698 \textcolor{preprocessor}{\#define FB\_CSCR\_EXTS\_SHIFT                       (22U)}}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define FB\_CSCR\_EXTS(x)                          (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_EXTS\_SHIFT)) \& FB\_CSCR\_EXTS\_MASK)}}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define FB\_CSCR\_SWSEN\_MASK                       (0x800000U)}}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define FB\_CSCR\_SWSEN\_SHIFT                      (23U)}}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define FB\_CSCR\_SWSEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_SWSEN\_SHIFT)) \& FB\_CSCR\_SWSEN\_MASK)}}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define FB\_CSCR\_SWS\_MASK                         (0xFC000000U)}}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define FB\_CSCR\_SWS\_SHIFT                        (26U)}}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define FB\_CSCR\_SWS(x)                           (((uint32\_t)(((uint32\_t)(x)) << FB\_CSCR\_SWS\_SHIFT)) \& FB\_CSCR\_SWS\_MASK)}}
\DoxyCodeLine{5706 }
\DoxyCodeLine{5707 \textcolor{comment}{/* The count of FB\_CSCR */}}
\DoxyCodeLine{5708 \textcolor{preprocessor}{\#define FB\_CSCR\_COUNT                            (6U)}}
\DoxyCodeLine{5709 }
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP5\_MASK                    (0xF000U)}}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP5\_SHIFT                   (12U)}}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP5(x)                      (((uint32\_t)(((uint32\_t)(x)) << FB\_CSPMCR\_GROUP5\_SHIFT)) \& FB\_CSPMCR\_GROUP5\_MASK)}}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP4\_MASK                    (0xF0000U)}}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP4\_SHIFT                   (16U)}}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP4(x)                      (((uint32\_t)(((uint32\_t)(x)) << FB\_CSPMCR\_GROUP4\_SHIFT)) \& FB\_CSPMCR\_GROUP4\_MASK)}}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP3\_MASK                    (0xF00000U)}}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP3\_SHIFT                   (20U)}}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP3(x)                      (((uint32\_t)(((uint32\_t)(x)) << FB\_CSPMCR\_GROUP3\_SHIFT)) \& FB\_CSPMCR\_GROUP3\_MASK)}}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP2\_MASK                    (0xF000000U)}}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP2\_SHIFT                   (24U)}}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP2(x)                      (((uint32\_t)(((uint32\_t)(x)) << FB\_CSPMCR\_GROUP2\_SHIFT)) \& FB\_CSPMCR\_GROUP2\_MASK)}}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP1\_MASK                    (0xF0000000U)}}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP1\_SHIFT                   (28U)}}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#define FB\_CSPMCR\_GROUP1(x)                      (((uint32\_t)(((uint32\_t)(x)) << FB\_CSPMCR\_GROUP1\_SHIFT)) \& FB\_CSPMCR\_GROUP1\_MASK)}}
\DoxyCodeLine{5726 }
\DoxyCodeLine{5727  \textcolor{comment}{/* end of group FB\_Register\_Masks */}}
\DoxyCodeLine{5731 }
\DoxyCodeLine{5732 }
\DoxyCodeLine{5733 \textcolor{comment}{/* FB -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define FB\_BASE                                  (0x4000C000u)}}
\DoxyCodeLine{5737 \textcolor{preprocessor}{\#define FB                                       ((FB\_Type *)FB\_BASE)}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define FB\_BASE\_ADDRS                            \{ FB\_BASE \}}}
\DoxyCodeLine{5741 \textcolor{preprocessor}{\#define FB\_BASE\_PTRS                             \{ FB \}}}
\DoxyCodeLine{5742  \textcolor{comment}{/* end of group FB\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{5746 }
\DoxyCodeLine{5747 }
\DoxyCodeLine{5748 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5749 \textcolor{comment}{   -\/-\/ FMC Peripheral Access Layer}}
\DoxyCodeLine{5750 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5751 }
\DoxyCodeLine{5758 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{5759   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}{PFAPR}};                             }
\DoxyCodeLine{5760   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}{PFB0CR}};                            }
\DoxyCodeLine{5761   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}{PFB1CR}};                            }
\DoxyCodeLine{5762        uint8\_t RESERVED\_0[244];}
\DoxyCodeLine{5763   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TAGVDW0S[4];                       }
\DoxyCodeLine{5764   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TAGVDW1S[4];                       }
\DoxyCodeLine{5765   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TAGVDW2S[4];                       }
\DoxyCodeLine{5766   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TAGVDW3S[4];                       }
\DoxyCodeLine{5767        uint8\_t RESERVED\_1[192];}
\DoxyCodeLine{5768   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x200, array step: index*0x20, index2*0x8 */}}
\DoxyCodeLine{5769     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}{DATA\_U}};                            }
\DoxyCodeLine{5770     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}{DATA\_L}};                            }
\DoxyCodeLine{5771   \} SET[4][4];}
\DoxyCodeLine{5772 \} \mbox{\hyperlink{struct_f_m_c___type}{FMC\_Type}};}
\DoxyCodeLine{5773 }
\DoxyCodeLine{5774 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5775 \textcolor{comment}{   -\/-\/ FMC Register Masks}}
\DoxyCodeLine{5776 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5777 }
\DoxyCodeLine{5784 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M0AP\_MASK                      (0x3U)}}
\DoxyCodeLine{5785 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M0AP\_SHIFT                     (0U)}}
\DoxyCodeLine{5786 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M0AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M0AP\_SHIFT)) \& FMC\_PFAPR\_M0AP\_MASK)}}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M1AP\_MASK                      (0xCU)}}
\DoxyCodeLine{5788 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M1AP\_SHIFT                     (2U)}}
\DoxyCodeLine{5789 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M1AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M1AP\_SHIFT)) \& FMC\_PFAPR\_M1AP\_MASK)}}
\DoxyCodeLine{5790 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M2AP\_MASK                      (0x30U)}}
\DoxyCodeLine{5791 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M2AP\_SHIFT                     (4U)}}
\DoxyCodeLine{5792 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M2AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M2AP\_SHIFT)) \& FMC\_PFAPR\_M2AP\_MASK)}}
\DoxyCodeLine{5793 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M3AP\_MASK                      (0xC0U)}}
\DoxyCodeLine{5794 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M3AP\_SHIFT                     (6U)}}
\DoxyCodeLine{5795 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M3AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M3AP\_SHIFT)) \& FMC\_PFAPR\_M3AP\_MASK)}}
\DoxyCodeLine{5796 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M4AP\_MASK                      (0x300U)}}
\DoxyCodeLine{5797 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M4AP\_SHIFT                     (8U)}}
\DoxyCodeLine{5798 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M4AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M4AP\_SHIFT)) \& FMC\_PFAPR\_M4AP\_MASK)}}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M5AP\_MASK                      (0xC00U)}}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M5AP\_SHIFT                     (10U)}}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M5AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M5AP\_SHIFT)) \& FMC\_PFAPR\_M5AP\_MASK)}}
\DoxyCodeLine{5802 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M6AP\_MASK                      (0x3000U)}}
\DoxyCodeLine{5803 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M6AP\_SHIFT                     (12U)}}
\DoxyCodeLine{5804 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M6AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M6AP\_SHIFT)) \& FMC\_PFAPR\_M6AP\_MASK)}}
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M7AP\_MASK                      (0xC000U)}}
\DoxyCodeLine{5806 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M7AP\_SHIFT                     (14U)}}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M7AP(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M7AP\_SHIFT)) \& FMC\_PFAPR\_M7AP\_MASK)}}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M0PFD\_MASK                     (0x10000U)}}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M0PFD\_SHIFT                    (16U)}}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M0PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M0PFD\_SHIFT)) \& FMC\_PFAPR\_M0PFD\_MASK)}}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M1PFD\_MASK                     (0x20000U)}}
\DoxyCodeLine{5812 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M1PFD\_SHIFT                    (17U)}}
\DoxyCodeLine{5813 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M1PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M1PFD\_SHIFT)) \& FMC\_PFAPR\_M1PFD\_MASK)}}
\DoxyCodeLine{5814 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M2PFD\_MASK                     (0x40000U)}}
\DoxyCodeLine{5815 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M2PFD\_SHIFT                    (18U)}}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M2PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M2PFD\_SHIFT)) \& FMC\_PFAPR\_M2PFD\_MASK)}}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M3PFD\_MASK                     (0x80000U)}}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M3PFD\_SHIFT                    (19U)}}
\DoxyCodeLine{5819 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M3PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M3PFD\_SHIFT)) \& FMC\_PFAPR\_M3PFD\_MASK)}}
\DoxyCodeLine{5820 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M4PFD\_MASK                     (0x100000U)}}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M4PFD\_SHIFT                    (20U)}}
\DoxyCodeLine{5822 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M4PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M4PFD\_SHIFT)) \& FMC\_PFAPR\_M4PFD\_MASK)}}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M5PFD\_MASK                     (0x200000U)}}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M5PFD\_SHIFT                    (21U)}}
\DoxyCodeLine{5825 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M5PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M5PFD\_SHIFT)) \& FMC\_PFAPR\_M5PFD\_MASK)}}
\DoxyCodeLine{5826 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M6PFD\_MASK                     (0x400000U)}}
\DoxyCodeLine{5827 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M6PFD\_SHIFT                    (22U)}}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M6PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M6PFD\_SHIFT)) \& FMC\_PFAPR\_M6PFD\_MASK)}}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M7PFD\_MASK                     (0x800000U)}}
\DoxyCodeLine{5830 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M7PFD\_SHIFT                    (23U)}}
\DoxyCodeLine{5831 \textcolor{preprocessor}{\#define FMC\_PFAPR\_M7PFD(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFAPR\_M7PFD\_SHIFT)) \& FMC\_PFAPR\_M7PFD\_MASK)}}
\DoxyCodeLine{5832 }
\DoxyCodeLine{5834 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0SEBE\_MASK                   (0x1U)}}
\DoxyCodeLine{5835 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0SEBE\_SHIFT                  (0U)}}
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0SEBE(x)                     (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0SEBE\_SHIFT)) \& FMC\_PFB0CR\_B0SEBE\_MASK)}}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0IPE\_MASK                    (0x2U)}}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0IPE\_SHIFT                   (1U)}}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0IPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0IPE\_SHIFT)) \& FMC\_PFB0CR\_B0IPE\_MASK)}}
\DoxyCodeLine{5840 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0DPE\_MASK                    (0x4U)}}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0DPE\_SHIFT                   (2U)}}
\DoxyCodeLine{5842 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0DPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0DPE\_SHIFT)) \& FMC\_PFB0CR\_B0DPE\_MASK)}}
\DoxyCodeLine{5843 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0ICE\_MASK                    (0x8U)}}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0ICE\_SHIFT                   (3U)}}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0ICE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0ICE\_SHIFT)) \& FMC\_PFB0CR\_B0ICE\_MASK)}}
\DoxyCodeLine{5846 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0DCE\_MASK                    (0x10U)}}
\DoxyCodeLine{5847 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0DCE\_SHIFT                   (4U)}}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0DCE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0DCE\_SHIFT)) \& FMC\_PFB0CR\_B0DCE\_MASK)}}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CRC\_MASK                      (0xE0U)}}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CRC\_SHIFT                     (5U)}}
\DoxyCodeLine{5851 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CRC(x)                        (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_CRC\_SHIFT)) \& FMC\_PFB0CR\_CRC\_MASK)}}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0MW\_MASK                     (0x60000U)}}
\DoxyCodeLine{5853 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0MW\_SHIFT                    (17U)}}
\DoxyCodeLine{5854 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0MW(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0MW\_SHIFT)) \& FMC\_PFB0CR\_B0MW\_MASK)}}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_S\_B\_INV\_MASK                  (0x80000U)}}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_S\_B\_INV\_SHIFT                 (19U)}}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_S\_B\_INV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_S\_B\_INV\_SHIFT)) \& FMC\_PFB0CR\_S\_B\_INV\_MASK)}}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CINV\_WAY\_MASK                 (0xF00000U)}}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CINV\_WAY\_SHIFT                (20U)}}
\DoxyCodeLine{5860 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CINV\_WAY(x)                   (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_CINV\_WAY\_SHIFT)) \& FMC\_PFB0CR\_CINV\_WAY\_MASK)}}
\DoxyCodeLine{5861 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CLCK\_WAY\_MASK                 (0xF000000U)}}
\DoxyCodeLine{5862 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CLCK\_WAY\_SHIFT                (24U)}}
\DoxyCodeLine{5863 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_CLCK\_WAY(x)                   (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_CLCK\_WAY\_SHIFT)) \& FMC\_PFB0CR\_CLCK\_WAY\_MASK)}}
\DoxyCodeLine{5864 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0RWSC\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{5865 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0RWSC\_SHIFT                  (28U)}}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define FMC\_PFB0CR\_B0RWSC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB0CR\_B0RWSC\_SHIFT)) \& FMC\_PFB0CR\_B0RWSC\_MASK)}}
\DoxyCodeLine{5867 }
\DoxyCodeLine{5869 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1SEBE\_MASK                   (0x1U)}}
\DoxyCodeLine{5870 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1SEBE\_SHIFT                  (0U)}}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1SEBE(x)                     (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1SEBE\_SHIFT)) \& FMC\_PFB1CR\_B1SEBE\_MASK)}}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1IPE\_MASK                    (0x2U)}}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1IPE\_SHIFT                   (1U)}}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1IPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1IPE\_SHIFT)) \& FMC\_PFB1CR\_B1IPE\_MASK)}}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1DPE\_MASK                    (0x4U)}}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1DPE\_SHIFT                   (2U)}}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1DPE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1DPE\_SHIFT)) \& FMC\_PFB1CR\_B1DPE\_MASK)}}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1ICE\_MASK                    (0x8U)}}
\DoxyCodeLine{5879 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1ICE\_SHIFT                   (3U)}}
\DoxyCodeLine{5880 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1ICE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1ICE\_SHIFT)) \& FMC\_PFB1CR\_B1ICE\_MASK)}}
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1DCE\_MASK                    (0x10U)}}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1DCE\_SHIFT                   (4U)}}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1DCE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1DCE\_SHIFT)) \& FMC\_PFB1CR\_B1DCE\_MASK)}}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1MW\_MASK                     (0x60000U)}}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1MW\_SHIFT                    (17U)}}
\DoxyCodeLine{5886 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1MW(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1MW\_SHIFT)) \& FMC\_PFB1CR\_B1MW\_MASK)}}
\DoxyCodeLine{5887 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1RWSC\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1RWSC\_SHIFT                  (28U)}}
\DoxyCodeLine{5889 \textcolor{preprocessor}{\#define FMC\_PFB1CR\_B1RWSC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FMC\_PFB1CR\_B1RWSC\_SHIFT)) \& FMC\_PFB1CR\_B1RWSC\_MASK)}}
\DoxyCodeLine{5890 }
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_valid\_MASK                  (0x1U)}}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_valid\_SHIFT                 (0U)}}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_valid(x)                    (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW0S\_valid\_SHIFT)) \& FMC\_TAGVDW0S\_valid\_MASK)}}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_tag\_MASK                    (0x7FFE0U)}}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_tag\_SHIFT                   (5U)}}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_tag(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW0S\_tag\_SHIFT)) \& FMC\_TAGVDW0S\_tag\_MASK)}}
\DoxyCodeLine{5898 }
\DoxyCodeLine{5899 \textcolor{comment}{/* The count of FMC\_TAGVDW0S */}}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define FMC\_TAGVDW0S\_COUNT                       (4U)}}
\DoxyCodeLine{5901 }
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_valid\_MASK                  (0x1U)}}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_valid\_SHIFT                 (0U)}}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_valid(x)                    (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW1S\_valid\_SHIFT)) \& FMC\_TAGVDW1S\_valid\_MASK)}}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_tag\_MASK                    (0x7FFE0U)}}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_tag\_SHIFT                   (5U)}}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_tag(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW1S\_tag\_SHIFT)) \& FMC\_TAGVDW1S\_tag\_MASK)}}
\DoxyCodeLine{5909 }
\DoxyCodeLine{5910 \textcolor{comment}{/* The count of FMC\_TAGVDW1S */}}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define FMC\_TAGVDW1S\_COUNT                       (4U)}}
\DoxyCodeLine{5912 }
\DoxyCodeLine{5914 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_valid\_MASK                  (0x1U)}}
\DoxyCodeLine{5915 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_valid\_SHIFT                 (0U)}}
\DoxyCodeLine{5916 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_valid(x)                    (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW2S\_valid\_SHIFT)) \& FMC\_TAGVDW2S\_valid\_MASK)}}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_tag\_MASK                    (0x7FFE0U)}}
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_tag\_SHIFT                   (5U)}}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_tag(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW2S\_tag\_SHIFT)) \& FMC\_TAGVDW2S\_tag\_MASK)}}
\DoxyCodeLine{5920 }
\DoxyCodeLine{5921 \textcolor{comment}{/* The count of FMC\_TAGVDW2S */}}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define FMC\_TAGVDW2S\_COUNT                       (4U)}}
\DoxyCodeLine{5923 }
\DoxyCodeLine{5925 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_valid\_MASK                  (0x1U)}}
\DoxyCodeLine{5926 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_valid\_SHIFT                 (0U)}}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_valid(x)                    (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW3S\_valid\_SHIFT)) \& FMC\_TAGVDW3S\_valid\_MASK)}}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_tag\_MASK                    (0x7FFE0U)}}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_tag\_SHIFT                   (5U)}}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_tag(x)                      (((uint32\_t)(((uint32\_t)(x)) << FMC\_TAGVDW3S\_tag\_SHIFT)) \& FMC\_TAGVDW3S\_tag\_MASK)}}
\DoxyCodeLine{5931 }
\DoxyCodeLine{5932 \textcolor{comment}{/* The count of FMC\_TAGVDW3S */}}
\DoxyCodeLine{5933 \textcolor{preprocessor}{\#define FMC\_TAGVDW3S\_COUNT                       (4U)}}
\DoxyCodeLine{5934 }
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define FMC\_DATA\_U\_data\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define FMC\_DATA\_U\_data\_SHIFT                    (0U)}}
\DoxyCodeLine{5938 \textcolor{preprocessor}{\#define FMC\_DATA\_U\_data(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_DATA\_U\_data\_SHIFT)) \& FMC\_DATA\_U\_data\_MASK)}}
\DoxyCodeLine{5939 }
\DoxyCodeLine{5940 \textcolor{comment}{/* The count of FMC\_DATA\_U */}}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#define FMC\_DATA\_U\_COUNT                         (4U)}}
\DoxyCodeLine{5942 }
\DoxyCodeLine{5943 \textcolor{comment}{/* The count of FMC\_DATA\_U */}}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define FMC\_DATA\_U\_COUNT2                        (4U)}}
\DoxyCodeLine{5945 }
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define FMC\_DATA\_L\_data\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define FMC\_DATA\_L\_data\_SHIFT                    (0U)}}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define FMC\_DATA\_L\_data(x)                       (((uint32\_t)(((uint32\_t)(x)) << FMC\_DATA\_L\_data\_SHIFT)) \& FMC\_DATA\_L\_data\_MASK)}}
\DoxyCodeLine{5950 }
\DoxyCodeLine{5951 \textcolor{comment}{/* The count of FMC\_DATA\_L */}}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define FMC\_DATA\_L\_COUNT                         (4U)}}
\DoxyCodeLine{5953 }
\DoxyCodeLine{5954 \textcolor{comment}{/* The count of FMC\_DATA\_L */}}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#define FMC\_DATA\_L\_COUNT2                        (4U)}}
\DoxyCodeLine{5956 }
\DoxyCodeLine{5957  \textcolor{comment}{/* end of group FMC\_Register\_Masks */}}
\DoxyCodeLine{5961 }
\DoxyCodeLine{5962 }
\DoxyCodeLine{5963 \textcolor{comment}{/* FMC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define FMC\_BASE                                 (0x4001F000u)}}
\DoxyCodeLine{5967 \textcolor{preprocessor}{\#define FMC                                      ((FMC\_Type *)FMC\_BASE)}}
\DoxyCodeLine{5969 \textcolor{preprocessor}{\#define FMC\_BASE\_ADDRS                           \{ FMC\_BASE \}}}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define FMC\_BASE\_PTRS                            \{ FMC \}}}
\DoxyCodeLine{5972  \textcolor{comment}{/* end of group FMC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{5976 }
\DoxyCodeLine{5977 }
\DoxyCodeLine{5978 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{5979 \textcolor{comment}{   -\/-\/ FTFE Peripheral Access Layer}}
\DoxyCodeLine{5980 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{5981 }
\DoxyCodeLine{5988 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{5989   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}{FSTAT}};                              }
\DoxyCodeLine{5990   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}{FCNFG}};                              }
\DoxyCodeLine{5991   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}{FSEC}};                               }
\DoxyCodeLine{5992   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}{FOPT}};                               }
\DoxyCodeLine{5993   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}{FCCOB3}};                             }
\DoxyCodeLine{5994   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}{FCCOB2}};                             }
\DoxyCodeLine{5995   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}{FCCOB1}};                             }
\DoxyCodeLine{5996   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}{FCCOB0}};                             }
\DoxyCodeLine{5997   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}{FCCOB7}};                             }
\DoxyCodeLine{5998   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}{FCCOB6}};                             }
\DoxyCodeLine{5999   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}{FCCOB5}};                             }
\DoxyCodeLine{6000   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}{FCCOB4}};                             }
\DoxyCodeLine{6001   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}{FCCOBB}};                             }
\DoxyCodeLine{6002   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}{FCCOBA}};                             }
\DoxyCodeLine{6003   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}{FCCOB9}};                             }
\DoxyCodeLine{6004   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}{FCCOB8}};                             }
\DoxyCodeLine{6005   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}{FPROT3}};                             }
\DoxyCodeLine{6006   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}{FPROT2}};                             }
\DoxyCodeLine{6007   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}{FPROT1}};                             }
\DoxyCodeLine{6008   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}{FPROT0}};                             }
\DoxyCodeLine{6009        uint8\_t RESERVED\_0[2];}
\DoxyCodeLine{6010   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}{FEPROT}};                             }
\DoxyCodeLine{6011   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}{FDPROT}};                             }
\DoxyCodeLine{6012 \} \mbox{\hyperlink{struct_f_t_f_e___type}{FTFE\_Type}};}
\DoxyCodeLine{6013 }
\DoxyCodeLine{6014 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{6015 \textcolor{comment}{   -\/-\/ FTFE Register Masks}}
\DoxyCodeLine{6016 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{6017 }
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_MGSTAT0\_MASK                  (0x1U)}}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_MGSTAT0\_SHIFT                 (0U)}}
\DoxyCodeLine{6026 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_MGSTAT0(x)                    (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSTAT\_MGSTAT0\_SHIFT)) \& FTFE\_FSTAT\_MGSTAT0\_MASK)}}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_FPVIOL\_MASK                   (0x10U)}}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_FPVIOL\_SHIFT                  (4U)}}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_FPVIOL(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSTAT\_FPVIOL\_SHIFT)) \& FTFE\_FSTAT\_FPVIOL\_MASK)}}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_ACCERR\_MASK                   (0x20U)}}
\DoxyCodeLine{6031 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_ACCERR\_SHIFT                  (5U)}}
\DoxyCodeLine{6032 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_ACCERR(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSTAT\_ACCERR\_SHIFT)) \& FTFE\_FSTAT\_ACCERR\_MASK)}}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_RDCOLERR\_MASK                 (0x40U)}}
\DoxyCodeLine{6034 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_RDCOLERR\_SHIFT                (6U)}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_RDCOLERR(x)                   (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSTAT\_RDCOLERR\_SHIFT)) \& FTFE\_FSTAT\_RDCOLERR\_MASK)}}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_CCIF\_MASK                     (0x80U)}}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_CCIF\_SHIFT                    (7U)}}
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define FTFE\_FSTAT\_CCIF(x)                       (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSTAT\_CCIF\_SHIFT)) \& FTFE\_FSTAT\_CCIF\_MASK)}}
\DoxyCodeLine{6039 }
\DoxyCodeLine{6041 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_EEERDY\_MASK                   (0x1U)}}
\DoxyCodeLine{6042 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_EEERDY\_SHIFT                  (0U)}}
\DoxyCodeLine{6043 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_EEERDY(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_EEERDY\_SHIFT)) \& FTFE\_FCNFG\_EEERDY\_MASK)}}
\DoxyCodeLine{6044 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_RAMRDY\_MASK                   (0x2U)}}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_RAMRDY\_SHIFT                  (1U)}}
\DoxyCodeLine{6046 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_RAMRDY(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_RAMRDY\_SHIFT)) \& FTFE\_FCNFG\_RAMRDY\_MASK)}}
\DoxyCodeLine{6047 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_PFLSH\_MASK                    (0x4U)}}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_PFLSH\_SHIFT                   (2U)}}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_PFLSH(x)                      (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_PFLSH\_SHIFT)) \& FTFE\_FCNFG\_PFLSH\_MASK)}}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_SWAP\_MASK                     (0x8U)}}
\DoxyCodeLine{6051 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_SWAP\_SHIFT                    (3U)}}
\DoxyCodeLine{6052 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_SWAP(x)                       (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_SWAP\_SHIFT)) \& FTFE\_FCNFG\_SWAP\_MASK)}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_ERSSUSP\_MASK                  (0x10U)}}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_ERSSUSP\_SHIFT                 (4U)}}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_ERSSUSP(x)                    (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_ERSSUSP\_SHIFT)) \& FTFE\_FCNFG\_ERSSUSP\_MASK)}}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_ERSAREQ\_MASK                  (0x20U)}}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_ERSAREQ\_SHIFT                 (5U)}}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_ERSAREQ(x)                    (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_ERSAREQ\_SHIFT)) \& FTFE\_FCNFG\_ERSAREQ\_MASK)}}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_RDCOLLIE\_MASK                 (0x40U)}}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_RDCOLLIE\_SHIFT                (6U)}}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_RDCOLLIE(x)                   (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_RDCOLLIE\_SHIFT)) \& FTFE\_FCNFG\_RDCOLLIE\_MASK)}}
\DoxyCodeLine{6062 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_CCIE\_MASK                     (0x80U)}}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_CCIE\_SHIFT                    (7U)}}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define FTFE\_FCNFG\_CCIE(x)                       (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCNFG\_CCIE\_SHIFT)) \& FTFE\_FCNFG\_CCIE\_MASK)}}
\DoxyCodeLine{6065 }
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define FTFE\_FSEC\_SEC\_MASK                       (0x3U)}}
\DoxyCodeLine{6068 \textcolor{preprocessor}{\#define FTFE\_FSEC\_SEC\_SHIFT                      (0U)}}
\DoxyCodeLine{6069 \textcolor{preprocessor}{\#define FTFE\_FSEC\_SEC(x)                         (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSEC\_SEC\_SHIFT)) \& FTFE\_FSEC\_SEC\_MASK)}}
\DoxyCodeLine{6070 \textcolor{preprocessor}{\#define FTFE\_FSEC\_FSLACC\_MASK                    (0xCU)}}
\DoxyCodeLine{6071 \textcolor{preprocessor}{\#define FTFE\_FSEC\_FSLACC\_SHIFT                   (2U)}}
\DoxyCodeLine{6072 \textcolor{preprocessor}{\#define FTFE\_FSEC\_FSLACC(x)                      (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSEC\_FSLACC\_SHIFT)) \& FTFE\_FSEC\_FSLACC\_MASK)}}
\DoxyCodeLine{6073 \textcolor{preprocessor}{\#define FTFE\_FSEC\_MEEN\_MASK                      (0x30U)}}
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define FTFE\_FSEC\_MEEN\_SHIFT                     (4U)}}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define FTFE\_FSEC\_MEEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSEC\_MEEN\_SHIFT)) \& FTFE\_FSEC\_MEEN\_MASK)}}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define FTFE\_FSEC\_KEYEN\_MASK                     (0xC0U)}}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define FTFE\_FSEC\_KEYEN\_SHIFT                    (6U)}}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#define FTFE\_FSEC\_KEYEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FSEC\_KEYEN\_SHIFT)) \& FTFE\_FSEC\_KEYEN\_MASK)}}
\DoxyCodeLine{6079 }
\DoxyCodeLine{6081 \textcolor{preprocessor}{\#define FTFE\_FOPT\_OPT\_MASK                       (0xFFU)}}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define FTFE\_FOPT\_OPT\_SHIFT                      (0U)}}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#define FTFE\_FOPT\_OPT(x)                         (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FOPT\_OPT\_SHIFT)) \& FTFE\_FOPT\_OPT\_MASK)}}
\DoxyCodeLine{6084 }
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define FTFE\_FCCOB3\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define FTFE\_FCCOB3\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6088 \textcolor{preprocessor}{\#define FTFE\_FCCOB3\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB3\_CCOBn\_SHIFT)) \& FTFE\_FCCOB3\_CCOBn\_MASK)}}
\DoxyCodeLine{6089 }
\DoxyCodeLine{6091 \textcolor{preprocessor}{\#define FTFE\_FCCOB2\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define FTFE\_FCCOB2\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define FTFE\_FCCOB2\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB2\_CCOBn\_SHIFT)) \& FTFE\_FCCOB2\_CCOBn\_MASK)}}
\DoxyCodeLine{6094 }
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#define FTFE\_FCCOB1\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define FTFE\_FCCOB1\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#define FTFE\_FCCOB1\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB1\_CCOBn\_SHIFT)) \& FTFE\_FCCOB1\_CCOBn\_MASK)}}
\DoxyCodeLine{6099 }
\DoxyCodeLine{6101 \textcolor{preprocessor}{\#define FTFE\_FCCOB0\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define FTFE\_FCCOB0\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define FTFE\_FCCOB0\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB0\_CCOBn\_SHIFT)) \& FTFE\_FCCOB0\_CCOBn\_MASK)}}
\DoxyCodeLine{6104 }
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#define FTFE\_FCCOB7\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define FTFE\_FCCOB7\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6108 \textcolor{preprocessor}{\#define FTFE\_FCCOB7\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB7\_CCOBn\_SHIFT)) \& FTFE\_FCCOB7\_CCOBn\_MASK)}}
\DoxyCodeLine{6109 }
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#define FTFE\_FCCOB6\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define FTFE\_FCCOB6\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6113 \textcolor{preprocessor}{\#define FTFE\_FCCOB6\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB6\_CCOBn\_SHIFT)) \& FTFE\_FCCOB6\_CCOBn\_MASK)}}
\DoxyCodeLine{6114 }
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define FTFE\_FCCOB5\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define FTFE\_FCCOB5\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6118 \textcolor{preprocessor}{\#define FTFE\_FCCOB5\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB5\_CCOBn\_SHIFT)) \& FTFE\_FCCOB5\_CCOBn\_MASK)}}
\DoxyCodeLine{6119 }
\DoxyCodeLine{6121 \textcolor{preprocessor}{\#define FTFE\_FCCOB4\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#define FTFE\_FCCOB4\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6123 \textcolor{preprocessor}{\#define FTFE\_FCCOB4\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB4\_CCOBn\_SHIFT)) \& FTFE\_FCCOB4\_CCOBn\_MASK)}}
\DoxyCodeLine{6124 }
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#define FTFE\_FCCOBB\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define FTFE\_FCCOBB\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#define FTFE\_FCCOBB\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOBB\_CCOBn\_SHIFT)) \& FTFE\_FCCOBB\_CCOBn\_MASK)}}
\DoxyCodeLine{6129 }
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define FTFE\_FCCOBA\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#define FTFE\_FCCOBA\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6133 \textcolor{preprocessor}{\#define FTFE\_FCCOBA\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOBA\_CCOBn\_SHIFT)) \& FTFE\_FCCOBA\_CCOBn\_MASK)}}
\DoxyCodeLine{6134 }
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define FTFE\_FCCOB9\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define FTFE\_FCCOB9\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6138 \textcolor{preprocessor}{\#define FTFE\_FCCOB9\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB9\_CCOBn\_SHIFT)) \& FTFE\_FCCOB9\_CCOBn\_MASK)}}
\DoxyCodeLine{6139 }
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define FTFE\_FCCOB8\_CCOBn\_MASK                   (0xFFU)}}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define FTFE\_FCCOB8\_CCOBn\_SHIFT                  (0U)}}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#define FTFE\_FCCOB8\_CCOBn(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FCCOB8\_CCOBn\_SHIFT)) \& FTFE\_FCCOB8\_CCOBn\_MASK)}}
\DoxyCodeLine{6144 }
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define FTFE\_FPROT3\_PROT\_MASK                    (0xFFU)}}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define FTFE\_FPROT3\_PROT\_SHIFT                   (0U)}}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#define FTFE\_FPROT3\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FPROT3\_PROT\_SHIFT)) \& FTFE\_FPROT3\_PROT\_MASK)}}
\DoxyCodeLine{6149 }
\DoxyCodeLine{6151 \textcolor{preprocessor}{\#define FTFE\_FPROT2\_PROT\_MASK                    (0xFFU)}}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define FTFE\_FPROT2\_PROT\_SHIFT                   (0U)}}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define FTFE\_FPROT2\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FPROT2\_PROT\_SHIFT)) \& FTFE\_FPROT2\_PROT\_MASK)}}
\DoxyCodeLine{6154 }
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define FTFE\_FPROT1\_PROT\_MASK                    (0xFFU)}}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define FTFE\_FPROT1\_PROT\_SHIFT                   (0U)}}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#define FTFE\_FPROT1\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FPROT1\_PROT\_SHIFT)) \& FTFE\_FPROT1\_PROT\_MASK)}}
\DoxyCodeLine{6159 }
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define FTFE\_FPROT0\_PROT\_MASK                    (0xFFU)}}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define FTFE\_FPROT0\_PROT\_SHIFT                   (0U)}}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define FTFE\_FPROT0\_PROT(x)                      (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FPROT0\_PROT\_SHIFT)) \& FTFE\_FPROT0\_PROT\_MASK)}}
\DoxyCodeLine{6164 }
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define FTFE\_FEPROT\_EPROT\_MASK                   (0xFFU)}}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define FTFE\_FEPROT\_EPROT\_SHIFT                  (0U)}}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define FTFE\_FEPROT\_EPROT(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FEPROT\_EPROT\_SHIFT)) \& FTFE\_FEPROT\_EPROT\_MASK)}}
\DoxyCodeLine{6169 }
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#define FTFE\_FDPROT\_DPROT\_MASK                   (0xFFU)}}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define FTFE\_FDPROT\_DPROT\_SHIFT                  (0U)}}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#define FTFE\_FDPROT\_DPROT(x)                     (((uint8\_t)(((uint8\_t)(x)) << FTFE\_FDPROT\_DPROT\_SHIFT)) \& FTFE\_FDPROT\_DPROT\_MASK)}}
\DoxyCodeLine{6174 }
\DoxyCodeLine{6175  \textcolor{comment}{/* end of group FTFE\_Register\_Masks */}}
\DoxyCodeLine{6179 }
\DoxyCodeLine{6180 }
\DoxyCodeLine{6181 \textcolor{comment}{/* FTFE -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{6183 \textcolor{preprocessor}{\#define FTFE\_BASE                                (0x40020000u)}}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define FTFE                                     ((FTFE\_Type *)FTFE\_BASE)}}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define FTFE\_BASE\_ADDRS                          \{ FTFE\_BASE \}}}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#define FTFE\_BASE\_PTRS                           \{ FTFE \}}}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#define FTFE\_COMMAND\_COMPLETE\_IRQS               \{ FTFE\_IRQn \}}}
\DoxyCodeLine{6192 \textcolor{preprocessor}{\#define FTFE\_READ\_COLLISION\_IRQS                 \{ Read\_Collision\_IRQn \}}}
\DoxyCodeLine{6193  \textcolor{comment}{/* end of group FTFE\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{6197 }
\DoxyCodeLine{6198 }
\DoxyCodeLine{6199 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{6200 \textcolor{comment}{   -\/-\/ FTM Peripheral Access Layer}}
\DoxyCodeLine{6201 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{6202 }
\DoxyCodeLine{6209 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{6210   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}{SC}};                                }
\DoxyCodeLine{6211   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}{CNT}};                               }
\DoxyCodeLine{6212   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}{MOD}};                               }
\DoxyCodeLine{6213   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0xC, array step: 0x8 */}}
\DoxyCodeLine{6214     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}{CnSC}};                              }
\DoxyCodeLine{6215     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}{CnV}};                               }
\DoxyCodeLine{6216   \} CONTROLS[8];}
\DoxyCodeLine{6217   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}{CNTIN}};                             }
\DoxyCodeLine{6218   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}{STATUS}};                            }
\DoxyCodeLine{6219   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}{MODE}};                              }
\DoxyCodeLine{6220   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}{SYNC}};                              }
\DoxyCodeLine{6221   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}{OUTINIT}};                           }
\DoxyCodeLine{6222   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}{OUTMASK}};                           }
\DoxyCodeLine{6223   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}{COMBINE}};                           }
\DoxyCodeLine{6224   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}{DEADTIME}};                          }
\DoxyCodeLine{6225   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}{EXTTRIG}};                           }
\DoxyCodeLine{6226   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}{POL}};                               }
\DoxyCodeLine{6227   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}{FMS}};                               }
\DoxyCodeLine{6228   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}{FILTER}};                            }
\DoxyCodeLine{6229   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}{FLTCTRL}};                           }
\DoxyCodeLine{6230   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}{QDCTRL}};                            }
\DoxyCodeLine{6231   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}{CONF}};                              }
\DoxyCodeLine{6232   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}{FLTPOL}};                            }
\DoxyCodeLine{6233   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}{SYNCONF}};                           }
\DoxyCodeLine{6234   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}{INVCTRL}};                           }
\DoxyCodeLine{6235   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}{SWOCTRL}};                           }
\DoxyCodeLine{6236   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}{PWMLOAD}};                           }
\DoxyCodeLine{6237 \} \mbox{\hyperlink{struct_f_t_m___type}{FTM\_Type}};}
\DoxyCodeLine{6238 }
\DoxyCodeLine{6239 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{6240 \textcolor{comment}{   -\/-\/ FTM Register Masks}}
\DoxyCodeLine{6241 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{6242 }
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define FTM\_SC\_PS\_MASK                           (0x7U)}}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define FTM\_SC\_PS\_SHIFT                          (0U)}}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define FTM\_SC\_PS(x)                             (((uint32\_t)(((uint32\_t)(x)) << FTM\_SC\_PS\_SHIFT)) \& FTM\_SC\_PS\_MASK)}}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define FTM\_SC\_CLKS\_MASK                         (0x18U)}}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define FTM\_SC\_CLKS\_SHIFT                        (3U)}}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define FTM\_SC\_CLKS(x)                           (((uint32\_t)(((uint32\_t)(x)) << FTM\_SC\_CLKS\_SHIFT)) \& FTM\_SC\_CLKS\_MASK)}}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define FTM\_SC\_CPWMS\_MASK                        (0x20U)}}
\DoxyCodeLine{6256 \textcolor{preprocessor}{\#define FTM\_SC\_CPWMS\_SHIFT                       (5U)}}
\DoxyCodeLine{6257 \textcolor{preprocessor}{\#define FTM\_SC\_CPWMS(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_SC\_CPWMS\_SHIFT)) \& FTM\_SC\_CPWMS\_MASK)}}
\DoxyCodeLine{6258 \textcolor{preprocessor}{\#define FTM\_SC\_TOIE\_MASK                         (0x40U)}}
\DoxyCodeLine{6259 \textcolor{preprocessor}{\#define FTM\_SC\_TOIE\_SHIFT                        (6U)}}
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define FTM\_SC\_TOIE(x)                           (((uint32\_t)(((uint32\_t)(x)) << FTM\_SC\_TOIE\_SHIFT)) \& FTM\_SC\_TOIE\_MASK)}}
\DoxyCodeLine{6261 \textcolor{preprocessor}{\#define FTM\_SC\_TOF\_MASK                          (0x80U)}}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define FTM\_SC\_TOF\_SHIFT                         (7U)}}
\DoxyCodeLine{6263 \textcolor{preprocessor}{\#define FTM\_SC\_TOF(x)                            (((uint32\_t)(((uint32\_t)(x)) << FTM\_SC\_TOF\_SHIFT)) \& FTM\_SC\_TOF\_MASK)}}
\DoxyCodeLine{6264 }
\DoxyCodeLine{6266 \textcolor{preprocessor}{\#define FTM\_CNT\_COUNT\_MASK                       (0xFFFFU)}}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define FTM\_CNT\_COUNT\_SHIFT                      (0U)}}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define FTM\_CNT\_COUNT(x)                         (((uint32\_t)(((uint32\_t)(x)) << FTM\_CNT\_COUNT\_SHIFT)) \& FTM\_CNT\_COUNT\_MASK)}}
\DoxyCodeLine{6269 }
\DoxyCodeLine{6271 \textcolor{preprocessor}{\#define FTM\_MOD\_MOD\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define FTM\_MOD\_MOD\_SHIFT                        (0U)}}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define FTM\_MOD\_MOD(x)                           (((uint32\_t)(((uint32\_t)(x)) << FTM\_MOD\_MOD\_SHIFT)) \& FTM\_MOD\_MOD\_MASK)}}
\DoxyCodeLine{6274 }
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define FTM\_CnSC\_DMA\_MASK                        (0x1U)}}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define FTM\_CnSC\_DMA\_SHIFT                       (0U)}}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define FTM\_CnSC\_DMA(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_DMA\_SHIFT)) \& FTM\_CnSC\_DMA\_MASK)}}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define FTM\_CnSC\_ELSA\_MASK                       (0x4U)}}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define FTM\_CnSC\_ELSA\_SHIFT                      (2U)}}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define FTM\_CnSC\_ELSA(x)                         (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_ELSA\_SHIFT)) \& FTM\_CnSC\_ELSA\_MASK)}}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define FTM\_CnSC\_ELSB\_MASK                       (0x8U)}}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define FTM\_CnSC\_ELSB\_SHIFT                      (3U)}}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define FTM\_CnSC\_ELSB(x)                         (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_ELSB\_SHIFT)) \& FTM\_CnSC\_ELSB\_MASK)}}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define FTM\_CnSC\_MSA\_MASK                        (0x10U)}}
\DoxyCodeLine{6286 \textcolor{preprocessor}{\#define FTM\_CnSC\_MSA\_SHIFT                       (4U)}}
\DoxyCodeLine{6287 \textcolor{preprocessor}{\#define FTM\_CnSC\_MSA(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_MSA\_SHIFT)) \& FTM\_CnSC\_MSA\_MASK)}}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define FTM\_CnSC\_MSB\_MASK                        (0x20U)}}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define FTM\_CnSC\_MSB\_SHIFT                       (5U)}}
\DoxyCodeLine{6290 \textcolor{preprocessor}{\#define FTM\_CnSC\_MSB(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_MSB\_SHIFT)) \& FTM\_CnSC\_MSB\_MASK)}}
\DoxyCodeLine{6291 \textcolor{preprocessor}{\#define FTM\_CnSC\_CHIE\_MASK                       (0x40U)}}
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define FTM\_CnSC\_CHIE\_SHIFT                      (6U)}}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define FTM\_CnSC\_CHIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_CHIE\_SHIFT)) \& FTM\_CnSC\_CHIE\_MASK)}}
\DoxyCodeLine{6294 \textcolor{preprocessor}{\#define FTM\_CnSC\_CHF\_MASK                        (0x80U)}}
\DoxyCodeLine{6295 \textcolor{preprocessor}{\#define FTM\_CnSC\_CHF\_SHIFT                       (7U)}}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define FTM\_CnSC\_CHF(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnSC\_CHF\_SHIFT)) \& FTM\_CnSC\_CHF\_MASK)}}
\DoxyCodeLine{6297 }
\DoxyCodeLine{6298 \textcolor{comment}{/* The count of FTM\_CnSC */}}
\DoxyCodeLine{6299 \textcolor{preprocessor}{\#define FTM\_CnSC\_COUNT                           (8U)}}
\DoxyCodeLine{6300 }
\DoxyCodeLine{6302 \textcolor{preprocessor}{\#define FTM\_CnV\_VAL\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{6303 \textcolor{preprocessor}{\#define FTM\_CnV\_VAL\_SHIFT                        (0U)}}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define FTM\_CnV\_VAL(x)                           (((uint32\_t)(((uint32\_t)(x)) << FTM\_CnV\_VAL\_SHIFT)) \& FTM\_CnV\_VAL\_MASK)}}
\DoxyCodeLine{6305 }
\DoxyCodeLine{6306 \textcolor{comment}{/* The count of FTM\_CnV */}}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define FTM\_CnV\_COUNT                            (8U)}}
\DoxyCodeLine{6308 }
\DoxyCodeLine{6310 \textcolor{preprocessor}{\#define FTM\_CNTIN\_INIT\_MASK                      (0xFFFFU)}}
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define FTM\_CNTIN\_INIT\_SHIFT                     (0U)}}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define FTM\_CNTIN\_INIT(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_CNTIN\_INIT\_SHIFT)) \& FTM\_CNTIN\_INIT\_MASK)}}
\DoxyCodeLine{6313 }
\DoxyCodeLine{6315 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH0F\_MASK                     (0x1U)}}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH0F\_SHIFT                    (0U)}}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH0F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH0F\_SHIFT)) \& FTM\_STATUS\_CH0F\_MASK)}}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH1F\_MASK                     (0x2U)}}
\DoxyCodeLine{6319 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH1F\_SHIFT                    (1U)}}
\DoxyCodeLine{6320 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH1F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH1F\_SHIFT)) \& FTM\_STATUS\_CH1F\_MASK)}}
\DoxyCodeLine{6321 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH2F\_MASK                     (0x4U)}}
\DoxyCodeLine{6322 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH2F\_SHIFT                    (2U)}}
\DoxyCodeLine{6323 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH2F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH2F\_SHIFT)) \& FTM\_STATUS\_CH2F\_MASK)}}
\DoxyCodeLine{6324 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH3F\_MASK                     (0x8U)}}
\DoxyCodeLine{6325 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH3F\_SHIFT                    (3U)}}
\DoxyCodeLine{6326 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH3F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH3F\_SHIFT)) \& FTM\_STATUS\_CH3F\_MASK)}}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH4F\_MASK                     (0x10U)}}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH4F\_SHIFT                    (4U)}}
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH4F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH4F\_SHIFT)) \& FTM\_STATUS\_CH4F\_MASK)}}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH5F\_MASK                     (0x20U)}}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH5F\_SHIFT                    (5U)}}
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH5F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH5F\_SHIFT)) \& FTM\_STATUS\_CH5F\_MASK)}}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH6F\_MASK                     (0x40U)}}
\DoxyCodeLine{6334 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH6F\_SHIFT                    (6U)}}
\DoxyCodeLine{6335 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH6F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH6F\_SHIFT)) \& FTM\_STATUS\_CH6F\_MASK)}}
\DoxyCodeLine{6336 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH7F\_MASK                     (0x80U)}}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH7F\_SHIFT                    (7U)}}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define FTM\_STATUS\_CH7F(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_STATUS\_CH7F\_SHIFT)) \& FTM\_STATUS\_CH7F\_MASK)}}
\DoxyCodeLine{6339 }
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#define FTM\_MODE\_FTMEN\_MASK                      (0x1U)}}
\DoxyCodeLine{6342 \textcolor{preprocessor}{\#define FTM\_MODE\_FTMEN\_SHIFT                     (0U)}}
\DoxyCodeLine{6343 \textcolor{preprocessor}{\#define FTM\_MODE\_FTMEN(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_FTMEN\_SHIFT)) \& FTM\_MODE\_FTMEN\_MASK)}}
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define FTM\_MODE\_INIT\_MASK                       (0x2U)}}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#define FTM\_MODE\_INIT\_SHIFT                      (1U)}}
\DoxyCodeLine{6346 \textcolor{preprocessor}{\#define FTM\_MODE\_INIT(x)                         (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_INIT\_SHIFT)) \& FTM\_MODE\_INIT\_MASK)}}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define FTM\_MODE\_WPDIS\_MASK                      (0x4U)}}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define FTM\_MODE\_WPDIS\_SHIFT                     (2U)}}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define FTM\_MODE\_WPDIS(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_WPDIS\_SHIFT)) \& FTM\_MODE\_WPDIS\_MASK)}}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define FTM\_MODE\_PWMSYNC\_MASK                    (0x8U)}}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define FTM\_MODE\_PWMSYNC\_SHIFT                   (3U)}}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define FTM\_MODE\_PWMSYNC(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_PWMSYNC\_SHIFT)) \& FTM\_MODE\_PWMSYNC\_MASK)}}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define FTM\_MODE\_CAPTEST\_MASK                    (0x10U)}}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define FTM\_MODE\_CAPTEST\_SHIFT                   (4U)}}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define FTM\_MODE\_CAPTEST(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_CAPTEST\_SHIFT)) \& FTM\_MODE\_CAPTEST\_MASK)}}
\DoxyCodeLine{6356 \textcolor{preprocessor}{\#define FTM\_MODE\_FAULTM\_MASK                     (0x60U)}}
\DoxyCodeLine{6357 \textcolor{preprocessor}{\#define FTM\_MODE\_FAULTM\_SHIFT                    (5U)}}
\DoxyCodeLine{6358 \textcolor{preprocessor}{\#define FTM\_MODE\_FAULTM(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_FAULTM\_SHIFT)) \& FTM\_MODE\_FAULTM\_MASK)}}
\DoxyCodeLine{6359 \textcolor{preprocessor}{\#define FTM\_MODE\_FAULTIE\_MASK                    (0x80U)}}
\DoxyCodeLine{6360 \textcolor{preprocessor}{\#define FTM\_MODE\_FAULTIE\_SHIFT                   (7U)}}
\DoxyCodeLine{6361 \textcolor{preprocessor}{\#define FTM\_MODE\_FAULTIE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_MODE\_FAULTIE\_SHIFT)) \& FTM\_MODE\_FAULTIE\_MASK)}}
\DoxyCodeLine{6362 }
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define FTM\_SYNC\_CNTMIN\_MASK                     (0x1U)}}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define FTM\_SYNC\_CNTMIN\_SHIFT                    (0U)}}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#define FTM\_SYNC\_CNTMIN(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_CNTMIN\_SHIFT)) \& FTM\_SYNC\_CNTMIN\_MASK)}}
\DoxyCodeLine{6367 \textcolor{preprocessor}{\#define FTM\_SYNC\_CNTMAX\_MASK                     (0x2U)}}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#define FTM\_SYNC\_CNTMAX\_SHIFT                    (1U)}}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define FTM\_SYNC\_CNTMAX(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_CNTMAX\_SHIFT)) \& FTM\_SYNC\_CNTMAX\_MASK)}}
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define FTM\_SYNC\_REINIT\_MASK                     (0x4U)}}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define FTM\_SYNC\_REINIT\_SHIFT                    (2U)}}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define FTM\_SYNC\_REINIT(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_REINIT\_SHIFT)) \& FTM\_SYNC\_REINIT\_MASK)}}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define FTM\_SYNC\_SYNCHOM\_MASK                    (0x8U)}}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define FTM\_SYNC\_SYNCHOM\_SHIFT                   (3U)}}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define FTM\_SYNC\_SYNCHOM(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_SYNCHOM\_SHIFT)) \& FTM\_SYNC\_SYNCHOM\_MASK)}}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG0\_MASK                      (0x10U)}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG0\_SHIFT                     (4U)}}
\DoxyCodeLine{6378 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG0(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_TRIG0\_SHIFT)) \& FTM\_SYNC\_TRIG0\_MASK)}}
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG1\_MASK                      (0x20U)}}
\DoxyCodeLine{6380 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG1\_SHIFT                     (5U)}}
\DoxyCodeLine{6381 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG1(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_TRIG1\_SHIFT)) \& FTM\_SYNC\_TRIG1\_MASK)}}
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG2\_MASK                      (0x40U)}}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG2\_SHIFT                     (6U)}}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define FTM\_SYNC\_TRIG2(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_TRIG2\_SHIFT)) \& FTM\_SYNC\_TRIG2\_MASK)}}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define FTM\_SYNC\_SWSYNC\_MASK                     (0x80U)}}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define FTM\_SYNC\_SWSYNC\_SHIFT                    (7U)}}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define FTM\_SYNC\_SWSYNC(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNC\_SWSYNC\_SHIFT)) \& FTM\_SYNC\_SWSYNC\_MASK)}}
\DoxyCodeLine{6388 }
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH0OI\_MASK                   (0x1U)}}
\DoxyCodeLine{6391 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH0OI\_SHIFT                  (0U)}}
\DoxyCodeLine{6392 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH0OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH0OI\_SHIFT)) \& FTM\_OUTINIT\_CH0OI\_MASK)}}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH1OI\_MASK                   (0x2U)}}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH1OI\_SHIFT                  (1U)}}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH1OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH1OI\_SHIFT)) \& FTM\_OUTINIT\_CH1OI\_MASK)}}
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH2OI\_MASK                   (0x4U)}}
\DoxyCodeLine{6397 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH2OI\_SHIFT                  (2U)}}
\DoxyCodeLine{6398 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH2OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH2OI\_SHIFT)) \& FTM\_OUTINIT\_CH2OI\_MASK)}}
\DoxyCodeLine{6399 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH3OI\_MASK                   (0x8U)}}
\DoxyCodeLine{6400 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH3OI\_SHIFT                  (3U)}}
\DoxyCodeLine{6401 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH3OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH3OI\_SHIFT)) \& FTM\_OUTINIT\_CH3OI\_MASK)}}
\DoxyCodeLine{6402 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH4OI\_MASK                   (0x10U)}}
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH4OI\_SHIFT                  (4U)}}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH4OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH4OI\_SHIFT)) \& FTM\_OUTINIT\_CH4OI\_MASK)}}
\DoxyCodeLine{6405 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH5OI\_MASK                   (0x20U)}}
\DoxyCodeLine{6406 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH5OI\_SHIFT                  (5U)}}
\DoxyCodeLine{6407 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH5OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH5OI\_SHIFT)) \& FTM\_OUTINIT\_CH5OI\_MASK)}}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH6OI\_MASK                   (0x40U)}}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH6OI\_SHIFT                  (6U)}}
\DoxyCodeLine{6410 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH6OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH6OI\_SHIFT)) \& FTM\_OUTINIT\_CH6OI\_MASK)}}
\DoxyCodeLine{6411 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH7OI\_MASK                   (0x80U)}}
\DoxyCodeLine{6412 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH7OI\_SHIFT                  (7U)}}
\DoxyCodeLine{6413 \textcolor{preprocessor}{\#define FTM\_OUTINIT\_CH7OI(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTINIT\_CH7OI\_SHIFT)) \& FTM\_OUTINIT\_CH7OI\_MASK)}}
\DoxyCodeLine{6414 }
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH0OM\_MASK                   (0x1U)}}
\DoxyCodeLine{6417 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH0OM\_SHIFT                  (0U)}}
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH0OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH0OM\_SHIFT)) \& FTM\_OUTMASK\_CH0OM\_MASK)}}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH1OM\_MASK                   (0x2U)}}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH1OM\_SHIFT                  (1U)}}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH1OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH1OM\_SHIFT)) \& FTM\_OUTMASK\_CH1OM\_MASK)}}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH2OM\_MASK                   (0x4U)}}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH2OM\_SHIFT                  (2U)}}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH2OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH2OM\_SHIFT)) \& FTM\_OUTMASK\_CH2OM\_MASK)}}
\DoxyCodeLine{6425 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH3OM\_MASK                   (0x8U)}}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH3OM\_SHIFT                  (3U)}}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH3OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH3OM\_SHIFT)) \& FTM\_OUTMASK\_CH3OM\_MASK)}}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH4OM\_MASK                   (0x10U)}}
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH4OM\_SHIFT                  (4U)}}
\DoxyCodeLine{6430 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH4OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH4OM\_SHIFT)) \& FTM\_OUTMASK\_CH4OM\_MASK)}}
\DoxyCodeLine{6431 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH5OM\_MASK                   (0x20U)}}
\DoxyCodeLine{6432 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH5OM\_SHIFT                  (5U)}}
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH5OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH5OM\_SHIFT)) \& FTM\_OUTMASK\_CH5OM\_MASK)}}
\DoxyCodeLine{6434 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH6OM\_MASK                   (0x40U)}}
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH6OM\_SHIFT                  (6U)}}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH6OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH6OM\_SHIFT)) \& FTM\_OUTMASK\_CH6OM\_MASK)}}
\DoxyCodeLine{6437 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH7OM\_MASK                   (0x80U)}}
\DoxyCodeLine{6438 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH7OM\_SHIFT                  (7U)}}
\DoxyCodeLine{6439 \textcolor{preprocessor}{\#define FTM\_OUTMASK\_CH7OM(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_OUTMASK\_CH7OM\_SHIFT)) \& FTM\_OUTMASK\_CH7OM\_MASK)}}
\DoxyCodeLine{6440 }
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE0\_MASK                (0x1U)}}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE0\_SHIFT               (0U)}}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE0(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMBINE0\_SHIFT)) \& FTM\_COMBINE\_COMBINE0\_MASK)}}
\DoxyCodeLine{6445 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP0\_MASK                   (0x2U)}}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP0\_SHIFT                  (1U)}}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP0(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMP0\_SHIFT)) \& FTM\_COMBINE\_COMP0\_MASK)}}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN0\_MASK                (0x4U)}}
\DoxyCodeLine{6449 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN0\_SHIFT               (2U)}}
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN0(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAPEN0\_SHIFT)) \& FTM\_COMBINE\_DECAPEN0\_MASK)}}
\DoxyCodeLine{6451 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP0\_MASK                  (0x8U)}}
\DoxyCodeLine{6452 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP0\_SHIFT                 (3U)}}
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP0(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAP0\_SHIFT)) \& FTM\_COMBINE\_DECAP0\_MASK)}}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN0\_MASK                   (0x10U)}}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN0\_SHIFT                  (4U)}}
\DoxyCodeLine{6456 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN0(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DTEN0\_SHIFT)) \& FTM\_COMBINE\_DTEN0\_MASK)}}
\DoxyCodeLine{6457 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN0\_MASK                 (0x20U)}}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN0\_SHIFT                (5U)}}
\DoxyCodeLine{6459 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN0(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_SYNCEN0\_SHIFT)) \& FTM\_COMBINE\_SYNCEN0\_MASK)}}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN0\_MASK                (0x40U)}}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN0\_SHIFT               (6U)}}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN0(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_FAULTEN0\_SHIFT)) \& FTM\_COMBINE\_FAULTEN0\_MASK)}}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE1\_MASK                (0x100U)}}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE1\_SHIFT               (8U)}}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE1(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMBINE1\_SHIFT)) \& FTM\_COMBINE\_COMBINE1\_MASK)}}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP1\_MASK                   (0x200U)}}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP1\_SHIFT                  (9U)}}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP1(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMP1\_SHIFT)) \& FTM\_COMBINE\_COMP1\_MASK)}}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN1\_MASK                (0x400U)}}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN1\_SHIFT               (10U)}}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN1(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAPEN1\_SHIFT)) \& FTM\_COMBINE\_DECAPEN1\_MASK)}}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP1\_MASK                  (0x800U)}}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP1\_SHIFT                 (11U)}}
\DoxyCodeLine{6474 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP1(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAP1\_SHIFT)) \& FTM\_COMBINE\_DECAP1\_MASK)}}
\DoxyCodeLine{6475 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN1\_MASK                   (0x1000U)}}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN1\_SHIFT                  (12U)}}
\DoxyCodeLine{6477 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN1(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DTEN1\_SHIFT)) \& FTM\_COMBINE\_DTEN1\_MASK)}}
\DoxyCodeLine{6478 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN1\_MASK                 (0x2000U)}}
\DoxyCodeLine{6479 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN1\_SHIFT                (13U)}}
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN1(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_SYNCEN1\_SHIFT)) \& FTM\_COMBINE\_SYNCEN1\_MASK)}}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN1\_MASK                (0x4000U)}}
\DoxyCodeLine{6482 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN1\_SHIFT               (14U)}}
\DoxyCodeLine{6483 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN1(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_FAULTEN1\_SHIFT)) \& FTM\_COMBINE\_FAULTEN1\_MASK)}}
\DoxyCodeLine{6484 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE2\_MASK                (0x10000U)}}
\DoxyCodeLine{6485 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE2\_SHIFT               (16U)}}
\DoxyCodeLine{6486 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE2(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMBINE2\_SHIFT)) \& FTM\_COMBINE\_COMBINE2\_MASK)}}
\DoxyCodeLine{6487 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP2\_MASK                   (0x20000U)}}
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP2\_SHIFT                  (17U)}}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP2(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMP2\_SHIFT)) \& FTM\_COMBINE\_COMP2\_MASK)}}
\DoxyCodeLine{6490 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN2\_MASK                (0x40000U)}}
\DoxyCodeLine{6491 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN2\_SHIFT               (18U)}}
\DoxyCodeLine{6492 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN2(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAPEN2\_SHIFT)) \& FTM\_COMBINE\_DECAPEN2\_MASK)}}
\DoxyCodeLine{6493 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP2\_MASK                  (0x80000U)}}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP2\_SHIFT                 (19U)}}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP2(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAP2\_SHIFT)) \& FTM\_COMBINE\_DECAP2\_MASK)}}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN2\_MASK                   (0x100000U)}}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN2\_SHIFT                  (20U)}}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN2(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DTEN2\_SHIFT)) \& FTM\_COMBINE\_DTEN2\_MASK)}}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN2\_MASK                 (0x200000U)}}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN2\_SHIFT                (21U)}}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN2(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_SYNCEN2\_SHIFT)) \& FTM\_COMBINE\_SYNCEN2\_MASK)}}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN2\_MASK                (0x400000U)}}
\DoxyCodeLine{6503 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN2\_SHIFT               (22U)}}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN2(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_FAULTEN2\_SHIFT)) \& FTM\_COMBINE\_FAULTEN2\_MASK)}}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE3\_MASK                (0x1000000U)}}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE3\_SHIFT               (24U)}}
\DoxyCodeLine{6507 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMBINE3(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMBINE3\_SHIFT)) \& FTM\_COMBINE\_COMBINE3\_MASK)}}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP3\_MASK                   (0x2000000U)}}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP3\_SHIFT                  (25U)}}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define FTM\_COMBINE\_COMP3(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_COMP3\_SHIFT)) \& FTM\_COMBINE\_COMP3\_MASK)}}
\DoxyCodeLine{6511 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN3\_MASK                (0x4000000U)}}
\DoxyCodeLine{6512 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN3\_SHIFT               (26U)}}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAPEN3(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAPEN3\_SHIFT)) \& FTM\_COMBINE\_DECAPEN3\_MASK)}}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP3\_MASK                  (0x8000000U)}}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP3\_SHIFT                 (27U)}}
\DoxyCodeLine{6516 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DECAP3(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DECAP3\_SHIFT)) \& FTM\_COMBINE\_DECAP3\_MASK)}}
\DoxyCodeLine{6517 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN3\_MASK                   (0x10000000U)}}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN3\_SHIFT                  (28U)}}
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define FTM\_COMBINE\_DTEN3(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_DTEN3\_SHIFT)) \& FTM\_COMBINE\_DTEN3\_MASK)}}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN3\_MASK                 (0x20000000U)}}
\DoxyCodeLine{6521 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN3\_SHIFT                (29U)}}
\DoxyCodeLine{6522 \textcolor{preprocessor}{\#define FTM\_COMBINE\_SYNCEN3(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_SYNCEN3\_SHIFT)) \& FTM\_COMBINE\_SYNCEN3\_MASK)}}
\DoxyCodeLine{6523 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN3\_MASK                (0x40000000U)}}
\DoxyCodeLine{6524 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN3\_SHIFT               (30U)}}
\DoxyCodeLine{6525 \textcolor{preprocessor}{\#define FTM\_COMBINE\_FAULTEN3(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_COMBINE\_FAULTEN3\_SHIFT)) \& FTM\_COMBINE\_FAULTEN3\_MASK)}}
\DoxyCodeLine{6526 }
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define FTM\_DEADTIME\_DTVAL\_MASK                  (0x3FU)}}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define FTM\_DEADTIME\_DTVAL\_SHIFT                 (0U)}}
\DoxyCodeLine{6530 \textcolor{preprocessor}{\#define FTM\_DEADTIME\_DTVAL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_DEADTIME\_DTVAL\_SHIFT)) \& FTM\_DEADTIME\_DTVAL\_MASK)}}
\DoxyCodeLine{6531 \textcolor{preprocessor}{\#define FTM\_DEADTIME\_DTPS\_MASK                   (0xC0U)}}
\DoxyCodeLine{6532 \textcolor{preprocessor}{\#define FTM\_DEADTIME\_DTPS\_SHIFT                  (6U)}}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define FTM\_DEADTIME\_DTPS(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_DEADTIME\_DTPS\_SHIFT)) \& FTM\_DEADTIME\_DTPS\_MASK)}}
\DoxyCodeLine{6534 }
\DoxyCodeLine{6536 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH2TRIG\_MASK                 (0x1U)}}
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH2TRIG\_SHIFT                (0U)}}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH2TRIG(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_CH2TRIG\_SHIFT)) \& FTM\_EXTTRIG\_CH2TRIG\_MASK)}}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH3TRIG\_MASK                 (0x2U)}}
\DoxyCodeLine{6540 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH3TRIG\_SHIFT                (1U)}}
\DoxyCodeLine{6541 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH3TRIG(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_CH3TRIG\_SHIFT)) \& FTM\_EXTTRIG\_CH3TRIG\_MASK)}}
\DoxyCodeLine{6542 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH4TRIG\_MASK                 (0x4U)}}
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH4TRIG\_SHIFT                (2U)}}
\DoxyCodeLine{6544 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH4TRIG(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_CH4TRIG\_SHIFT)) \& FTM\_EXTTRIG\_CH4TRIG\_MASK)}}
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH5TRIG\_MASK                 (0x8U)}}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH5TRIG\_SHIFT                (3U)}}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH5TRIG(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_CH5TRIG\_SHIFT)) \& FTM\_EXTTRIG\_CH5TRIG\_MASK)}}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH0TRIG\_MASK                 (0x10U)}}
\DoxyCodeLine{6549 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH0TRIG\_SHIFT                (4U)}}
\DoxyCodeLine{6550 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH0TRIG(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_CH0TRIG\_SHIFT)) \& FTM\_EXTTRIG\_CH0TRIG\_MASK)}}
\DoxyCodeLine{6551 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH1TRIG\_MASK                 (0x20U)}}
\DoxyCodeLine{6552 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH1TRIG\_SHIFT                (5U)}}
\DoxyCodeLine{6553 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_CH1TRIG(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_CH1TRIG\_SHIFT)) \& FTM\_EXTTRIG\_CH1TRIG\_MASK)}}
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_INITTRIGEN\_MASK              (0x40U)}}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_INITTRIGEN\_SHIFT             (6U)}}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_INITTRIGEN(x)                (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_INITTRIGEN\_SHIFT)) \& FTM\_EXTTRIG\_INITTRIGEN\_MASK)}}
\DoxyCodeLine{6557 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_TRIGF\_MASK                   (0x80U)}}
\DoxyCodeLine{6558 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_TRIGF\_SHIFT                  (7U)}}
\DoxyCodeLine{6559 \textcolor{preprocessor}{\#define FTM\_EXTTRIG\_TRIGF(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_EXTTRIG\_TRIGF\_SHIFT)) \& FTM\_EXTTRIG\_TRIGF\_MASK)}}
\DoxyCodeLine{6560 }
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define FTM\_POL\_POL0\_MASK                        (0x1U)}}
\DoxyCodeLine{6563 \textcolor{preprocessor}{\#define FTM\_POL\_POL0\_SHIFT                       (0U)}}
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define FTM\_POL\_POL0(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL0\_SHIFT)) \& FTM\_POL\_POL0\_MASK)}}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define FTM\_POL\_POL1\_MASK                        (0x2U)}}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define FTM\_POL\_POL1\_SHIFT                       (1U)}}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define FTM\_POL\_POL1(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL1\_SHIFT)) \& FTM\_POL\_POL1\_MASK)}}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define FTM\_POL\_POL2\_MASK                        (0x4U)}}
\DoxyCodeLine{6569 \textcolor{preprocessor}{\#define FTM\_POL\_POL2\_SHIFT                       (2U)}}
\DoxyCodeLine{6570 \textcolor{preprocessor}{\#define FTM\_POL\_POL2(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL2\_SHIFT)) \& FTM\_POL\_POL2\_MASK)}}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define FTM\_POL\_POL3\_MASK                        (0x8U)}}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define FTM\_POL\_POL3\_SHIFT                       (3U)}}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define FTM\_POL\_POL3(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL3\_SHIFT)) \& FTM\_POL\_POL3\_MASK)}}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define FTM\_POL\_POL4\_MASK                        (0x10U)}}
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define FTM\_POL\_POL4\_SHIFT                       (4U)}}
\DoxyCodeLine{6576 \textcolor{preprocessor}{\#define FTM\_POL\_POL4(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL4\_SHIFT)) \& FTM\_POL\_POL4\_MASK)}}
\DoxyCodeLine{6577 \textcolor{preprocessor}{\#define FTM\_POL\_POL5\_MASK                        (0x20U)}}
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define FTM\_POL\_POL5\_SHIFT                       (5U)}}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define FTM\_POL\_POL5(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL5\_SHIFT)) \& FTM\_POL\_POL5\_MASK)}}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define FTM\_POL\_POL6\_MASK                        (0x40U)}}
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define FTM\_POL\_POL6\_SHIFT                       (6U)}}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define FTM\_POL\_POL6(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL6\_SHIFT)) \& FTM\_POL\_POL6\_MASK)}}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define FTM\_POL\_POL7\_MASK                        (0x80U)}}
\DoxyCodeLine{6584 \textcolor{preprocessor}{\#define FTM\_POL\_POL7\_SHIFT                       (7U)}}
\DoxyCodeLine{6585 \textcolor{preprocessor}{\#define FTM\_POL\_POL7(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_POL\_POL7\_SHIFT)) \& FTM\_POL\_POL7\_MASK)}}
\DoxyCodeLine{6586 }
\DoxyCodeLine{6588 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF0\_MASK                     (0x1U)}}
\DoxyCodeLine{6589 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF0\_SHIFT                    (0U)}}
\DoxyCodeLine{6590 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF0(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_FAULTF0\_SHIFT)) \& FTM\_FMS\_FAULTF0\_MASK)}}
\DoxyCodeLine{6591 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF1\_MASK                     (0x2U)}}
\DoxyCodeLine{6592 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF1\_SHIFT                    (1U)}}
\DoxyCodeLine{6593 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF1(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_FAULTF1\_SHIFT)) \& FTM\_FMS\_FAULTF1\_MASK)}}
\DoxyCodeLine{6594 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF2\_MASK                     (0x4U)}}
\DoxyCodeLine{6595 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF2\_SHIFT                    (2U)}}
\DoxyCodeLine{6596 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF2(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_FAULTF2\_SHIFT)) \& FTM\_FMS\_FAULTF2\_MASK)}}
\DoxyCodeLine{6597 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF3\_MASK                     (0x8U)}}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF3\_SHIFT                    (3U)}}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF3(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_FAULTF3\_SHIFT)) \& FTM\_FMS\_FAULTF3\_MASK)}}
\DoxyCodeLine{6600 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTIN\_MASK                     (0x20U)}}
\DoxyCodeLine{6601 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTIN\_SHIFT                    (5U)}}
\DoxyCodeLine{6602 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTIN(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_FAULTIN\_SHIFT)) \& FTM\_FMS\_FAULTIN\_MASK)}}
\DoxyCodeLine{6603 \textcolor{preprocessor}{\#define FTM\_FMS\_WPEN\_MASK                        (0x40U)}}
\DoxyCodeLine{6604 \textcolor{preprocessor}{\#define FTM\_FMS\_WPEN\_SHIFT                       (6U)}}
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define FTM\_FMS\_WPEN(x)                          (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_WPEN\_SHIFT)) \& FTM\_FMS\_WPEN\_MASK)}}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF\_MASK                      (0x80U)}}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF\_SHIFT                     (7U)}}
\DoxyCodeLine{6608 \textcolor{preprocessor}{\#define FTM\_FMS\_FAULTF(x)                        (((uint32\_t)(((uint32\_t)(x)) << FTM\_FMS\_FAULTF\_SHIFT)) \& FTM\_FMS\_FAULTF\_MASK)}}
\DoxyCodeLine{6609 }
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH0FVAL\_MASK                  (0xFU)}}
\DoxyCodeLine{6612 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH0FVAL\_SHIFT                 (0U)}}
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH0FVAL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FILTER\_CH0FVAL\_SHIFT)) \& FTM\_FILTER\_CH0FVAL\_MASK)}}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH1FVAL\_MASK                  (0xF0U)}}
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH1FVAL\_SHIFT                 (4U)}}
\DoxyCodeLine{6616 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH1FVAL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FILTER\_CH1FVAL\_SHIFT)) \& FTM\_FILTER\_CH1FVAL\_MASK)}}
\DoxyCodeLine{6617 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH2FVAL\_MASK                  (0xF00U)}}
\DoxyCodeLine{6618 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH2FVAL\_SHIFT                 (8U)}}
\DoxyCodeLine{6619 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH2FVAL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FILTER\_CH2FVAL\_SHIFT)) \& FTM\_FILTER\_CH2FVAL\_MASK)}}
\DoxyCodeLine{6620 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH3FVAL\_MASK                  (0xF000U)}}
\DoxyCodeLine{6621 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH3FVAL\_SHIFT                 (12U)}}
\DoxyCodeLine{6622 \textcolor{preprocessor}{\#define FTM\_FILTER\_CH3FVAL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FILTER\_CH3FVAL\_SHIFT)) \& FTM\_FILTER\_CH3FVAL\_MASK)}}
\DoxyCodeLine{6623 }
\DoxyCodeLine{6625 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT0EN\_MASK                (0x1U)}}
\DoxyCodeLine{6626 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT0EN\_SHIFT               (0U)}}
\DoxyCodeLine{6627 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT0EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FAULT0EN\_SHIFT)) \& FTM\_FLTCTRL\_FAULT0EN\_MASK)}}
\DoxyCodeLine{6628 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT1EN\_MASK                (0x2U)}}
\DoxyCodeLine{6629 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT1EN\_SHIFT               (1U)}}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT1EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FAULT1EN\_SHIFT)) \& FTM\_FLTCTRL\_FAULT1EN\_MASK)}}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT2EN\_MASK                (0x4U)}}
\DoxyCodeLine{6632 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT2EN\_SHIFT               (2U)}}
\DoxyCodeLine{6633 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT2EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FAULT2EN\_SHIFT)) \& FTM\_FLTCTRL\_FAULT2EN\_MASK)}}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT3EN\_MASK                (0x8U)}}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT3EN\_SHIFT               (3U)}}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FAULT3EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FAULT3EN\_SHIFT)) \& FTM\_FLTCTRL\_FAULT3EN\_MASK)}}
\DoxyCodeLine{6637 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR0EN\_MASK                (0x10U)}}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR0EN\_SHIFT               (4U)}}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR0EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FFLTR0EN\_SHIFT)) \& FTM\_FLTCTRL\_FFLTR0EN\_MASK)}}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR1EN\_MASK                (0x20U)}}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR1EN\_SHIFT               (5U)}}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR1EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FFLTR1EN\_SHIFT)) \& FTM\_FLTCTRL\_FFLTR1EN\_MASK)}}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR2EN\_MASK                (0x40U)}}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR2EN\_SHIFT               (6U)}}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR2EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FFLTR2EN\_SHIFT)) \& FTM\_FLTCTRL\_FFLTR2EN\_MASK)}}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR3EN\_MASK                (0x80U)}}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR3EN\_SHIFT               (7U)}}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFLTR3EN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FFLTR3EN\_SHIFT)) \& FTM\_FLTCTRL\_FFLTR3EN\_MASK)}}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFVAL\_MASK                   (0xF00U)}}
\DoxyCodeLine{6650 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFVAL\_SHIFT                  (8U)}}
\DoxyCodeLine{6651 \textcolor{preprocessor}{\#define FTM\_FLTCTRL\_FFVAL(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTCTRL\_FFVAL\_SHIFT)) \& FTM\_FLTCTRL\_FFVAL\_MASK)}}
\DoxyCodeLine{6652 }
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADEN\_MASK                   (0x1U)}}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADEN\_SHIFT                  (0U)}}
\DoxyCodeLine{6656 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADEN(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_QUADEN\_SHIFT)) \& FTM\_QDCTRL\_QUADEN\_MASK)}}
\DoxyCodeLine{6657 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_TOFDIR\_MASK                   (0x2U)}}
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_TOFDIR\_SHIFT                  (1U)}}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_TOFDIR(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_TOFDIR\_SHIFT)) \& FTM\_QDCTRL\_TOFDIR\_MASK)}}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADIR\_MASK                   (0x4U)}}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADIR\_SHIFT                  (2U)}}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADIR(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_QUADIR\_SHIFT)) \& FTM\_QDCTRL\_QUADIR\_MASK)}}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADMODE\_MASK                 (0x8U)}}
\DoxyCodeLine{6664 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADMODE\_SHIFT                (3U)}}
\DoxyCodeLine{6665 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_QUADMODE(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_QUADMODE\_SHIFT)) \& FTM\_QDCTRL\_QUADMODE\_MASK)}}
\DoxyCodeLine{6666 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHBPOL\_MASK                   (0x10U)}}
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHBPOL\_SHIFT                  (4U)}}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHBPOL(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_PHBPOL\_SHIFT)) \& FTM\_QDCTRL\_PHBPOL\_MASK)}}
\DoxyCodeLine{6669 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHAPOL\_MASK                   (0x20U)}}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHAPOL\_SHIFT                  (5U)}}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHAPOL(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_PHAPOL\_SHIFT)) \& FTM\_QDCTRL\_PHAPOL\_MASK)}}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHBFLTREN\_MASK                (0x40U)}}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHBFLTREN\_SHIFT               (6U)}}
\DoxyCodeLine{6674 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHBFLTREN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_PHBFLTREN\_SHIFT)) \& FTM\_QDCTRL\_PHBFLTREN\_MASK)}}
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHAFLTREN\_MASK                (0x80U)}}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHAFLTREN\_SHIFT               (7U)}}
\DoxyCodeLine{6677 \textcolor{preprocessor}{\#define FTM\_QDCTRL\_PHAFLTREN(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_QDCTRL\_PHAFLTREN\_SHIFT)) \& FTM\_QDCTRL\_PHAFLTREN\_MASK)}}
\DoxyCodeLine{6678 }
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define FTM\_CONF\_NUMTOF\_MASK                     (0x1FU)}}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define FTM\_CONF\_NUMTOF\_SHIFT                    (0U)}}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define FTM\_CONF\_NUMTOF(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_CONF\_NUMTOF\_SHIFT)) \& FTM\_CONF\_NUMTOF\_MASK)}}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define FTM\_CONF\_BDMMODE\_MASK                    (0xC0U)}}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define FTM\_CONF\_BDMMODE\_SHIFT                   (6U)}}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define FTM\_CONF\_BDMMODE(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_CONF\_BDMMODE\_SHIFT)) \& FTM\_CONF\_BDMMODE\_MASK)}}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define FTM\_CONF\_GTBEEN\_MASK                     (0x200U)}}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define FTM\_CONF\_GTBEEN\_SHIFT                    (9U)}}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define FTM\_CONF\_GTBEEN(x)                       (((uint32\_t)(((uint32\_t)(x)) << FTM\_CONF\_GTBEEN\_SHIFT)) \& FTM\_CONF\_GTBEEN\_MASK)}}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define FTM\_CONF\_GTBEOUT\_MASK                    (0x400U)}}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define FTM\_CONF\_GTBEOUT\_SHIFT                   (10U)}}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define FTM\_CONF\_GTBEOUT(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_CONF\_GTBEOUT\_SHIFT)) \& FTM\_CONF\_GTBEOUT\_MASK)}}
\DoxyCodeLine{6692 }
\DoxyCodeLine{6694 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT0POL\_MASK                  (0x1U)}}
\DoxyCodeLine{6695 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT0POL\_SHIFT                 (0U)}}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT0POL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTPOL\_FLT0POL\_SHIFT)) \& FTM\_FLTPOL\_FLT0POL\_MASK)}}
\DoxyCodeLine{6697 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT1POL\_MASK                  (0x2U)}}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT1POL\_SHIFT                 (1U)}}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT1POL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTPOL\_FLT1POL\_SHIFT)) \& FTM\_FLTPOL\_FLT1POL\_MASK)}}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT2POL\_MASK                  (0x4U)}}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT2POL\_SHIFT                 (2U)}}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT2POL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTPOL\_FLT2POL\_SHIFT)) \& FTM\_FLTPOL\_FLT2POL\_MASK)}}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT3POL\_MASK                  (0x8U)}}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT3POL\_SHIFT                 (3U)}}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define FTM\_FLTPOL\_FLT3POL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_FLTPOL\_FLT3POL\_SHIFT)) \& FTM\_FLTPOL\_FLT3POL\_MASK)}}
\DoxyCodeLine{6706 }
\DoxyCodeLine{6708 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWTRIGMODE\_MASK              (0x1U)}}
\DoxyCodeLine{6709 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWTRIGMODE\_SHIFT             (0U)}}
\DoxyCodeLine{6710 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWTRIGMODE(x)                (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_HWTRIGMODE\_SHIFT)) \& FTM\_SYNCONF\_HWTRIGMODE\_MASK)}}
\DoxyCodeLine{6711 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_CNTINC\_MASK                  (0x4U)}}
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_CNTINC\_SHIFT                 (2U)}}
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_CNTINC(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_CNTINC\_SHIFT)) \& FTM\_SYNCONF\_CNTINC\_MASK)}}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_INVC\_MASK                    (0x10U)}}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_INVC\_SHIFT                   (4U)}}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_INVC(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_INVC\_SHIFT)) \& FTM\_SYNCONF\_INVC\_MASK)}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWOC\_MASK                    (0x20U)}}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWOC\_SHIFT                   (5U)}}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWOC(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SWOC\_SHIFT)) \& FTM\_SYNCONF\_SWOC\_MASK)}}
\DoxyCodeLine{6720 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SYNCMODE\_MASK                (0x80U)}}
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SYNCMODE\_SHIFT               (7U)}}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SYNCMODE(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SYNCMODE\_SHIFT)) \& FTM\_SYNCONF\_SYNCMODE\_MASK)}}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWRSTCNT\_MASK                (0x100U)}}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWRSTCNT\_SHIFT               (8U)}}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWRSTCNT(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SWRSTCNT\_SHIFT)) \& FTM\_SYNCONF\_SWRSTCNT\_MASK)}}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWWRBUF\_MASK                 (0x200U)}}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWWRBUF\_SHIFT                (9U)}}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWWRBUF(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SWWRBUF\_SHIFT)) \& FTM\_SYNCONF\_SWWRBUF\_MASK)}}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWOM\_MASK                    (0x400U)}}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWOM\_SHIFT                   (10U)}}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWOM(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SWOM\_SHIFT)) \& FTM\_SYNCONF\_SWOM\_MASK)}}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWINVC\_MASK                  (0x800U)}}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWINVC\_SHIFT                 (11U)}}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWINVC(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SWINVC\_SHIFT)) \& FTM\_SYNCONF\_SWINVC\_MASK)}}
\DoxyCodeLine{6735 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWSOC\_MASK                   (0x1000U)}}
\DoxyCodeLine{6736 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWSOC\_SHIFT                  (12U)}}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_SWSOC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_SWSOC\_SHIFT)) \& FTM\_SYNCONF\_SWSOC\_MASK)}}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWRSTCNT\_MASK                (0x10000U)}}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWRSTCNT\_SHIFT               (16U)}}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWRSTCNT(x)                  (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_HWRSTCNT\_SHIFT)) \& FTM\_SYNCONF\_HWRSTCNT\_MASK)}}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWWRBUF\_MASK                 (0x20000U)}}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWWRBUF\_SHIFT                (17U)}}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWWRBUF(x)                   (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_HWWRBUF\_SHIFT)) \& FTM\_SYNCONF\_HWWRBUF\_MASK)}}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWOM\_MASK                    (0x40000U)}}
\DoxyCodeLine{6745 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWOM\_SHIFT                   (18U)}}
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWOM(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_HWOM\_SHIFT)) \& FTM\_SYNCONF\_HWOM\_MASK)}}
\DoxyCodeLine{6747 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWINVC\_MASK                  (0x80000U)}}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWINVC\_SHIFT                 (19U)}}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWINVC(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_HWINVC\_SHIFT)) \& FTM\_SYNCONF\_HWINVC\_MASK)}}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWSOC\_MASK                   (0x100000U)}}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWSOC\_SHIFT                  (20U)}}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define FTM\_SYNCONF\_HWSOC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SYNCONF\_HWSOC\_SHIFT)) \& FTM\_SYNCONF\_HWSOC\_MASK)}}
\DoxyCodeLine{6753 }
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV0EN\_MASK                  (0x1U)}}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV0EN\_SHIFT                 (0U)}}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV0EN(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_INVCTRL\_INV0EN\_SHIFT)) \& FTM\_INVCTRL\_INV0EN\_MASK)}}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV1EN\_MASK                  (0x2U)}}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV1EN\_SHIFT                 (1U)}}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV1EN(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_INVCTRL\_INV1EN\_SHIFT)) \& FTM\_INVCTRL\_INV1EN\_MASK)}}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV2EN\_MASK                  (0x4U)}}
\DoxyCodeLine{6762 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV2EN\_SHIFT                 (2U)}}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV2EN(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_INVCTRL\_INV2EN\_SHIFT)) \& FTM\_INVCTRL\_INV2EN\_MASK)}}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV3EN\_MASK                  (0x8U)}}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV3EN\_SHIFT                 (3U)}}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define FTM\_INVCTRL\_INV3EN(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_INVCTRL\_INV3EN\_SHIFT)) \& FTM\_INVCTRL\_INV3EN\_MASK)}}
\DoxyCodeLine{6767 }
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH0OC\_MASK                   (0x1U)}}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH0OC\_SHIFT                  (0U)}}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH0OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH0OC\_SHIFT)) \& FTM\_SWOCTRL\_CH0OC\_MASK)}}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH1OC\_MASK                   (0x2U)}}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH1OC\_SHIFT                  (1U)}}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH1OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH1OC\_SHIFT)) \& FTM\_SWOCTRL\_CH1OC\_MASK)}}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH2OC\_MASK                   (0x4U)}}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH2OC\_SHIFT                  (2U)}}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH2OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH2OC\_SHIFT)) \& FTM\_SWOCTRL\_CH2OC\_MASK)}}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH3OC\_MASK                   (0x8U)}}
\DoxyCodeLine{6779 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH3OC\_SHIFT                  (3U)}}
\DoxyCodeLine{6780 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH3OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH3OC\_SHIFT)) \& FTM\_SWOCTRL\_CH3OC\_MASK)}}
\DoxyCodeLine{6781 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH4OC\_MASK                   (0x10U)}}
\DoxyCodeLine{6782 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH4OC\_SHIFT                  (4U)}}
\DoxyCodeLine{6783 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH4OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH4OC\_SHIFT)) \& FTM\_SWOCTRL\_CH4OC\_MASK)}}
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH5OC\_MASK                   (0x20U)}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH5OC\_SHIFT                  (5U)}}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH5OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH5OC\_SHIFT)) \& FTM\_SWOCTRL\_CH5OC\_MASK)}}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH6OC\_MASK                   (0x40U)}}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH6OC\_SHIFT                  (6U)}}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH6OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH6OC\_SHIFT)) \& FTM\_SWOCTRL\_CH6OC\_MASK)}}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH7OC\_MASK                   (0x80U)}}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH7OC\_SHIFT                  (7U)}}
\DoxyCodeLine{6792 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH7OC(x)                     (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH7OC\_SHIFT)) \& FTM\_SWOCTRL\_CH7OC\_MASK)}}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH0OCV\_MASK                  (0x100U)}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH0OCV\_SHIFT                 (8U)}}
\DoxyCodeLine{6795 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH0OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH0OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH0OCV\_MASK)}}
\DoxyCodeLine{6796 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH1OCV\_MASK                  (0x200U)}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH1OCV\_SHIFT                 (9U)}}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH1OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH1OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH1OCV\_MASK)}}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH2OCV\_MASK                  (0x400U)}}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH2OCV\_SHIFT                 (10U)}}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH2OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH2OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH2OCV\_MASK)}}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH3OCV\_MASK                  (0x800U)}}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH3OCV\_SHIFT                 (11U)}}
\DoxyCodeLine{6804 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH3OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH3OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH3OCV\_MASK)}}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH4OCV\_MASK                  (0x1000U)}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH4OCV\_SHIFT                 (12U)}}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH4OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH4OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH4OCV\_MASK)}}
\DoxyCodeLine{6808 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH5OCV\_MASK                  (0x2000U)}}
\DoxyCodeLine{6809 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH5OCV\_SHIFT                 (13U)}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH5OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH5OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH5OCV\_MASK)}}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH6OCV\_MASK                  (0x4000U)}}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH6OCV\_SHIFT                 (14U)}}
\DoxyCodeLine{6813 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH6OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH6OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH6OCV\_MASK)}}
\DoxyCodeLine{6814 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH7OCV\_MASK                  (0x8000U)}}
\DoxyCodeLine{6815 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH7OCV\_SHIFT                 (15U)}}
\DoxyCodeLine{6816 \textcolor{preprocessor}{\#define FTM\_SWOCTRL\_CH7OCV(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_SWOCTRL\_CH7OCV\_SHIFT)) \& FTM\_SWOCTRL\_CH7OCV\_MASK)}}
\DoxyCodeLine{6817 }
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH0SEL\_MASK                  (0x1U)}}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH0SEL\_SHIFT                 (0U)}}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH0SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH0SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH0SEL\_MASK)}}
\DoxyCodeLine{6822 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH1SEL\_MASK                  (0x2U)}}
\DoxyCodeLine{6823 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH1SEL\_SHIFT                 (1U)}}
\DoxyCodeLine{6824 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH1SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH1SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH1SEL\_MASK)}}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH2SEL\_MASK                  (0x4U)}}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH2SEL\_SHIFT                 (2U)}}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH2SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH2SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH2SEL\_MASK)}}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH3SEL\_MASK                  (0x8U)}}
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH3SEL\_SHIFT                 (3U)}}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH3SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH3SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH3SEL\_MASK)}}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH4SEL\_MASK                  (0x10U)}}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH4SEL\_SHIFT                 (4U)}}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH4SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH4SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH4SEL\_MASK)}}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH5SEL\_MASK                  (0x20U)}}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH5SEL\_SHIFT                 (5U)}}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH5SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH5SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH5SEL\_MASK)}}
\DoxyCodeLine{6837 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH6SEL\_MASK                  (0x40U)}}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH6SEL\_SHIFT                 (6U)}}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH6SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH6SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH6SEL\_MASK)}}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH7SEL\_MASK                  (0x80U)}}
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH7SEL\_SHIFT                 (7U)}}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_CH7SEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_CH7SEL\_SHIFT)) \& FTM\_PWMLOAD\_CH7SEL\_MASK)}}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_LDOK\_MASK                    (0x200U)}}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_LDOK\_SHIFT                   (9U)}}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define FTM\_PWMLOAD\_LDOK(x)                      (((uint32\_t)(((uint32\_t)(x)) << FTM\_PWMLOAD\_LDOK\_SHIFT)) \& FTM\_PWMLOAD\_LDOK\_MASK)}}
\DoxyCodeLine{6846 }
\DoxyCodeLine{6847  \textcolor{comment}{/* end of group FTM\_Register\_Masks */}}
\DoxyCodeLine{6851 }
\DoxyCodeLine{6852 }
\DoxyCodeLine{6853 \textcolor{comment}{/* FTM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{6855 \textcolor{preprocessor}{\#define FTM0\_BASE                                (0x40038000u)}}
\DoxyCodeLine{6857 \textcolor{preprocessor}{\#define FTM0                                     ((FTM\_Type *)FTM0\_BASE)}}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#define FTM1\_BASE                                (0x40039000u)}}
\DoxyCodeLine{6861 \textcolor{preprocessor}{\#define FTM1                                     ((FTM\_Type *)FTM1\_BASE)}}
\DoxyCodeLine{6863 \textcolor{preprocessor}{\#define FTM2\_BASE                                (0x4003A000u)}}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define FTM2                                     ((FTM\_Type *)FTM2\_BASE)}}
\DoxyCodeLine{6867 \textcolor{preprocessor}{\#define FTM3\_BASE                                (0x400B9000u)}}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#define FTM3                                     ((FTM\_Type *)FTM3\_BASE)}}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define FTM\_BASE\_ADDRS                           \{ FTM0\_BASE, FTM1\_BASE, FTM2\_BASE, FTM3\_BASE \}}}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#define FTM\_BASE\_PTRS                            \{ FTM0, FTM1, FTM2, FTM3 \}}}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#define FTM\_IRQS                                 \{ FTM0\_IRQn, FTM1\_IRQn, FTM2\_IRQn, FTM3\_IRQn \}}}
\DoxyCodeLine{6876  \textcolor{comment}{/* end of group FTM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{6880 }
\DoxyCodeLine{6881 }
\DoxyCodeLine{6882 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{6883 \textcolor{comment}{   -\/-\/ GPIO Peripheral Access Layer}}
\DoxyCodeLine{6884 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{6885 }
\DoxyCodeLine{6892 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{6893   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}{PDOR}};                              }
\DoxyCodeLine{6894   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}{PSOR}};                              }
\DoxyCodeLine{6895   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}{PCOR}};                              }
\DoxyCodeLine{6896   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}{PTOR}};                              }
\DoxyCodeLine{6897   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}{PDIR}};                              }
\DoxyCodeLine{6898   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}{PDDR}};                              }
\DoxyCodeLine{6899 \} \mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\_Type}};}
\DoxyCodeLine{6900 }
\DoxyCodeLine{6901 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{6902 \textcolor{comment}{   -\/-\/ GPIO Register Masks}}
\DoxyCodeLine{6903 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{6904 }
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define GPIO\_PDOR\_PDO\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define GPIO\_PDOR\_PDO\_SHIFT                      (0U)}}
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define GPIO\_PDOR\_PDO(x)                         (((uint32\_t)(((uint32\_t)(x)) << GPIO\_PDOR\_PDO\_SHIFT)) \& GPIO\_PDOR\_PDO\_MASK)}}
\DoxyCodeLine{6914 }
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define GPIO\_PSOR\_PTSO\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define GPIO\_PSOR\_PTSO\_SHIFT                     (0U)}}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define GPIO\_PSOR\_PTSO(x)                        (((uint32\_t)(((uint32\_t)(x)) << GPIO\_PSOR\_PTSO\_SHIFT)) \& GPIO\_PSOR\_PTSO\_MASK)}}
\DoxyCodeLine{6919 }
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define GPIO\_PCOR\_PTCO\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#define GPIO\_PCOR\_PTCO\_SHIFT                     (0U)}}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define GPIO\_PCOR\_PTCO(x)                        (((uint32\_t)(((uint32\_t)(x)) << GPIO\_PCOR\_PTCO\_SHIFT)) \& GPIO\_PCOR\_PTCO\_MASK)}}
\DoxyCodeLine{6924 }
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define GPIO\_PTOR\_PTTO\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define GPIO\_PTOR\_PTTO\_SHIFT                     (0U)}}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#define GPIO\_PTOR\_PTTO(x)                        (((uint32\_t)(((uint32\_t)(x)) << GPIO\_PTOR\_PTTO\_SHIFT)) \& GPIO\_PTOR\_PTTO\_MASK)}}
\DoxyCodeLine{6929 }
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#define GPIO\_PDIR\_PDI\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define GPIO\_PDIR\_PDI\_SHIFT                      (0U)}}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#define GPIO\_PDIR\_PDI(x)                         (((uint32\_t)(((uint32\_t)(x)) << GPIO\_PDIR\_PDI\_SHIFT)) \& GPIO\_PDIR\_PDI\_MASK)}}
\DoxyCodeLine{6934 }
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define GPIO\_PDDR\_PDD\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define GPIO\_PDDR\_PDD\_SHIFT                      (0U)}}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define GPIO\_PDDR\_PDD(x)                         (((uint32\_t)(((uint32\_t)(x)) << GPIO\_PDDR\_PDD\_SHIFT)) \& GPIO\_PDDR\_PDD\_MASK)}}
\DoxyCodeLine{6939 }
\DoxyCodeLine{6940  \textcolor{comment}{/* end of group GPIO\_Register\_Masks */}}
\DoxyCodeLine{6944 }
\DoxyCodeLine{6945 }
\DoxyCodeLine{6946 \textcolor{comment}{/* GPIO -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{6948 \textcolor{preprocessor}{\#define GPIOA\_BASE                               (0x400FF000u)}}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define GPIOA                                    ((GPIO\_Type *)GPIOA\_BASE)}}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#define GPIOB\_BASE                               (0x400FF040u)}}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define GPIOB                                    ((GPIO\_Type *)GPIOB\_BASE)}}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define GPIOC\_BASE                               (0x400FF080u)}}
\DoxyCodeLine{6958 \textcolor{preprocessor}{\#define GPIOC                                    ((GPIO\_Type *)GPIOC\_BASE)}}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define GPIOD\_BASE                               (0x400FF0C0u)}}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#define GPIOD                                    ((GPIO\_Type *)GPIOD\_BASE)}}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#define GPIOE\_BASE                               (0x400FF100u)}}
\DoxyCodeLine{6966 \textcolor{preprocessor}{\#define GPIOE                                    ((GPIO\_Type *)GPIOE\_BASE)}}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#define GPIO\_BASE\_ADDRS                          \{ GPIOA\_BASE, GPIOB\_BASE, GPIOC\_BASE, GPIOD\_BASE, GPIOE\_BASE \}}}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define GPIO\_BASE\_PTRS                           \{ GPIOA, GPIOB, GPIOC, GPIOD, GPIOE \}}}
\DoxyCodeLine{6971  \textcolor{comment}{/* end of group GPIO\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{6975 }
\DoxyCodeLine{6976 }
\DoxyCodeLine{6977 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{6978 \textcolor{comment}{   -\/-\/ I2C Peripheral Access Layer}}
\DoxyCodeLine{6979 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{6980 }
\DoxyCodeLine{6987 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{6988   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}{A1}};                                 }
\DoxyCodeLine{6989   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}{F}};                                  }
\DoxyCodeLine{6990   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}};                                 }
\DoxyCodeLine{6991   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}};                                  }
\DoxyCodeLine{6992   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}};                                  }
\DoxyCodeLine{6993   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}};                                 }
\DoxyCodeLine{6994   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}{FLT}};                                }
\DoxyCodeLine{6995   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}{RA}};                                 }
\DoxyCodeLine{6996   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}{SMB}};                                }
\DoxyCodeLine{6997   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}{A2}};                                 }
\DoxyCodeLine{6998   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}{SLTH}};                               }
\DoxyCodeLine{6999   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}{SLTL}};                               }
\DoxyCodeLine{7000 \} \mbox{\hyperlink{struct_i2_c___type}{I2C\_Type}};}
\DoxyCodeLine{7001 }
\DoxyCodeLine{7002 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7003 \textcolor{comment}{   -\/-\/ I2C Register Masks}}
\DoxyCodeLine{7004 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7005 }
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#define I2C\_A1\_AD\_MASK                           (0xFEU)}}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#define I2C\_A1\_AD\_SHIFT                          (1U)}}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define I2C\_A1\_AD(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_A1\_AD\_SHIFT)) \& I2C\_A1\_AD\_MASK)}}
\DoxyCodeLine{7015 }
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#define I2C\_F\_ICR\_MASK                           (0x3FU)}}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define I2C\_F\_ICR\_SHIFT                          (0U)}}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#define I2C\_F\_ICR(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_F\_ICR\_SHIFT)) \& I2C\_F\_ICR\_MASK)}}
\DoxyCodeLine{7020 \textcolor{preprocessor}{\#define I2C\_F\_MULT\_MASK                          (0xC0U)}}
\DoxyCodeLine{7021 \textcolor{preprocessor}{\#define I2C\_F\_MULT\_SHIFT                         (6U)}}
\DoxyCodeLine{7022 \textcolor{preprocessor}{\#define I2C\_F\_MULT(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_F\_MULT\_SHIFT)) \& I2C\_F\_MULT\_MASK)}}
\DoxyCodeLine{7023 }
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#define I2C\_C1\_DMAEN\_MASK                        (0x1U)}}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define I2C\_C1\_DMAEN\_SHIFT                       (0U)}}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define I2C\_C1\_DMAEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_DMAEN\_SHIFT)) \& I2C\_C1\_DMAEN\_MASK)}}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#define I2C\_C1\_WUEN\_MASK                         (0x2U)}}
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#define I2C\_C1\_WUEN\_SHIFT                        (1U)}}
\DoxyCodeLine{7030 \textcolor{preprocessor}{\#define I2C\_C1\_WUEN(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_WUEN\_SHIFT)) \& I2C\_C1\_WUEN\_MASK)}}
\DoxyCodeLine{7031 \textcolor{preprocessor}{\#define I2C\_C1\_RSTA\_MASK                         (0x4U)}}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define I2C\_C1\_RSTA\_SHIFT                        (2U)}}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define I2C\_C1\_RSTA(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_RSTA\_SHIFT)) \& I2C\_C1\_RSTA\_MASK)}}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#define I2C\_C1\_TXAK\_MASK                         (0x8U)}}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#define I2C\_C1\_TXAK\_SHIFT                        (3U)}}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define I2C\_C1\_TXAK(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_TXAK\_SHIFT)) \& I2C\_C1\_TXAK\_MASK)}}
\DoxyCodeLine{7037 \textcolor{preprocessor}{\#define I2C\_C1\_TX\_MASK                           (0x10U)}}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define I2C\_C1\_TX\_SHIFT                          (4U)}}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define I2C\_C1\_TX(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_TX\_SHIFT)) \& I2C\_C1\_TX\_MASK)}}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define I2C\_C1\_MST\_MASK                          (0x20U)}}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#define I2C\_C1\_MST\_SHIFT                         (5U)}}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define I2C\_C1\_MST(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_MST\_SHIFT)) \& I2C\_C1\_MST\_MASK)}}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#define I2C\_C1\_IICIE\_MASK                        (0x40U)}}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#define I2C\_C1\_IICIE\_SHIFT                       (6U)}}
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define I2C\_C1\_IICIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_IICIE\_SHIFT)) \& I2C\_C1\_IICIE\_MASK)}}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#define I2C\_C1\_IICEN\_MASK                        (0x80U)}}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#define I2C\_C1\_IICEN\_SHIFT                       (7U)}}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define I2C\_C1\_IICEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_C1\_IICEN\_SHIFT)) \& I2C\_C1\_IICEN\_MASK)}}
\DoxyCodeLine{7049 }
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define I2C\_S\_RXAK\_MASK                          (0x1U)}}
\DoxyCodeLine{7052 \textcolor{preprocessor}{\#define I2C\_S\_RXAK\_SHIFT                         (0U)}}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#define I2C\_S\_RXAK(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_RXAK\_SHIFT)) \& I2C\_S\_RXAK\_MASK)}}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define I2C\_S\_IICIF\_MASK                         (0x2U)}}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define I2C\_S\_IICIF\_SHIFT                        (1U)}}
\DoxyCodeLine{7056 \textcolor{preprocessor}{\#define I2C\_S\_IICIF(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_IICIF\_SHIFT)) \& I2C\_S\_IICIF\_MASK)}}
\DoxyCodeLine{7057 \textcolor{preprocessor}{\#define I2C\_S\_SRW\_MASK                           (0x4U)}}
\DoxyCodeLine{7058 \textcolor{preprocessor}{\#define I2C\_S\_SRW\_SHIFT                          (2U)}}
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define I2C\_S\_SRW(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_SRW\_SHIFT)) \& I2C\_S\_SRW\_MASK)}}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define I2C\_S\_RAM\_MASK                           (0x8U)}}
\DoxyCodeLine{7061 \textcolor{preprocessor}{\#define I2C\_S\_RAM\_SHIFT                          (3U)}}
\DoxyCodeLine{7062 \textcolor{preprocessor}{\#define I2C\_S\_RAM(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_RAM\_SHIFT)) \& I2C\_S\_RAM\_MASK)}}
\DoxyCodeLine{7063 \textcolor{preprocessor}{\#define I2C\_S\_ARBL\_MASK                          (0x10U)}}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define I2C\_S\_ARBL\_SHIFT                         (4U)}}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define I2C\_S\_ARBL(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_ARBL\_SHIFT)) \& I2C\_S\_ARBL\_MASK)}}
\DoxyCodeLine{7066 \textcolor{preprocessor}{\#define I2C\_S\_BUSY\_MASK                          (0x20U)}}
\DoxyCodeLine{7067 \textcolor{preprocessor}{\#define I2C\_S\_BUSY\_SHIFT                         (5U)}}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define I2C\_S\_BUSY(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_BUSY\_SHIFT)) \& I2C\_S\_BUSY\_MASK)}}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define I2C\_S\_IAAS\_MASK                          (0x40U)}}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define I2C\_S\_IAAS\_SHIFT                         (6U)}}
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#define I2C\_S\_IAAS(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_IAAS\_SHIFT)) \& I2C\_S\_IAAS\_MASK)}}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define I2C\_S\_TCF\_MASK                           (0x80U)}}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define I2C\_S\_TCF\_SHIFT                          (7U)}}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define I2C\_S\_TCF(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_S\_TCF\_SHIFT)) \& I2C\_S\_TCF\_MASK)}}
\DoxyCodeLine{7075 }
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define I2C\_D\_DATA\_MASK                          (0xFFU)}}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define I2C\_D\_DATA\_SHIFT                         (0U)}}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define I2C\_D\_DATA(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_D\_DATA\_SHIFT)) \& I2C\_D\_DATA\_MASK)}}
\DoxyCodeLine{7080 }
\DoxyCodeLine{7082 \textcolor{preprocessor}{\#define I2C\_C2\_AD\_MASK                           (0x7U)}}
\DoxyCodeLine{7083 \textcolor{preprocessor}{\#define I2C\_C2\_AD\_SHIFT                          (0U)}}
\DoxyCodeLine{7084 \textcolor{preprocessor}{\#define I2C\_C2\_AD(x)                             (((uint8\_t)(((uint8\_t)(x)) << I2C\_C2\_AD\_SHIFT)) \& I2C\_C2\_AD\_MASK)}}
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define I2C\_C2\_RMEN\_MASK                         (0x8U)}}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define I2C\_C2\_RMEN\_SHIFT                        (3U)}}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define I2C\_C2\_RMEN(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_C2\_RMEN\_SHIFT)) \& I2C\_C2\_RMEN\_MASK)}}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define I2C\_C2\_SBRC\_MASK                         (0x10U)}}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define I2C\_C2\_SBRC\_SHIFT                        (4U)}}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define I2C\_C2\_SBRC(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_C2\_SBRC\_SHIFT)) \& I2C\_C2\_SBRC\_MASK)}}
\DoxyCodeLine{7091 \textcolor{preprocessor}{\#define I2C\_C2\_HDRS\_MASK                         (0x20U)}}
\DoxyCodeLine{7092 \textcolor{preprocessor}{\#define I2C\_C2\_HDRS\_SHIFT                        (5U)}}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define I2C\_C2\_HDRS(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_C2\_HDRS\_SHIFT)) \& I2C\_C2\_HDRS\_MASK)}}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define I2C\_C2\_ADEXT\_MASK                        (0x40U)}}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define I2C\_C2\_ADEXT\_SHIFT                       (6U)}}
\DoxyCodeLine{7096 \textcolor{preprocessor}{\#define I2C\_C2\_ADEXT(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_C2\_ADEXT\_SHIFT)) \& I2C\_C2\_ADEXT\_MASK)}}
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#define I2C\_C2\_GCAEN\_MASK                        (0x80U)}}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#define I2C\_C2\_GCAEN\_SHIFT                       (7U)}}
\DoxyCodeLine{7099 \textcolor{preprocessor}{\#define I2C\_C2\_GCAEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_C2\_GCAEN\_SHIFT)) \& I2C\_C2\_GCAEN\_MASK)}}
\DoxyCodeLine{7100 }
\DoxyCodeLine{7102 \textcolor{preprocessor}{\#define I2C\_FLT\_FLT\_MASK                         (0xFU)}}
\DoxyCodeLine{7103 \textcolor{preprocessor}{\#define I2C\_FLT\_FLT\_SHIFT                        (0U)}}
\DoxyCodeLine{7104 \textcolor{preprocessor}{\#define I2C\_FLT\_FLT(x)                           (((uint8\_t)(((uint8\_t)(x)) << I2C\_FLT\_FLT\_SHIFT)) \& I2C\_FLT\_FLT\_MASK)}}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define I2C\_FLT\_STARTF\_MASK                      (0x10U)}}
\DoxyCodeLine{7106 \textcolor{preprocessor}{\#define I2C\_FLT\_STARTF\_SHIFT                     (4U)}}
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#define I2C\_FLT\_STARTF(x)                        (((uint8\_t)(((uint8\_t)(x)) << I2C\_FLT\_STARTF\_SHIFT)) \& I2C\_FLT\_STARTF\_MASK)}}
\DoxyCodeLine{7108 \textcolor{preprocessor}{\#define I2C\_FLT\_SSIE\_MASK                        (0x20U)}}
\DoxyCodeLine{7109 \textcolor{preprocessor}{\#define I2C\_FLT\_SSIE\_SHIFT                       (5U)}}
\DoxyCodeLine{7110 \textcolor{preprocessor}{\#define I2C\_FLT\_SSIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_FLT\_SSIE\_SHIFT)) \& I2C\_FLT\_SSIE\_MASK)}}
\DoxyCodeLine{7111 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPF\_MASK                       (0x40U)}}
\DoxyCodeLine{7112 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPF\_SHIFT                      (6U)}}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define I2C\_FLT\_STOPF(x)                         (((uint8\_t)(((uint8\_t)(x)) << I2C\_FLT\_STOPF\_SHIFT)) \& I2C\_FLT\_STOPF\_MASK)}}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define I2C\_FLT\_SHEN\_MASK                        (0x80U)}}
\DoxyCodeLine{7115 \textcolor{preprocessor}{\#define I2C\_FLT\_SHEN\_SHIFT                       (7U)}}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#define I2C\_FLT\_SHEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_FLT\_SHEN\_SHIFT)) \& I2C\_FLT\_SHEN\_MASK)}}
\DoxyCodeLine{7117 }
\DoxyCodeLine{7119 \textcolor{preprocessor}{\#define I2C\_RA\_RAD\_MASK                          (0xFEU)}}
\DoxyCodeLine{7120 \textcolor{preprocessor}{\#define I2C\_RA\_RAD\_SHIFT                         (1U)}}
\DoxyCodeLine{7121 \textcolor{preprocessor}{\#define I2C\_RA\_RAD(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_RA\_RAD\_SHIFT)) \& I2C\_RA\_RAD\_MASK)}}
\DoxyCodeLine{7122 }
\DoxyCodeLine{7124 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2IE\_MASK                     (0x1U)}}
\DoxyCodeLine{7125 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2IE\_SHIFT                    (0U)}}
\DoxyCodeLine{7126 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2IE(x)                       (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_SHTF2IE\_SHIFT)) \& I2C\_SMB\_SHTF2IE\_MASK)}}
\DoxyCodeLine{7127 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2\_MASK                       (0x2U)}}
\DoxyCodeLine{7128 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2\_SHIFT                      (1U)}}
\DoxyCodeLine{7129 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF2(x)                         (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_SHTF2\_SHIFT)) \& I2C\_SMB\_SHTF2\_MASK)}}
\DoxyCodeLine{7130 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF1\_MASK                       (0x4U)}}
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF1\_SHIFT                      (2U)}}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#define I2C\_SMB\_SHTF1(x)                         (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_SHTF1\_SHIFT)) \& I2C\_SMB\_SHTF1\_MASK)}}
\DoxyCodeLine{7133 \textcolor{preprocessor}{\#define I2C\_SMB\_SLTF\_MASK                        (0x8U)}}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#define I2C\_SMB\_SLTF\_SHIFT                       (3U)}}
\DoxyCodeLine{7135 \textcolor{preprocessor}{\#define I2C\_SMB\_SLTF(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_SLTF\_SHIFT)) \& I2C\_SMB\_SLTF\_MASK)}}
\DoxyCodeLine{7136 \textcolor{preprocessor}{\#define I2C\_SMB\_TCKSEL\_MASK                      (0x10U)}}
\DoxyCodeLine{7137 \textcolor{preprocessor}{\#define I2C\_SMB\_TCKSEL\_SHIFT                     (4U)}}
\DoxyCodeLine{7138 \textcolor{preprocessor}{\#define I2C\_SMB\_TCKSEL(x)                        (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_TCKSEL\_SHIFT)) \& I2C\_SMB\_TCKSEL\_MASK)}}
\DoxyCodeLine{7139 \textcolor{preprocessor}{\#define I2C\_SMB\_SIICAEN\_MASK                     (0x20U)}}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define I2C\_SMB\_SIICAEN\_SHIFT                    (5U)}}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define I2C\_SMB\_SIICAEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_SIICAEN\_SHIFT)) \& I2C\_SMB\_SIICAEN\_MASK)}}
\DoxyCodeLine{7142 \textcolor{preprocessor}{\#define I2C\_SMB\_ALERTEN\_MASK                     (0x40U)}}
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define I2C\_SMB\_ALERTEN\_SHIFT                    (6U)}}
\DoxyCodeLine{7144 \textcolor{preprocessor}{\#define I2C\_SMB\_ALERTEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_ALERTEN\_SHIFT)) \& I2C\_SMB\_ALERTEN\_MASK)}}
\DoxyCodeLine{7145 \textcolor{preprocessor}{\#define I2C\_SMB\_FACK\_MASK                        (0x80U)}}
\DoxyCodeLine{7146 \textcolor{preprocessor}{\#define I2C\_SMB\_FACK\_SHIFT                       (7U)}}
\DoxyCodeLine{7147 \textcolor{preprocessor}{\#define I2C\_SMB\_FACK(x)                          (((uint8\_t)(((uint8\_t)(x)) << I2C\_SMB\_FACK\_SHIFT)) \& I2C\_SMB\_FACK\_MASK)}}
\DoxyCodeLine{7148 }
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define I2C\_A2\_SAD\_MASK                          (0xFEU)}}
\DoxyCodeLine{7151 \textcolor{preprocessor}{\#define I2C\_A2\_SAD\_SHIFT                         (1U)}}
\DoxyCodeLine{7152 \textcolor{preprocessor}{\#define I2C\_A2\_SAD(x)                            (((uint8\_t)(((uint8\_t)(x)) << I2C\_A2\_SAD\_SHIFT)) \& I2C\_A2\_SAD\_MASK)}}
\DoxyCodeLine{7153 }
\DoxyCodeLine{7155 \textcolor{preprocessor}{\#define I2C\_SLTH\_SSLT\_MASK                       (0xFFU)}}
\DoxyCodeLine{7156 \textcolor{preprocessor}{\#define I2C\_SLTH\_SSLT\_SHIFT                      (0U)}}
\DoxyCodeLine{7157 \textcolor{preprocessor}{\#define I2C\_SLTH\_SSLT(x)                         (((uint8\_t)(((uint8\_t)(x)) << I2C\_SLTH\_SSLT\_SHIFT)) \& I2C\_SLTH\_SSLT\_MASK)}}
\DoxyCodeLine{7158 }
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define I2C\_SLTL\_SSLT\_MASK                       (0xFFU)}}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define I2C\_SLTL\_SSLT\_SHIFT                      (0U)}}
\DoxyCodeLine{7162 \textcolor{preprocessor}{\#define I2C\_SLTL\_SSLT(x)                         (((uint8\_t)(((uint8\_t)(x)) << I2C\_SLTL\_SSLT\_SHIFT)) \& I2C\_SLTL\_SSLT\_MASK)}}
\DoxyCodeLine{7163 }
\DoxyCodeLine{7164  \textcolor{comment}{/* end of group I2C\_Register\_Masks */}}
\DoxyCodeLine{7168 }
\DoxyCodeLine{7169 }
\DoxyCodeLine{7170 \textcolor{comment}{/* I2C -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{7172 \textcolor{preprocessor}{\#define I2C0\_BASE                                (0x40066000u)}}
\DoxyCodeLine{7174 \textcolor{preprocessor}{\#define I2C0                                     ((I2C\_Type *)I2C0\_BASE)}}
\DoxyCodeLine{7176 \textcolor{preprocessor}{\#define I2C1\_BASE                                (0x40067000u)}}
\DoxyCodeLine{7178 \textcolor{preprocessor}{\#define I2C1                                     ((I2C\_Type *)I2C1\_BASE)}}
\DoxyCodeLine{7180 \textcolor{preprocessor}{\#define I2C2\_BASE                                (0x400E6000u)}}
\DoxyCodeLine{7182 \textcolor{preprocessor}{\#define I2C2                                     ((I2C\_Type *)I2C2\_BASE)}}
\DoxyCodeLine{7184 \textcolor{preprocessor}{\#define I2C\_BASE\_ADDRS                           \{ I2C0\_BASE, I2C1\_BASE, I2C2\_BASE \}}}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define I2C\_BASE\_PTRS                            \{ I2C0, I2C1, I2C2 \}}}
\DoxyCodeLine{7188 \textcolor{preprocessor}{\#define I2C\_IRQS                                 \{ I2C0\_IRQn, I2C1\_IRQn, I2C2\_IRQn \}}}
\DoxyCodeLine{7189  \textcolor{comment}{/* end of group I2C\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{7193 }
\DoxyCodeLine{7194 }
\DoxyCodeLine{7195 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7196 \textcolor{comment}{   -\/-\/ I2S Peripheral Access Layer}}
\DoxyCodeLine{7197 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7198 }
\DoxyCodeLine{7205 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{7206   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}};                              }
\DoxyCodeLine{7207   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}{TCR1}};                              }
\DoxyCodeLine{7208   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}{TCR2}};                              }
\DoxyCodeLine{7209   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}{TCR3}};                              }
\DoxyCodeLine{7210   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}{TCR4}};                              }
\DoxyCodeLine{7211   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}{TCR5}};                              }
\DoxyCodeLine{7212        uint8\_t RESERVED\_0[8];}
\DoxyCodeLine{7213   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t TDR[2];                            }
\DoxyCodeLine{7214        uint8\_t RESERVED\_1[24];}
\DoxyCodeLine{7215   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TFR[2];                            }
\DoxyCodeLine{7216        uint8\_t RESERVED\_2[24];}
\DoxyCodeLine{7217   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}{TMR}};                               }
\DoxyCodeLine{7218        uint8\_t RESERVED\_3[28];}
\DoxyCodeLine{7219   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}{RCSR}};                              }
\DoxyCodeLine{7220   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}{RCR1}};                              }
\DoxyCodeLine{7221   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}{RCR2}};                              }
\DoxyCodeLine{7222   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}{RCR3}};                              }
\DoxyCodeLine{7223   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}{RCR4}};                              }
\DoxyCodeLine{7224   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}{RCR5}};                              }
\DoxyCodeLine{7225        uint8\_t RESERVED\_4[8];}
\DoxyCodeLine{7226   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RDR[2];                            }
\DoxyCodeLine{7227        uint8\_t RESERVED\_5[24];}
\DoxyCodeLine{7228   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RFR[2];                            }
\DoxyCodeLine{7229        uint8\_t RESERVED\_6[24];}
\DoxyCodeLine{7230   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}{RMR}};                               }
\DoxyCodeLine{7231        uint8\_t RESERVED\_7[28];}
\DoxyCodeLine{7232   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}};                               }
\DoxyCodeLine{7233   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}{MDR}};                               }
\DoxyCodeLine{7234 \} \mbox{\hyperlink{struct_i2_s___type}{I2S\_Type}};}
\DoxyCodeLine{7235 }
\DoxyCodeLine{7236 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7237 \textcolor{comment}{   -\/-\/ I2S Register Masks}}
\DoxyCodeLine{7238 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7239 }
\DoxyCodeLine{7246 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRDE\_MASK                       (0x1U)}}
\DoxyCodeLine{7247 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRDE\_SHIFT                      (0U)}}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRDE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FRDE\_SHIFT)) \& I2S\_TCSR\_FRDE\_MASK)}}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWDE\_MASK                       (0x2U)}}
\DoxyCodeLine{7250 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWDE\_SHIFT                      (1U)}}
\DoxyCodeLine{7251 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWDE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FWDE\_SHIFT)) \& I2S\_TCSR\_FWDE\_MASK)}}
\DoxyCodeLine{7252 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRIE\_MASK                       (0x100U)}}
\DoxyCodeLine{7253 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRIE\_SHIFT                      (8U)}}
\DoxyCodeLine{7254 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FRIE\_SHIFT)) \& I2S\_TCSR\_FRIE\_MASK)}}
\DoxyCodeLine{7255 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWIE\_MASK                       (0x200U)}}
\DoxyCodeLine{7256 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWIE\_SHIFT                      (9U)}}
\DoxyCodeLine{7257 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FWIE\_SHIFT)) \& I2S\_TCSR\_FWIE\_MASK)}}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define I2S\_TCSR\_FEIE\_MASK                       (0x400U)}}
\DoxyCodeLine{7259 \textcolor{preprocessor}{\#define I2S\_TCSR\_FEIE\_SHIFT                      (10U)}}
\DoxyCodeLine{7260 \textcolor{preprocessor}{\#define I2S\_TCSR\_FEIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FEIE\_SHIFT)) \& I2S\_TCSR\_FEIE\_MASK)}}
\DoxyCodeLine{7261 \textcolor{preprocessor}{\#define I2S\_TCSR\_SEIE\_MASK                       (0x800U)}}
\DoxyCodeLine{7262 \textcolor{preprocessor}{\#define I2S\_TCSR\_SEIE\_SHIFT                      (11U)}}
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#define I2S\_TCSR\_SEIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_SEIE\_SHIFT)) \& I2S\_TCSR\_SEIE\_MASK)}}
\DoxyCodeLine{7264 \textcolor{preprocessor}{\#define I2S\_TCSR\_WSIE\_MASK                       (0x1000U)}}
\DoxyCodeLine{7265 \textcolor{preprocessor}{\#define I2S\_TCSR\_WSIE\_SHIFT                      (12U)}}
\DoxyCodeLine{7266 \textcolor{preprocessor}{\#define I2S\_TCSR\_WSIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_WSIE\_SHIFT)) \& I2S\_TCSR\_WSIE\_MASK)}}
\DoxyCodeLine{7267 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRF\_MASK                        (0x10000U)}}
\DoxyCodeLine{7268 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRF\_SHIFT                       (16U)}}
\DoxyCodeLine{7269 \textcolor{preprocessor}{\#define I2S\_TCSR\_FRF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FRF\_SHIFT)) \& I2S\_TCSR\_FRF\_MASK)}}
\DoxyCodeLine{7270 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWF\_MASK                        (0x20000U)}}
\DoxyCodeLine{7271 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWF\_SHIFT                       (17U)}}
\DoxyCodeLine{7272 \textcolor{preprocessor}{\#define I2S\_TCSR\_FWF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FWF\_SHIFT)) \& I2S\_TCSR\_FWF\_MASK)}}
\DoxyCodeLine{7273 \textcolor{preprocessor}{\#define I2S\_TCSR\_FEF\_MASK                        (0x40000U)}}
\DoxyCodeLine{7274 \textcolor{preprocessor}{\#define I2S\_TCSR\_FEF\_SHIFT                       (18U)}}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define I2S\_TCSR\_FEF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FEF\_SHIFT)) \& I2S\_TCSR\_FEF\_MASK)}}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define I2S\_TCSR\_SEF\_MASK                        (0x80000U)}}
\DoxyCodeLine{7277 \textcolor{preprocessor}{\#define I2S\_TCSR\_SEF\_SHIFT                       (19U)}}
\DoxyCodeLine{7278 \textcolor{preprocessor}{\#define I2S\_TCSR\_SEF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_SEF\_SHIFT)) \& I2S\_TCSR\_SEF\_MASK)}}
\DoxyCodeLine{7279 \textcolor{preprocessor}{\#define I2S\_TCSR\_WSF\_MASK                        (0x100000U)}}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define I2S\_TCSR\_WSF\_SHIFT                       (20U)}}
\DoxyCodeLine{7281 \textcolor{preprocessor}{\#define I2S\_TCSR\_WSF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_WSF\_SHIFT)) \& I2S\_TCSR\_WSF\_MASK)}}
\DoxyCodeLine{7282 \textcolor{preprocessor}{\#define I2S\_TCSR\_SR\_MASK                         (0x1000000U)}}
\DoxyCodeLine{7283 \textcolor{preprocessor}{\#define I2S\_TCSR\_SR\_SHIFT                        (24U)}}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define I2S\_TCSR\_SR(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_SR\_SHIFT)) \& I2S\_TCSR\_SR\_MASK)}}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define I2S\_TCSR\_FR\_MASK                         (0x2000000U)}}
\DoxyCodeLine{7286 \textcolor{preprocessor}{\#define I2S\_TCSR\_FR\_SHIFT                        (25U)}}
\DoxyCodeLine{7287 \textcolor{preprocessor}{\#define I2S\_TCSR\_FR(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_FR\_SHIFT)) \& I2S\_TCSR\_FR\_MASK)}}
\DoxyCodeLine{7288 \textcolor{preprocessor}{\#define I2S\_TCSR\_BCE\_MASK                        (0x10000000U)}}
\DoxyCodeLine{7289 \textcolor{preprocessor}{\#define I2S\_TCSR\_BCE\_SHIFT                       (28U)}}
\DoxyCodeLine{7290 \textcolor{preprocessor}{\#define I2S\_TCSR\_BCE(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_BCE\_SHIFT)) \& I2S\_TCSR\_BCE\_MASK)}}
\DoxyCodeLine{7291 \textcolor{preprocessor}{\#define I2S\_TCSR\_DBGE\_MASK                       (0x20000000U)}}
\DoxyCodeLine{7292 \textcolor{preprocessor}{\#define I2S\_TCSR\_DBGE\_SHIFT                      (29U)}}
\DoxyCodeLine{7293 \textcolor{preprocessor}{\#define I2S\_TCSR\_DBGE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_DBGE\_SHIFT)) \& I2S\_TCSR\_DBGE\_MASK)}}
\DoxyCodeLine{7294 \textcolor{preprocessor}{\#define I2S\_TCSR\_STOPE\_MASK                      (0x40000000U)}}
\DoxyCodeLine{7295 \textcolor{preprocessor}{\#define I2S\_TCSR\_STOPE\_SHIFT                     (30U)}}
\DoxyCodeLine{7296 \textcolor{preprocessor}{\#define I2S\_TCSR\_STOPE(x)                        (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_STOPE\_SHIFT)) \& I2S\_TCSR\_STOPE\_MASK)}}
\DoxyCodeLine{7297 \textcolor{preprocessor}{\#define I2S\_TCSR\_TE\_MASK                         (0x80000000U)}}
\DoxyCodeLine{7298 \textcolor{preprocessor}{\#define I2S\_TCSR\_TE\_SHIFT                        (31U)}}
\DoxyCodeLine{7299 \textcolor{preprocessor}{\#define I2S\_TCSR\_TE(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCSR\_TE\_SHIFT)) \& I2S\_TCSR\_TE\_MASK)}}
\DoxyCodeLine{7300 }
\DoxyCodeLine{7302 \textcolor{preprocessor}{\#define I2S\_TCR1\_TFW\_MASK                        (0x7U)}}
\DoxyCodeLine{7303 \textcolor{preprocessor}{\#define I2S\_TCR1\_TFW\_SHIFT                       (0U)}}
\DoxyCodeLine{7304 \textcolor{preprocessor}{\#define I2S\_TCR1\_TFW(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR1\_TFW\_SHIFT)) \& I2S\_TCR1\_TFW\_MASK)}}
\DoxyCodeLine{7305 }
\DoxyCodeLine{7307 \textcolor{preprocessor}{\#define I2S\_TCR2\_DIV\_MASK                        (0xFFU)}}
\DoxyCodeLine{7308 \textcolor{preprocessor}{\#define I2S\_TCR2\_DIV\_SHIFT                       (0U)}}
\DoxyCodeLine{7309 \textcolor{preprocessor}{\#define I2S\_TCR2\_DIV(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_DIV\_SHIFT)) \& I2S\_TCR2\_DIV\_MASK)}}
\DoxyCodeLine{7310 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCD\_MASK                        (0x1000000U)}}
\DoxyCodeLine{7311 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCD\_SHIFT                       (24U)}}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCD(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_BCD\_SHIFT)) \& I2S\_TCR2\_BCD\_MASK)}}
\DoxyCodeLine{7313 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCP\_MASK                        (0x2000000U)}}
\DoxyCodeLine{7314 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCP\_SHIFT                       (25U)}}
\DoxyCodeLine{7315 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCP(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_BCP\_SHIFT)) \& I2S\_TCR2\_BCP\_MASK)}}
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#define I2S\_TCR2\_MSEL\_MASK                       (0xC000000U)}}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define I2S\_TCR2\_MSEL\_SHIFT                      (26U)}}
\DoxyCodeLine{7318 \textcolor{preprocessor}{\#define I2S\_TCR2\_MSEL(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_MSEL\_SHIFT)) \& I2S\_TCR2\_MSEL\_MASK)}}
\DoxyCodeLine{7319 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCI\_MASK                        (0x10000000U)}}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCI\_SHIFT                       (28U)}}
\DoxyCodeLine{7321 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCI(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_BCI\_SHIFT)) \& I2S\_TCR2\_BCI\_MASK)}}
\DoxyCodeLine{7322 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCS\_MASK                        (0x20000000U)}}
\DoxyCodeLine{7323 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCS\_SHIFT                       (29U)}}
\DoxyCodeLine{7324 \textcolor{preprocessor}{\#define I2S\_TCR2\_BCS(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_BCS\_SHIFT)) \& I2S\_TCR2\_BCS\_MASK)}}
\DoxyCodeLine{7325 \textcolor{preprocessor}{\#define I2S\_TCR2\_SYNC\_MASK                       (0xC0000000U)}}
\DoxyCodeLine{7326 \textcolor{preprocessor}{\#define I2S\_TCR2\_SYNC\_SHIFT                      (30U)}}
\DoxyCodeLine{7327 \textcolor{preprocessor}{\#define I2S\_TCR2\_SYNC(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR2\_SYNC\_SHIFT)) \& I2S\_TCR2\_SYNC\_MASK)}}
\DoxyCodeLine{7328 }
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define I2S\_TCR3\_WDFL\_MASK                       (0x1FU)}}
\DoxyCodeLine{7331 \textcolor{preprocessor}{\#define I2S\_TCR3\_WDFL\_SHIFT                      (0U)}}
\DoxyCodeLine{7332 \textcolor{preprocessor}{\#define I2S\_TCR3\_WDFL(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR3\_WDFL\_SHIFT)) \& I2S\_TCR3\_WDFL\_MASK)}}
\DoxyCodeLine{7333 \textcolor{preprocessor}{\#define I2S\_TCR3\_TCE\_MASK                        (0x30000U)}}
\DoxyCodeLine{7334 \textcolor{preprocessor}{\#define I2S\_TCR3\_TCE\_SHIFT                       (16U)}}
\DoxyCodeLine{7335 \textcolor{preprocessor}{\#define I2S\_TCR3\_TCE(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR3\_TCE\_SHIFT)) \& I2S\_TCR3\_TCE\_MASK)}}
\DoxyCodeLine{7336 }
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSD\_MASK                        (0x1U)}}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSD\_SHIFT                       (0U)}}
\DoxyCodeLine{7340 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSD(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR4\_FSD\_SHIFT)) \& I2S\_TCR4\_FSD\_MASK)}}
\DoxyCodeLine{7341 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSP\_MASK                        (0x2U)}}
\DoxyCodeLine{7342 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSP\_SHIFT                       (1U)}}
\DoxyCodeLine{7343 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSP(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR4\_FSP\_SHIFT)) \& I2S\_TCR4\_FSP\_MASK)}}
\DoxyCodeLine{7344 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSE\_MASK                        (0x8U)}}
\DoxyCodeLine{7345 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSE\_SHIFT                       (3U)}}
\DoxyCodeLine{7346 \textcolor{preprocessor}{\#define I2S\_TCR4\_FSE(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR4\_FSE\_SHIFT)) \& I2S\_TCR4\_FSE\_MASK)}}
\DoxyCodeLine{7347 \textcolor{preprocessor}{\#define I2S\_TCR4\_MF\_MASK                         (0x10U)}}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define I2S\_TCR4\_MF\_SHIFT                        (4U)}}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define I2S\_TCR4\_MF(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR4\_MF\_SHIFT)) \& I2S\_TCR4\_MF\_MASK)}}
\DoxyCodeLine{7350 \textcolor{preprocessor}{\#define I2S\_TCR4\_SYWD\_MASK                       (0x1F00U)}}
\DoxyCodeLine{7351 \textcolor{preprocessor}{\#define I2S\_TCR4\_SYWD\_SHIFT                      (8U)}}
\DoxyCodeLine{7352 \textcolor{preprocessor}{\#define I2S\_TCR4\_SYWD(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR4\_SYWD\_SHIFT)) \& I2S\_TCR4\_SYWD\_MASK)}}
\DoxyCodeLine{7353 \textcolor{preprocessor}{\#define I2S\_TCR4\_FRSZ\_MASK                       (0x1F0000U)}}
\DoxyCodeLine{7354 \textcolor{preprocessor}{\#define I2S\_TCR4\_FRSZ\_SHIFT                      (16U)}}
\DoxyCodeLine{7355 \textcolor{preprocessor}{\#define I2S\_TCR4\_FRSZ(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR4\_FRSZ\_SHIFT)) \& I2S\_TCR4\_FRSZ\_MASK)}}
\DoxyCodeLine{7356 }
\DoxyCodeLine{7358 \textcolor{preprocessor}{\#define I2S\_TCR5\_FBT\_MASK                        (0x1F00U)}}
\DoxyCodeLine{7359 \textcolor{preprocessor}{\#define I2S\_TCR5\_FBT\_SHIFT                       (8U)}}
\DoxyCodeLine{7360 \textcolor{preprocessor}{\#define I2S\_TCR5\_FBT(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR5\_FBT\_SHIFT)) \& I2S\_TCR5\_FBT\_MASK)}}
\DoxyCodeLine{7361 \textcolor{preprocessor}{\#define I2S\_TCR5\_W0W\_MASK                        (0x1F0000U)}}
\DoxyCodeLine{7362 \textcolor{preprocessor}{\#define I2S\_TCR5\_W0W\_SHIFT                       (16U)}}
\DoxyCodeLine{7363 \textcolor{preprocessor}{\#define I2S\_TCR5\_W0W(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR5\_W0W\_SHIFT)) \& I2S\_TCR5\_W0W\_MASK)}}
\DoxyCodeLine{7364 \textcolor{preprocessor}{\#define I2S\_TCR5\_WNW\_MASK                        (0x1F000000U)}}
\DoxyCodeLine{7365 \textcolor{preprocessor}{\#define I2S\_TCR5\_WNW\_SHIFT                       (24U)}}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define I2S\_TCR5\_WNW(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_TCR5\_WNW\_SHIFT)) \& I2S\_TCR5\_WNW\_MASK)}}
\DoxyCodeLine{7367 }
\DoxyCodeLine{7369 \textcolor{preprocessor}{\#define I2S\_TDR\_TDR\_MASK                         (0xFFFFFFFFU)}}
\DoxyCodeLine{7370 \textcolor{preprocessor}{\#define I2S\_TDR\_TDR\_SHIFT                        (0U)}}
\DoxyCodeLine{7371 \textcolor{preprocessor}{\#define I2S\_TDR\_TDR(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TDR\_TDR\_SHIFT)) \& I2S\_TDR\_TDR\_MASK)}}
\DoxyCodeLine{7372 }
\DoxyCodeLine{7373 \textcolor{comment}{/* The count of I2S\_TDR */}}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define I2S\_TDR\_COUNT                            (2U)}}
\DoxyCodeLine{7375 }
\DoxyCodeLine{7377 \textcolor{preprocessor}{\#define I2S\_TFR\_RFP\_MASK                         (0xFU)}}
\DoxyCodeLine{7378 \textcolor{preprocessor}{\#define I2S\_TFR\_RFP\_SHIFT                        (0U)}}
\DoxyCodeLine{7379 \textcolor{preprocessor}{\#define I2S\_TFR\_RFP(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TFR\_RFP\_SHIFT)) \& I2S\_TFR\_RFP\_MASK)}}
\DoxyCodeLine{7380 \textcolor{preprocessor}{\#define I2S\_TFR\_WFP\_MASK                         (0xF0000U)}}
\DoxyCodeLine{7381 \textcolor{preprocessor}{\#define I2S\_TFR\_WFP\_SHIFT                        (16U)}}
\DoxyCodeLine{7382 \textcolor{preprocessor}{\#define I2S\_TFR\_WFP(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TFR\_WFP\_SHIFT)) \& I2S\_TFR\_WFP\_MASK)}}
\DoxyCodeLine{7383 }
\DoxyCodeLine{7384 \textcolor{comment}{/* The count of I2S\_TFR */}}
\DoxyCodeLine{7385 \textcolor{preprocessor}{\#define I2S\_TFR\_COUNT                            (2U)}}
\DoxyCodeLine{7386 }
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define I2S\_TMR\_TWM\_MASK                         (0xFFFFFFFFU)}}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define I2S\_TMR\_TWM\_SHIFT                        (0U)}}
\DoxyCodeLine{7390 \textcolor{preprocessor}{\#define I2S\_TMR\_TWM(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_TMR\_TWM\_SHIFT)) \& I2S\_TMR\_TWM\_MASK)}}
\DoxyCodeLine{7391 }
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRDE\_MASK                       (0x1U)}}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRDE\_SHIFT                      (0U)}}
\DoxyCodeLine{7395 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRDE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FRDE\_SHIFT)) \& I2S\_RCSR\_FRDE\_MASK)}}
\DoxyCodeLine{7396 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWDE\_MASK                       (0x2U)}}
\DoxyCodeLine{7397 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWDE\_SHIFT                      (1U)}}
\DoxyCodeLine{7398 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWDE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FWDE\_SHIFT)) \& I2S\_RCSR\_FWDE\_MASK)}}
\DoxyCodeLine{7399 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRIE\_MASK                       (0x100U)}}
\DoxyCodeLine{7400 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRIE\_SHIFT                      (8U)}}
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FRIE\_SHIFT)) \& I2S\_RCSR\_FRIE\_MASK)}}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWIE\_MASK                       (0x200U)}}
\DoxyCodeLine{7403 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWIE\_SHIFT                      (9U)}}
\DoxyCodeLine{7404 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FWIE\_SHIFT)) \& I2S\_RCSR\_FWIE\_MASK)}}
\DoxyCodeLine{7405 \textcolor{preprocessor}{\#define I2S\_RCSR\_FEIE\_MASK                       (0x400U)}}
\DoxyCodeLine{7406 \textcolor{preprocessor}{\#define I2S\_RCSR\_FEIE\_SHIFT                      (10U)}}
\DoxyCodeLine{7407 \textcolor{preprocessor}{\#define I2S\_RCSR\_FEIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FEIE\_SHIFT)) \& I2S\_RCSR\_FEIE\_MASK)}}
\DoxyCodeLine{7408 \textcolor{preprocessor}{\#define I2S\_RCSR\_SEIE\_MASK                       (0x800U)}}
\DoxyCodeLine{7409 \textcolor{preprocessor}{\#define I2S\_RCSR\_SEIE\_SHIFT                      (11U)}}
\DoxyCodeLine{7410 \textcolor{preprocessor}{\#define I2S\_RCSR\_SEIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_SEIE\_SHIFT)) \& I2S\_RCSR\_SEIE\_MASK)}}
\DoxyCodeLine{7411 \textcolor{preprocessor}{\#define I2S\_RCSR\_WSIE\_MASK                       (0x1000U)}}
\DoxyCodeLine{7412 \textcolor{preprocessor}{\#define I2S\_RCSR\_WSIE\_SHIFT                      (12U)}}
\DoxyCodeLine{7413 \textcolor{preprocessor}{\#define I2S\_RCSR\_WSIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_WSIE\_SHIFT)) \& I2S\_RCSR\_WSIE\_MASK)}}
\DoxyCodeLine{7414 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRF\_MASK                        (0x10000U)}}
\DoxyCodeLine{7415 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRF\_SHIFT                       (16U)}}
\DoxyCodeLine{7416 \textcolor{preprocessor}{\#define I2S\_RCSR\_FRF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FRF\_SHIFT)) \& I2S\_RCSR\_FRF\_MASK)}}
\DoxyCodeLine{7417 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWF\_MASK                        (0x20000U)}}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWF\_SHIFT                       (17U)}}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define I2S\_RCSR\_FWF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FWF\_SHIFT)) \& I2S\_RCSR\_FWF\_MASK)}}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define I2S\_RCSR\_FEF\_MASK                        (0x40000U)}}
\DoxyCodeLine{7421 \textcolor{preprocessor}{\#define I2S\_RCSR\_FEF\_SHIFT                       (18U)}}
\DoxyCodeLine{7422 \textcolor{preprocessor}{\#define I2S\_RCSR\_FEF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FEF\_SHIFT)) \& I2S\_RCSR\_FEF\_MASK)}}
\DoxyCodeLine{7423 \textcolor{preprocessor}{\#define I2S\_RCSR\_SEF\_MASK                        (0x80000U)}}
\DoxyCodeLine{7424 \textcolor{preprocessor}{\#define I2S\_RCSR\_SEF\_SHIFT                       (19U)}}
\DoxyCodeLine{7425 \textcolor{preprocessor}{\#define I2S\_RCSR\_SEF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_SEF\_SHIFT)) \& I2S\_RCSR\_SEF\_MASK)}}
\DoxyCodeLine{7426 \textcolor{preprocessor}{\#define I2S\_RCSR\_WSF\_MASK                        (0x100000U)}}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define I2S\_RCSR\_WSF\_SHIFT                       (20U)}}
\DoxyCodeLine{7428 \textcolor{preprocessor}{\#define I2S\_RCSR\_WSF(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_WSF\_SHIFT)) \& I2S\_RCSR\_WSF\_MASK)}}
\DoxyCodeLine{7429 \textcolor{preprocessor}{\#define I2S\_RCSR\_SR\_MASK                         (0x1000000U)}}
\DoxyCodeLine{7430 \textcolor{preprocessor}{\#define I2S\_RCSR\_SR\_SHIFT                        (24U)}}
\DoxyCodeLine{7431 \textcolor{preprocessor}{\#define I2S\_RCSR\_SR(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_SR\_SHIFT)) \& I2S\_RCSR\_SR\_MASK)}}
\DoxyCodeLine{7432 \textcolor{preprocessor}{\#define I2S\_RCSR\_FR\_MASK                         (0x2000000U)}}
\DoxyCodeLine{7433 \textcolor{preprocessor}{\#define I2S\_RCSR\_FR\_SHIFT                        (25U)}}
\DoxyCodeLine{7434 \textcolor{preprocessor}{\#define I2S\_RCSR\_FR(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_FR\_SHIFT)) \& I2S\_RCSR\_FR\_MASK)}}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define I2S\_RCSR\_BCE\_MASK                        (0x10000000U)}}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define I2S\_RCSR\_BCE\_SHIFT                       (28U)}}
\DoxyCodeLine{7437 \textcolor{preprocessor}{\#define I2S\_RCSR\_BCE(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_BCE\_SHIFT)) \& I2S\_RCSR\_BCE\_MASK)}}
\DoxyCodeLine{7438 \textcolor{preprocessor}{\#define I2S\_RCSR\_DBGE\_MASK                       (0x20000000U)}}
\DoxyCodeLine{7439 \textcolor{preprocessor}{\#define I2S\_RCSR\_DBGE\_SHIFT                      (29U)}}
\DoxyCodeLine{7440 \textcolor{preprocessor}{\#define I2S\_RCSR\_DBGE(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_DBGE\_SHIFT)) \& I2S\_RCSR\_DBGE\_MASK)}}
\DoxyCodeLine{7441 \textcolor{preprocessor}{\#define I2S\_RCSR\_STOPE\_MASK                      (0x40000000U)}}
\DoxyCodeLine{7442 \textcolor{preprocessor}{\#define I2S\_RCSR\_STOPE\_SHIFT                     (30U)}}
\DoxyCodeLine{7443 \textcolor{preprocessor}{\#define I2S\_RCSR\_STOPE(x)                        (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_STOPE\_SHIFT)) \& I2S\_RCSR\_STOPE\_MASK)}}
\DoxyCodeLine{7444 \textcolor{preprocessor}{\#define I2S\_RCSR\_RE\_MASK                         (0x80000000U)}}
\DoxyCodeLine{7445 \textcolor{preprocessor}{\#define I2S\_RCSR\_RE\_SHIFT                        (31U)}}
\DoxyCodeLine{7446 \textcolor{preprocessor}{\#define I2S\_RCSR\_RE(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCSR\_RE\_SHIFT)) \& I2S\_RCSR\_RE\_MASK)}}
\DoxyCodeLine{7447 }
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define I2S\_RCR1\_RFW\_MASK                        (0x7U)}}
\DoxyCodeLine{7450 \textcolor{preprocessor}{\#define I2S\_RCR1\_RFW\_SHIFT                       (0U)}}
\DoxyCodeLine{7451 \textcolor{preprocessor}{\#define I2S\_RCR1\_RFW(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR1\_RFW\_SHIFT)) \& I2S\_RCR1\_RFW\_MASK)}}
\DoxyCodeLine{7452 }
\DoxyCodeLine{7454 \textcolor{preprocessor}{\#define I2S\_RCR2\_DIV\_MASK                        (0xFFU)}}
\DoxyCodeLine{7455 \textcolor{preprocessor}{\#define I2S\_RCR2\_DIV\_SHIFT                       (0U)}}
\DoxyCodeLine{7456 \textcolor{preprocessor}{\#define I2S\_RCR2\_DIV(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_DIV\_SHIFT)) \& I2S\_RCR2\_DIV\_MASK)}}
\DoxyCodeLine{7457 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCD\_MASK                        (0x1000000U)}}
\DoxyCodeLine{7458 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCD\_SHIFT                       (24U)}}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCD(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_BCD\_SHIFT)) \& I2S\_RCR2\_BCD\_MASK)}}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCP\_MASK                        (0x2000000U)}}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCP\_SHIFT                       (25U)}}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCP(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_BCP\_SHIFT)) \& I2S\_RCR2\_BCP\_MASK)}}
\DoxyCodeLine{7463 \textcolor{preprocessor}{\#define I2S\_RCR2\_MSEL\_MASK                       (0xC000000U)}}
\DoxyCodeLine{7464 \textcolor{preprocessor}{\#define I2S\_RCR2\_MSEL\_SHIFT                      (26U)}}
\DoxyCodeLine{7465 \textcolor{preprocessor}{\#define I2S\_RCR2\_MSEL(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_MSEL\_SHIFT)) \& I2S\_RCR2\_MSEL\_MASK)}}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCI\_MASK                        (0x10000000U)}}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCI\_SHIFT                       (28U)}}
\DoxyCodeLine{7468 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCI(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_BCI\_SHIFT)) \& I2S\_RCR2\_BCI\_MASK)}}
\DoxyCodeLine{7469 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCS\_MASK                        (0x20000000U)}}
\DoxyCodeLine{7470 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCS\_SHIFT                       (29U)}}
\DoxyCodeLine{7471 \textcolor{preprocessor}{\#define I2S\_RCR2\_BCS(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_BCS\_SHIFT)) \& I2S\_RCR2\_BCS\_MASK)}}
\DoxyCodeLine{7472 \textcolor{preprocessor}{\#define I2S\_RCR2\_SYNC\_MASK                       (0xC0000000U)}}
\DoxyCodeLine{7473 \textcolor{preprocessor}{\#define I2S\_RCR2\_SYNC\_SHIFT                      (30U)}}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define I2S\_RCR2\_SYNC(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR2\_SYNC\_SHIFT)) \& I2S\_RCR2\_SYNC\_MASK)}}
\DoxyCodeLine{7475 }
\DoxyCodeLine{7477 \textcolor{preprocessor}{\#define I2S\_RCR3\_WDFL\_MASK                       (0x1FU)}}
\DoxyCodeLine{7478 \textcolor{preprocessor}{\#define I2S\_RCR3\_WDFL\_SHIFT                      (0U)}}
\DoxyCodeLine{7479 \textcolor{preprocessor}{\#define I2S\_RCR3\_WDFL(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR3\_WDFL\_SHIFT)) \& I2S\_RCR3\_WDFL\_MASK)}}
\DoxyCodeLine{7480 \textcolor{preprocessor}{\#define I2S\_RCR3\_RCE\_MASK                        (0x30000U)}}
\DoxyCodeLine{7481 \textcolor{preprocessor}{\#define I2S\_RCR3\_RCE\_SHIFT                       (16U)}}
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#define I2S\_RCR3\_RCE(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR3\_RCE\_SHIFT)) \& I2S\_RCR3\_RCE\_MASK)}}
\DoxyCodeLine{7483 }
\DoxyCodeLine{7485 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSD\_MASK                        (0x1U)}}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSD\_SHIFT                       (0U)}}
\DoxyCodeLine{7487 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSD(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR4\_FSD\_SHIFT)) \& I2S\_RCR4\_FSD\_MASK)}}
\DoxyCodeLine{7488 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSP\_MASK                        (0x2U)}}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSP\_SHIFT                       (1U)}}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSP(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR4\_FSP\_SHIFT)) \& I2S\_RCR4\_FSP\_MASK)}}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSE\_MASK                        (0x8U)}}
\DoxyCodeLine{7492 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSE\_SHIFT                       (3U)}}
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define I2S\_RCR4\_FSE(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR4\_FSE\_SHIFT)) \& I2S\_RCR4\_FSE\_MASK)}}
\DoxyCodeLine{7494 \textcolor{preprocessor}{\#define I2S\_RCR4\_MF\_MASK                         (0x10U)}}
\DoxyCodeLine{7495 \textcolor{preprocessor}{\#define I2S\_RCR4\_MF\_SHIFT                        (4U)}}
\DoxyCodeLine{7496 \textcolor{preprocessor}{\#define I2S\_RCR4\_MF(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR4\_MF\_SHIFT)) \& I2S\_RCR4\_MF\_MASK)}}
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define I2S\_RCR4\_SYWD\_MASK                       (0x1F00U)}}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define I2S\_RCR4\_SYWD\_SHIFT                      (8U)}}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define I2S\_RCR4\_SYWD(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR4\_SYWD\_SHIFT)) \& I2S\_RCR4\_SYWD\_MASK)}}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define I2S\_RCR4\_FRSZ\_MASK                       (0x1F0000U)}}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define I2S\_RCR4\_FRSZ\_SHIFT                      (16U)}}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define I2S\_RCR4\_FRSZ(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR4\_FRSZ\_SHIFT)) \& I2S\_RCR4\_FRSZ\_MASK)}}
\DoxyCodeLine{7503 }
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define I2S\_RCR5\_FBT\_MASK                        (0x1F00U)}}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define I2S\_RCR5\_FBT\_SHIFT                       (8U)}}
\DoxyCodeLine{7507 \textcolor{preprocessor}{\#define I2S\_RCR5\_FBT(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR5\_FBT\_SHIFT)) \& I2S\_RCR5\_FBT\_MASK)}}
\DoxyCodeLine{7508 \textcolor{preprocessor}{\#define I2S\_RCR5\_W0W\_MASK                        (0x1F0000U)}}
\DoxyCodeLine{7509 \textcolor{preprocessor}{\#define I2S\_RCR5\_W0W\_SHIFT                       (16U)}}
\DoxyCodeLine{7510 \textcolor{preprocessor}{\#define I2S\_RCR5\_W0W(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR5\_W0W\_SHIFT)) \& I2S\_RCR5\_W0W\_MASK)}}
\DoxyCodeLine{7511 \textcolor{preprocessor}{\#define I2S\_RCR5\_WNW\_MASK                        (0x1F000000U)}}
\DoxyCodeLine{7512 \textcolor{preprocessor}{\#define I2S\_RCR5\_WNW\_SHIFT                       (24U)}}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define I2S\_RCR5\_WNW(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_RCR5\_WNW\_SHIFT)) \& I2S\_RCR5\_WNW\_MASK)}}
\DoxyCodeLine{7514 }
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define I2S\_RDR\_RDR\_MASK                         (0xFFFFFFFFU)}}
\DoxyCodeLine{7517 \textcolor{preprocessor}{\#define I2S\_RDR\_RDR\_SHIFT                        (0U)}}
\DoxyCodeLine{7518 \textcolor{preprocessor}{\#define I2S\_RDR\_RDR(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RDR\_RDR\_SHIFT)) \& I2S\_RDR\_RDR\_MASK)}}
\DoxyCodeLine{7519 }
\DoxyCodeLine{7520 \textcolor{comment}{/* The count of I2S\_RDR */}}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define I2S\_RDR\_COUNT                            (2U)}}
\DoxyCodeLine{7522 }
\DoxyCodeLine{7524 \textcolor{preprocessor}{\#define I2S\_RFR\_RFP\_MASK                         (0xFU)}}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define I2S\_RFR\_RFP\_SHIFT                        (0U)}}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define I2S\_RFR\_RFP(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RFR\_RFP\_SHIFT)) \& I2S\_RFR\_RFP\_MASK)}}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define I2S\_RFR\_WFP\_MASK                         (0xF0000U)}}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define I2S\_RFR\_WFP\_SHIFT                        (16U)}}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define I2S\_RFR\_WFP(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RFR\_WFP\_SHIFT)) \& I2S\_RFR\_WFP\_MASK)}}
\DoxyCodeLine{7530 }
\DoxyCodeLine{7531 \textcolor{comment}{/* The count of I2S\_RFR */}}
\DoxyCodeLine{7532 \textcolor{preprocessor}{\#define I2S\_RFR\_COUNT                            (2U)}}
\DoxyCodeLine{7533 }
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define I2S\_RMR\_RWM\_MASK                         (0xFFFFFFFFU)}}
\DoxyCodeLine{7536 \textcolor{preprocessor}{\#define I2S\_RMR\_RWM\_SHIFT                        (0U)}}
\DoxyCodeLine{7537 \textcolor{preprocessor}{\#define I2S\_RMR\_RWM(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_RMR\_RWM\_SHIFT)) \& I2S\_RMR\_RWM\_MASK)}}
\DoxyCodeLine{7538 }
\DoxyCodeLine{7540 \textcolor{preprocessor}{\#define I2S\_MCR\_MICS\_MASK                        (0x3000000U)}}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define I2S\_MCR\_MICS\_SHIFT                       (24U)}}
\DoxyCodeLine{7542 \textcolor{preprocessor}{\#define I2S\_MCR\_MICS(x)                          (((uint32\_t)(((uint32\_t)(x)) << I2S\_MCR\_MICS\_SHIFT)) \& I2S\_MCR\_MICS\_MASK)}}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define I2S\_MCR\_MOE\_MASK                         (0x40000000U)}}
\DoxyCodeLine{7544 \textcolor{preprocessor}{\#define I2S\_MCR\_MOE\_SHIFT                        (30U)}}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define I2S\_MCR\_MOE(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_MCR\_MOE\_SHIFT)) \& I2S\_MCR\_MOE\_MASK)}}
\DoxyCodeLine{7546 \textcolor{preprocessor}{\#define I2S\_MCR\_DUF\_MASK                         (0x80000000U)}}
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define I2S\_MCR\_DUF\_SHIFT                        (31U)}}
\DoxyCodeLine{7548 \textcolor{preprocessor}{\#define I2S\_MCR\_DUF(x)                           (((uint32\_t)(((uint32\_t)(x)) << I2S\_MCR\_DUF\_SHIFT)) \& I2S\_MCR\_DUF\_MASK)}}
\DoxyCodeLine{7549 }
\DoxyCodeLine{7551 \textcolor{preprocessor}{\#define I2S\_MDR\_DIVIDE\_MASK                      (0xFFFU)}}
\DoxyCodeLine{7552 \textcolor{preprocessor}{\#define I2S\_MDR\_DIVIDE\_SHIFT                     (0U)}}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define I2S\_MDR\_DIVIDE(x)                        (((uint32\_t)(((uint32\_t)(x)) << I2S\_MDR\_DIVIDE\_SHIFT)) \& I2S\_MDR\_DIVIDE\_MASK)}}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define I2S\_MDR\_FRACT\_MASK                       (0xFF000U)}}
\DoxyCodeLine{7555 \textcolor{preprocessor}{\#define I2S\_MDR\_FRACT\_SHIFT                      (12U)}}
\DoxyCodeLine{7556 \textcolor{preprocessor}{\#define I2S\_MDR\_FRACT(x)                         (((uint32\_t)(((uint32\_t)(x)) << I2S\_MDR\_FRACT\_SHIFT)) \& I2S\_MDR\_FRACT\_MASK)}}
\DoxyCodeLine{7557 }
\DoxyCodeLine{7558  \textcolor{comment}{/* end of group I2S\_Register\_Masks */}}
\DoxyCodeLine{7562 }
\DoxyCodeLine{7563 }
\DoxyCodeLine{7564 \textcolor{comment}{/* I2S -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{7566 \textcolor{preprocessor}{\#define I2S0\_BASE                                (0x4002F000u)}}
\DoxyCodeLine{7568 \textcolor{preprocessor}{\#define I2S0                                     ((I2S\_Type *)I2S0\_BASE)}}
\DoxyCodeLine{7570 \textcolor{preprocessor}{\#define I2S\_BASE\_ADDRS                           \{ I2S0\_BASE \}}}
\DoxyCodeLine{7572 \textcolor{preprocessor}{\#define I2S\_BASE\_PTRS                            \{ I2S0 \}}}
\DoxyCodeLine{7574 \textcolor{preprocessor}{\#define I2S\_RX\_IRQS                              \{ I2S0\_Rx\_IRQn \}}}
\DoxyCodeLine{7575 \textcolor{preprocessor}{\#define I2S\_TX\_IRQS                              \{ I2S0\_Tx\_IRQn \}}}
\DoxyCodeLine{7576  \textcolor{comment}{/* end of group I2S\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{7580 }
\DoxyCodeLine{7581 }
\DoxyCodeLine{7582 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7583 \textcolor{comment}{   -\/-\/ LLWU Peripheral Access Layer}}
\DoxyCodeLine{7584 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7585 }
\DoxyCodeLine{7592 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{7593   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}{PE1}};                                }
\DoxyCodeLine{7594   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}{PE2}};                                }
\DoxyCodeLine{7595   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}{PE3}};                                }
\DoxyCodeLine{7596   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}{PE4}};                                }
\DoxyCodeLine{7597   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}{ME}};                                 }
\DoxyCodeLine{7598   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}{F1}};                                 }
\DoxyCodeLine{7599   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}{F2}};                                 }
\DoxyCodeLine{7600   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}{F3}};                                 }
\DoxyCodeLine{7601   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}{FILT1}};                              }
\DoxyCodeLine{7602   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}{FILT2}};                              }
\DoxyCodeLine{7603   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}{RST}};                                }
\DoxyCodeLine{7604 \} \mbox{\hyperlink{struct_l_l_w_u___type}{LLWU\_Type}};}
\DoxyCodeLine{7605 }
\DoxyCodeLine{7606 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7607 \textcolor{comment}{   -\/-\/ LLWU Register Masks}}
\DoxyCodeLine{7608 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7609 }
\DoxyCodeLine{7616 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE0\_MASK                      (0x3U)}}
\DoxyCodeLine{7617 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE0\_SHIFT                     (0U)}}
\DoxyCodeLine{7618 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE0(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE1\_WUPE0\_SHIFT)) \& LLWU\_PE1\_WUPE0\_MASK)}}
\DoxyCodeLine{7619 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE1\_MASK                      (0xCU)}}
\DoxyCodeLine{7620 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE1\_SHIFT                     (2U)}}
\DoxyCodeLine{7621 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE1(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE1\_WUPE1\_SHIFT)) \& LLWU\_PE1\_WUPE1\_MASK)}}
\DoxyCodeLine{7622 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE2\_MASK                      (0x30U)}}
\DoxyCodeLine{7623 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE2\_SHIFT                     (4U)}}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE2(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE1\_WUPE2\_SHIFT)) \& LLWU\_PE1\_WUPE2\_MASK)}}
\DoxyCodeLine{7625 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE3\_MASK                      (0xC0U)}}
\DoxyCodeLine{7626 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE3\_SHIFT                     (6U)}}
\DoxyCodeLine{7627 \textcolor{preprocessor}{\#define LLWU\_PE1\_WUPE3(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE1\_WUPE3\_SHIFT)) \& LLWU\_PE1\_WUPE3\_MASK)}}
\DoxyCodeLine{7628 }
\DoxyCodeLine{7630 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE4\_MASK                      (0x3U)}}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE4\_SHIFT                     (0U)}}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE4(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE2\_WUPE4\_SHIFT)) \& LLWU\_PE2\_WUPE4\_MASK)}}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE5\_MASK                      (0xCU)}}
\DoxyCodeLine{7634 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE5\_SHIFT                     (2U)}}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE5(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE2\_WUPE5\_SHIFT)) \& LLWU\_PE2\_WUPE5\_MASK)}}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE6\_MASK                      (0x30U)}}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE6\_SHIFT                     (4U)}}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE6(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE2\_WUPE6\_SHIFT)) \& LLWU\_PE2\_WUPE6\_MASK)}}
\DoxyCodeLine{7639 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE7\_MASK                      (0xC0U)}}
\DoxyCodeLine{7640 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE7\_SHIFT                     (6U)}}
\DoxyCodeLine{7641 \textcolor{preprocessor}{\#define LLWU\_PE2\_WUPE7(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE2\_WUPE7\_SHIFT)) \& LLWU\_PE2\_WUPE7\_MASK)}}
\DoxyCodeLine{7642 }
\DoxyCodeLine{7644 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE8\_MASK                      (0x3U)}}
\DoxyCodeLine{7645 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE8\_SHIFT                     (0U)}}
\DoxyCodeLine{7646 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE8(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE3\_WUPE8\_SHIFT)) \& LLWU\_PE3\_WUPE8\_MASK)}}
\DoxyCodeLine{7647 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE9\_MASK                      (0xCU)}}
\DoxyCodeLine{7648 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE9\_SHIFT                     (2U)}}
\DoxyCodeLine{7649 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE9(x)                        (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE3\_WUPE9\_SHIFT)) \& LLWU\_PE3\_WUPE9\_MASK)}}
\DoxyCodeLine{7650 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE10\_MASK                     (0x30U)}}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE10\_SHIFT                    (4U)}}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE10(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE3\_WUPE10\_SHIFT)) \& LLWU\_PE3\_WUPE10\_MASK)}}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE11\_MASK                     (0xC0U)}}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE11\_SHIFT                    (6U)}}
\DoxyCodeLine{7655 \textcolor{preprocessor}{\#define LLWU\_PE3\_WUPE11(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE3\_WUPE11\_SHIFT)) \& LLWU\_PE3\_WUPE11\_MASK)}}
\DoxyCodeLine{7656 }
\DoxyCodeLine{7658 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE12\_MASK                     (0x3U)}}
\DoxyCodeLine{7659 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE12\_SHIFT                    (0U)}}
\DoxyCodeLine{7660 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE12(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE4\_WUPE12\_SHIFT)) \& LLWU\_PE4\_WUPE12\_MASK)}}
\DoxyCodeLine{7661 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE13\_MASK                     (0xCU)}}
\DoxyCodeLine{7662 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE13\_SHIFT                    (2U)}}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE13(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE4\_WUPE13\_SHIFT)) \& LLWU\_PE4\_WUPE13\_MASK)}}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE14\_MASK                     (0x30U)}}
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE14\_SHIFT                    (4U)}}
\DoxyCodeLine{7666 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE14(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE4\_WUPE14\_SHIFT)) \& LLWU\_PE4\_WUPE14\_MASK)}}
\DoxyCodeLine{7667 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE15\_MASK                     (0xC0U)}}
\DoxyCodeLine{7668 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE15\_SHIFT                    (6U)}}
\DoxyCodeLine{7669 \textcolor{preprocessor}{\#define LLWU\_PE4\_WUPE15(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_PE4\_WUPE15\_SHIFT)) \& LLWU\_PE4\_WUPE15\_MASK)}}
\DoxyCodeLine{7670 }
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME0\_MASK                       (0x1U)}}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME0\_SHIFT                      (0U)}}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME0(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME0\_SHIFT)) \& LLWU\_ME\_WUME0\_MASK)}}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME1\_MASK                       (0x2U)}}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME1\_SHIFT                      (1U)}}
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME1(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME1\_SHIFT)) \& LLWU\_ME\_WUME1\_MASK)}}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME2\_MASK                       (0x4U)}}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME2\_SHIFT                      (2U)}}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME2(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME2\_SHIFT)) \& LLWU\_ME\_WUME2\_MASK)}}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME3\_MASK                       (0x8U)}}
\DoxyCodeLine{7682 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME3\_SHIFT                      (3U)}}
\DoxyCodeLine{7683 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME3(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME3\_SHIFT)) \& LLWU\_ME\_WUME3\_MASK)}}
\DoxyCodeLine{7684 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME4\_MASK                       (0x10U)}}
\DoxyCodeLine{7685 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME4\_SHIFT                      (4U)}}
\DoxyCodeLine{7686 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME4(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME4\_SHIFT)) \& LLWU\_ME\_WUME4\_MASK)}}
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME5\_MASK                       (0x20U)}}
\DoxyCodeLine{7688 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME5\_SHIFT                      (5U)}}
\DoxyCodeLine{7689 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME5(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME5\_SHIFT)) \& LLWU\_ME\_WUME5\_MASK)}}
\DoxyCodeLine{7690 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME6\_MASK                       (0x40U)}}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME6\_SHIFT                      (6U)}}
\DoxyCodeLine{7692 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME6(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME6\_SHIFT)) \& LLWU\_ME\_WUME6\_MASK)}}
\DoxyCodeLine{7693 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME7\_MASK                       (0x80U)}}
\DoxyCodeLine{7694 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME7\_SHIFT                      (7U)}}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define LLWU\_ME\_WUME7(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_ME\_WUME7\_SHIFT)) \& LLWU\_ME\_WUME7\_MASK)}}
\DoxyCodeLine{7696 }
\DoxyCodeLine{7698 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF0\_MASK                        (0x1U)}}
\DoxyCodeLine{7699 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF0\_SHIFT                       (0U)}}
\DoxyCodeLine{7700 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF0(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF0\_SHIFT)) \& LLWU\_F1\_WUF0\_MASK)}}
\DoxyCodeLine{7701 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF1\_MASK                        (0x2U)}}
\DoxyCodeLine{7702 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF1\_SHIFT                       (1U)}}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF1(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF1\_SHIFT)) \& LLWU\_F1\_WUF1\_MASK)}}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF2\_MASK                        (0x4U)}}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF2\_SHIFT                       (2U)}}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF2(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF2\_SHIFT)) \& LLWU\_F1\_WUF2\_MASK)}}
\DoxyCodeLine{7707 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF3\_MASK                        (0x8U)}}
\DoxyCodeLine{7708 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF3\_SHIFT                       (3U)}}
\DoxyCodeLine{7709 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF3(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF3\_SHIFT)) \& LLWU\_F1\_WUF3\_MASK)}}
\DoxyCodeLine{7710 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF4\_MASK                        (0x10U)}}
\DoxyCodeLine{7711 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF4\_SHIFT                       (4U)}}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF4(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF4\_SHIFT)) \& LLWU\_F1\_WUF4\_MASK)}}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF5\_MASK                        (0x20U)}}
\DoxyCodeLine{7714 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF5\_SHIFT                       (5U)}}
\DoxyCodeLine{7715 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF5(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF5\_SHIFT)) \& LLWU\_F1\_WUF5\_MASK)}}
\DoxyCodeLine{7716 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF6\_MASK                        (0x40U)}}
\DoxyCodeLine{7717 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF6\_SHIFT                       (6U)}}
\DoxyCodeLine{7718 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF6(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF6\_SHIFT)) \& LLWU\_F1\_WUF6\_MASK)}}
\DoxyCodeLine{7719 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF7\_MASK                        (0x80U)}}
\DoxyCodeLine{7720 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF7\_SHIFT                       (7U)}}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define LLWU\_F1\_WUF7(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F1\_WUF7\_SHIFT)) \& LLWU\_F1\_WUF7\_MASK)}}
\DoxyCodeLine{7722 }
\DoxyCodeLine{7724 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF8\_MASK                        (0x1U)}}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF8\_SHIFT                       (0U)}}
\DoxyCodeLine{7726 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF8(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF8\_SHIFT)) \& LLWU\_F2\_WUF8\_MASK)}}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF9\_MASK                        (0x2U)}}
\DoxyCodeLine{7728 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF9\_SHIFT                       (1U)}}
\DoxyCodeLine{7729 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF9(x)                          (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF9\_SHIFT)) \& LLWU\_F2\_WUF9\_MASK)}}
\DoxyCodeLine{7730 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF10\_MASK                       (0x4U)}}
\DoxyCodeLine{7731 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF10\_SHIFT                      (2U)}}
\DoxyCodeLine{7732 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF10(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF10\_SHIFT)) \& LLWU\_F2\_WUF10\_MASK)}}
\DoxyCodeLine{7733 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF11\_MASK                       (0x8U)}}
\DoxyCodeLine{7734 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF11\_SHIFT                      (3U)}}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF11(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF11\_SHIFT)) \& LLWU\_F2\_WUF11\_MASK)}}
\DoxyCodeLine{7736 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF12\_MASK                       (0x10U)}}
\DoxyCodeLine{7737 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF12\_SHIFT                      (4U)}}
\DoxyCodeLine{7738 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF12(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF12\_SHIFT)) \& LLWU\_F2\_WUF12\_MASK)}}
\DoxyCodeLine{7739 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF13\_MASK                       (0x20U)}}
\DoxyCodeLine{7740 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF13\_SHIFT                      (5U)}}
\DoxyCodeLine{7741 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF13(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF13\_SHIFT)) \& LLWU\_F2\_WUF13\_MASK)}}
\DoxyCodeLine{7742 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF14\_MASK                       (0x40U)}}
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF14\_SHIFT                      (6U)}}
\DoxyCodeLine{7744 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF14(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF14\_SHIFT)) \& LLWU\_F2\_WUF14\_MASK)}}
\DoxyCodeLine{7745 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF15\_MASK                       (0x80U)}}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF15\_SHIFT                      (7U)}}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define LLWU\_F2\_WUF15(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F2\_WUF15\_SHIFT)) \& LLWU\_F2\_WUF15\_MASK)}}
\DoxyCodeLine{7748 }
\DoxyCodeLine{7750 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF0\_MASK                       (0x1U)}}
\DoxyCodeLine{7751 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF0\_SHIFT                      (0U)}}
\DoxyCodeLine{7752 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF0(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF0\_SHIFT)) \& LLWU\_F3\_MWUF0\_MASK)}}
\DoxyCodeLine{7753 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF1\_MASK                       (0x2U)}}
\DoxyCodeLine{7754 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF1\_SHIFT                      (1U)}}
\DoxyCodeLine{7755 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF1(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF1\_SHIFT)) \& LLWU\_F3\_MWUF1\_MASK)}}
\DoxyCodeLine{7756 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF2\_MASK                       (0x4U)}}
\DoxyCodeLine{7757 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF2\_SHIFT                      (2U)}}
\DoxyCodeLine{7758 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF2(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF2\_SHIFT)) \& LLWU\_F3\_MWUF2\_MASK)}}
\DoxyCodeLine{7759 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF3\_MASK                       (0x8U)}}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF3\_SHIFT                      (3U)}}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF3(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF3\_SHIFT)) \& LLWU\_F3\_MWUF3\_MASK)}}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF4\_MASK                       (0x10U)}}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF4\_SHIFT                      (4U)}}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF4(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF4\_SHIFT)) \& LLWU\_F3\_MWUF4\_MASK)}}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF5\_MASK                       (0x20U)}}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF5\_SHIFT                      (5U)}}
\DoxyCodeLine{7767 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF5(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF5\_SHIFT)) \& LLWU\_F3\_MWUF5\_MASK)}}
\DoxyCodeLine{7768 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF6\_MASK                       (0x40U)}}
\DoxyCodeLine{7769 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF6\_SHIFT                      (6U)}}
\DoxyCodeLine{7770 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF6(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF6\_SHIFT)) \& LLWU\_F3\_MWUF6\_MASK)}}
\DoxyCodeLine{7771 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF7\_MASK                       (0x80U)}}
\DoxyCodeLine{7772 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF7\_SHIFT                      (7U)}}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define LLWU\_F3\_MWUF7(x)                         (((uint8\_t)(((uint8\_t)(x)) << LLWU\_F3\_MWUF7\_SHIFT)) \& LLWU\_F3\_MWUF7\_MASK)}}
\DoxyCodeLine{7774 }
\DoxyCodeLine{7776 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTSEL\_MASK                  (0xFU)}}
\DoxyCodeLine{7777 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTSEL\_SHIFT                 (0U)}}
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTSEL(x)                    (((uint8\_t)(((uint8\_t)(x)) << LLWU\_FILT1\_FILTSEL\_SHIFT)) \& LLWU\_FILT1\_FILTSEL\_MASK)}}
\DoxyCodeLine{7779 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTE\_MASK                    (0x60U)}}
\DoxyCodeLine{7780 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTE\_SHIFT                   (5U)}}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTE(x)                      (((uint8\_t)(((uint8\_t)(x)) << LLWU\_FILT1\_FILTE\_SHIFT)) \& LLWU\_FILT1\_FILTE\_MASK)}}
\DoxyCodeLine{7782 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTF\_MASK                    (0x80U)}}
\DoxyCodeLine{7783 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTF\_SHIFT                   (7U)}}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define LLWU\_FILT1\_FILTF(x)                      (((uint8\_t)(((uint8\_t)(x)) << LLWU\_FILT1\_FILTF\_SHIFT)) \& LLWU\_FILT1\_FILTF\_MASK)}}
\DoxyCodeLine{7785 }
\DoxyCodeLine{7787 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTSEL\_MASK                  (0xFU)}}
\DoxyCodeLine{7788 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTSEL\_SHIFT                 (0U)}}
\DoxyCodeLine{7789 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTSEL(x)                    (((uint8\_t)(((uint8\_t)(x)) << LLWU\_FILT2\_FILTSEL\_SHIFT)) \& LLWU\_FILT2\_FILTSEL\_MASK)}}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTE\_MASK                    (0x60U)}}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTE\_SHIFT                   (5U)}}
\DoxyCodeLine{7792 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTE(x)                      (((uint8\_t)(((uint8\_t)(x)) << LLWU\_FILT2\_FILTE\_SHIFT)) \& LLWU\_FILT2\_FILTE\_MASK)}}
\DoxyCodeLine{7793 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTF\_MASK                    (0x80U)}}
\DoxyCodeLine{7794 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTF\_SHIFT                   (7U)}}
\DoxyCodeLine{7795 \textcolor{preprocessor}{\#define LLWU\_FILT2\_FILTF(x)                      (((uint8\_t)(((uint8\_t)(x)) << LLWU\_FILT2\_FILTF\_SHIFT)) \& LLWU\_FILT2\_FILTF\_MASK)}}
\DoxyCodeLine{7796 }
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define LLWU\_RST\_RSTFILT\_MASK                    (0x1U)}}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define LLWU\_RST\_RSTFILT\_SHIFT                   (0U)}}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define LLWU\_RST\_RSTFILT(x)                      (((uint8\_t)(((uint8\_t)(x)) << LLWU\_RST\_RSTFILT\_SHIFT)) \& LLWU\_RST\_RSTFILT\_MASK)}}
\DoxyCodeLine{7801 \textcolor{preprocessor}{\#define LLWU\_RST\_LLRSTE\_MASK                     (0x2U)}}
\DoxyCodeLine{7802 \textcolor{preprocessor}{\#define LLWU\_RST\_LLRSTE\_SHIFT                    (1U)}}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define LLWU\_RST\_LLRSTE(x)                       (((uint8\_t)(((uint8\_t)(x)) << LLWU\_RST\_LLRSTE\_SHIFT)) \& LLWU\_RST\_LLRSTE\_MASK)}}
\DoxyCodeLine{7804 }
\DoxyCodeLine{7805  \textcolor{comment}{/* end of group LLWU\_Register\_Masks */}}
\DoxyCodeLine{7809 }
\DoxyCodeLine{7810 }
\DoxyCodeLine{7811 \textcolor{comment}{/* LLWU -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{7813 \textcolor{preprocessor}{\#define LLWU\_BASE                                (0x4007C000u)}}
\DoxyCodeLine{7815 \textcolor{preprocessor}{\#define LLWU                                     ((LLWU\_Type *)LLWU\_BASE)}}
\DoxyCodeLine{7817 \textcolor{preprocessor}{\#define LLWU\_BASE\_ADDRS                          \{ LLWU\_BASE \}}}
\DoxyCodeLine{7819 \textcolor{preprocessor}{\#define LLWU\_BASE\_PTRS                           \{ LLWU \}}}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define LLWU\_IRQS                                \{ LLWU\_IRQn \}}}
\DoxyCodeLine{7822  \textcolor{comment}{/* end of group LLWU\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{7826 }
\DoxyCodeLine{7827 }
\DoxyCodeLine{7828 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7829 \textcolor{comment}{   -\/-\/ LPTMR Peripheral Access Layer}}
\DoxyCodeLine{7830 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7831 }
\DoxyCodeLine{7838 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{7839   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}{CSR}};                               }
\DoxyCodeLine{7840   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}{PSR}};                               }
\DoxyCodeLine{7841   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}{CMR}};                               }
\DoxyCodeLine{7842   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}{CNR}};                               }
\DoxyCodeLine{7843 \} \mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\_Type}};}
\DoxyCodeLine{7844 }
\DoxyCodeLine{7845 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7846 \textcolor{comment}{   -\/-\/ LPTMR Register Masks}}
\DoxyCodeLine{7847 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7848 }
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TEN\_MASK                       (0x1U)}}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TEN\_SHIFT                      (0U)}}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TEN\_SHIFT)) \& LPTMR\_CSR\_TEN\_MASK)}}
\DoxyCodeLine{7858 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TMS\_MASK                       (0x2U)}}
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TMS\_SHIFT                      (1U)}}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TMS(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TMS\_SHIFT)) \& LPTMR\_CSR\_TMS\_MASK)}}
\DoxyCodeLine{7861 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TFC\_MASK                       (0x4U)}}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TFC\_SHIFT                      (2U)}}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TFC(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TFC\_SHIFT)) \& LPTMR\_CSR\_TFC\_MASK)}}
\DoxyCodeLine{7864 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPP\_MASK                       (0x8U)}}
\DoxyCodeLine{7865 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPP\_SHIFT                      (3U)}}
\DoxyCodeLine{7866 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPP(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TPP\_SHIFT)) \& LPTMR\_CSR\_TPP\_MASK)}}
\DoxyCodeLine{7867 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPS\_MASK                       (0x30U)}}
\DoxyCodeLine{7868 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPS\_SHIFT                      (4U)}}
\DoxyCodeLine{7869 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TPS(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TPS\_SHIFT)) \& LPTMR\_CSR\_TPS\_MASK)}}
\DoxyCodeLine{7870 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TIE\_MASK                       (0x40U)}}
\DoxyCodeLine{7871 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TIE\_SHIFT                      (6U)}}
\DoxyCodeLine{7872 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TIE\_SHIFT)) \& LPTMR\_CSR\_TIE\_MASK)}}
\DoxyCodeLine{7873 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TCF\_MASK                       (0x80U)}}
\DoxyCodeLine{7874 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TCF\_SHIFT                      (7U)}}
\DoxyCodeLine{7875 \textcolor{preprocessor}{\#define LPTMR\_CSR\_TCF(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CSR\_TCF\_SHIFT)) \& LPTMR\_CSR\_TCF\_MASK)}}
\DoxyCodeLine{7876 }
\DoxyCodeLine{7878 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PCS\_MASK                       (0x3U)}}
\DoxyCodeLine{7879 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PCS\_SHIFT                      (0U)}}
\DoxyCodeLine{7880 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PCS(x)                         (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_PSR\_PCS\_SHIFT)) \& LPTMR\_PSR\_PCS\_MASK)}}
\DoxyCodeLine{7881 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PBYP\_MASK                      (0x4U)}}
\DoxyCodeLine{7882 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PBYP\_SHIFT                     (2U)}}
\DoxyCodeLine{7883 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PBYP(x)                        (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_PSR\_PBYP\_SHIFT)) \& LPTMR\_PSR\_PBYP\_MASK)}}
\DoxyCodeLine{7884 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PRESCALE\_MASK                  (0x78U)}}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PRESCALE\_SHIFT                 (3U)}}
\DoxyCodeLine{7886 \textcolor{preprocessor}{\#define LPTMR\_PSR\_PRESCALE(x)                    (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_PSR\_PRESCALE\_SHIFT)) \& LPTMR\_PSR\_PRESCALE\_MASK)}}
\DoxyCodeLine{7887 }
\DoxyCodeLine{7889 \textcolor{preprocessor}{\#define LPTMR\_CMR\_COMPARE\_MASK                   (0xFFFFU)}}
\DoxyCodeLine{7890 \textcolor{preprocessor}{\#define LPTMR\_CMR\_COMPARE\_SHIFT                  (0U)}}
\DoxyCodeLine{7891 \textcolor{preprocessor}{\#define LPTMR\_CMR\_COMPARE(x)                     (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CMR\_COMPARE\_SHIFT)) \& LPTMR\_CMR\_COMPARE\_MASK)}}
\DoxyCodeLine{7892 }
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define LPTMR\_CNR\_COUNTER\_MASK                   (0xFFFFU)}}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define LPTMR\_CNR\_COUNTER\_SHIFT                  (0U)}}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define LPTMR\_CNR\_COUNTER(x)                     (((uint32\_t)(((uint32\_t)(x)) << LPTMR\_CNR\_COUNTER\_SHIFT)) \& LPTMR\_CNR\_COUNTER\_MASK)}}
\DoxyCodeLine{7897 }
\DoxyCodeLine{7898  \textcolor{comment}{/* end of group LPTMR\_Register\_Masks */}}
\DoxyCodeLine{7902 }
\DoxyCodeLine{7903 }
\DoxyCodeLine{7904 \textcolor{comment}{/* LPTMR -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#define LPTMR0\_BASE                              (0x40040000u)}}
\DoxyCodeLine{7908 \textcolor{preprocessor}{\#define LPTMR0                                   ((LPTMR\_Type *)LPTMR0\_BASE)}}
\DoxyCodeLine{7910 \textcolor{preprocessor}{\#define LPTMR\_BASE\_ADDRS                         \{ LPTMR0\_BASE \}}}
\DoxyCodeLine{7912 \textcolor{preprocessor}{\#define LPTMR\_BASE\_PTRS                          \{ LPTMR0 \}}}
\DoxyCodeLine{7914 \textcolor{preprocessor}{\#define LPTMR\_IRQS                               \{ LPTMR0\_IRQn \}}}
\DoxyCodeLine{7915  \textcolor{comment}{/* end of group LPTMR\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{7919 }
\DoxyCodeLine{7920 }
\DoxyCodeLine{7921 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7922 \textcolor{comment}{   -\/-\/ MCG Peripheral Access Layer}}
\DoxyCodeLine{7923 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7924 }
\DoxyCodeLine{7931 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{7932   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}};                                 }
\DoxyCodeLine{7933   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}};                                 }
\DoxyCodeLine{7934   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}{C3}};                                 }
\DoxyCodeLine{7935   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}{C4}};                                 }
\DoxyCodeLine{7936   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}{C5}};                                 }
\DoxyCodeLine{7937   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}{C6}};                                 }
\DoxyCodeLine{7938   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}};                                  }
\DoxyCodeLine{7939        uint8\_t RESERVED\_0[1];}
\DoxyCodeLine{7940   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}{SC}};                                 }
\DoxyCodeLine{7941        uint8\_t RESERVED\_1[1];}
\DoxyCodeLine{7942   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}{ATCVH}};                              }
\DoxyCodeLine{7943   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}{ATCVL}};                              }
\DoxyCodeLine{7944   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}{C7}};                                 }
\DoxyCodeLine{7945   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}{C8}};                                 }
\DoxyCodeLine{7946 \} \mbox{\hyperlink{struct_m_c_g___type}{MCG\_Type}};}
\DoxyCodeLine{7947 }
\DoxyCodeLine{7948 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{7949 \textcolor{comment}{   -\/-\/ MCG Register Masks}}
\DoxyCodeLine{7950 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{7951 }
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#define MCG\_C1\_IREFSTEN\_MASK                     (0x1U)}}
\DoxyCodeLine{7959 \textcolor{preprocessor}{\#define MCG\_C1\_IREFSTEN\_SHIFT                    (0U)}}
\DoxyCodeLine{7960 \textcolor{preprocessor}{\#define MCG\_C1\_IREFSTEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << MCG\_C1\_IREFSTEN\_SHIFT)) \& MCG\_C1\_IREFSTEN\_MASK)}}
\DoxyCodeLine{7961 \textcolor{preprocessor}{\#define MCG\_C1\_IRCLKEN\_MASK                      (0x2U)}}
\DoxyCodeLine{7962 \textcolor{preprocessor}{\#define MCG\_C1\_IRCLKEN\_SHIFT                     (1U)}}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define MCG\_C1\_IRCLKEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << MCG\_C1\_IRCLKEN\_SHIFT)) \& MCG\_C1\_IRCLKEN\_MASK)}}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define MCG\_C1\_IREFS\_MASK                        (0x4U)}}
\DoxyCodeLine{7965 \textcolor{preprocessor}{\#define MCG\_C1\_IREFS\_SHIFT                       (2U)}}
\DoxyCodeLine{7966 \textcolor{preprocessor}{\#define MCG\_C1\_IREFS(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C1\_IREFS\_SHIFT)) \& MCG\_C1\_IREFS\_MASK)}}
\DoxyCodeLine{7967 \textcolor{preprocessor}{\#define MCG\_C1\_FRDIV\_MASK                        (0x38U)}}
\DoxyCodeLine{7968 \textcolor{preprocessor}{\#define MCG\_C1\_FRDIV\_SHIFT                       (3U)}}
\DoxyCodeLine{7969 \textcolor{preprocessor}{\#define MCG\_C1\_FRDIV(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C1\_FRDIV\_SHIFT)) \& MCG\_C1\_FRDIV\_MASK)}}
\DoxyCodeLine{7970 \textcolor{preprocessor}{\#define MCG\_C1\_CLKS\_MASK                         (0xC0U)}}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define MCG\_C1\_CLKS\_SHIFT                        (6U)}}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define MCG\_C1\_CLKS(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_C1\_CLKS\_SHIFT)) \& MCG\_C1\_CLKS\_MASK)}}
\DoxyCodeLine{7973 }
\DoxyCodeLine{7975 \textcolor{preprocessor}{\#define MCG\_C2\_IRCS\_MASK                         (0x1U)}}
\DoxyCodeLine{7976 \textcolor{preprocessor}{\#define MCG\_C2\_IRCS\_SHIFT                        (0U)}}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define MCG\_C2\_IRCS(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_IRCS\_SHIFT)) \& MCG\_C2\_IRCS\_MASK)}}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define MCG\_C2\_LP\_MASK                           (0x2U)}}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define MCG\_C2\_LP\_SHIFT                          (1U)}}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define MCG\_C2\_LP(x)                             (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_LP\_SHIFT)) \& MCG\_C2\_LP\_MASK)}}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS\_MASK                        (0x4U)}}
\DoxyCodeLine{7982 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS\_SHIFT                       (2U)}}
\DoxyCodeLine{7983 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_EREFS\_SHIFT)) \& MCG\_C2\_EREFS\_MASK)}}
\DoxyCodeLine{7984 \textcolor{preprocessor}{\#define MCG\_C2\_HGO\_MASK                          (0x8U)}}
\DoxyCodeLine{7985 \textcolor{preprocessor}{\#define MCG\_C2\_HGO\_SHIFT                         (3U)}}
\DoxyCodeLine{7986 \textcolor{preprocessor}{\#define MCG\_C2\_HGO(x)                            (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_HGO\_SHIFT)) \& MCG\_C2\_HGO\_MASK)}}
\DoxyCodeLine{7987 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE\_MASK                        (0x30U)}}
\DoxyCodeLine{7988 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE\_SHIFT                       (4U)}}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_RANGE\_SHIFT)) \& MCG\_C2\_RANGE\_MASK)}}
\DoxyCodeLine{7990 \textcolor{preprocessor}{\#define MCG\_C2\_FCFTRIM\_MASK                      (0x40U)}}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define MCG\_C2\_FCFTRIM\_SHIFT                     (6U)}}
\DoxyCodeLine{7992 \textcolor{preprocessor}{\#define MCG\_C2\_FCFTRIM(x)                        (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_FCFTRIM\_SHIFT)) \& MCG\_C2\_FCFTRIM\_MASK)}}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define MCG\_C2\_LOCRE0\_MASK                       (0x80U)}}
\DoxyCodeLine{7994 \textcolor{preprocessor}{\#define MCG\_C2\_LOCRE0\_SHIFT                      (7U)}}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define MCG\_C2\_LOCRE0(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C2\_LOCRE0\_SHIFT)) \& MCG\_C2\_LOCRE0\_MASK)}}
\DoxyCodeLine{7996 }
\DoxyCodeLine{7998 \textcolor{preprocessor}{\#define MCG\_C3\_SCTRIM\_MASK                       (0xFFU)}}
\DoxyCodeLine{7999 \textcolor{preprocessor}{\#define MCG\_C3\_SCTRIM\_SHIFT                      (0U)}}
\DoxyCodeLine{8000 \textcolor{preprocessor}{\#define MCG\_C3\_SCTRIM(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C3\_SCTRIM\_SHIFT)) \& MCG\_C3\_SCTRIM\_MASK)}}
\DoxyCodeLine{8001 }
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define MCG\_C4\_SCFTRIM\_MASK                      (0x1U)}}
\DoxyCodeLine{8004 \textcolor{preprocessor}{\#define MCG\_C4\_SCFTRIM\_SHIFT                     (0U)}}
\DoxyCodeLine{8005 \textcolor{preprocessor}{\#define MCG\_C4\_SCFTRIM(x)                        (((uint8\_t)(((uint8\_t)(x)) << MCG\_C4\_SCFTRIM\_SHIFT)) \& MCG\_C4\_SCFTRIM\_MASK)}}
\DoxyCodeLine{8006 \textcolor{preprocessor}{\#define MCG\_C4\_FCTRIM\_MASK                       (0x1EU)}}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define MCG\_C4\_FCTRIM\_SHIFT                      (1U)}}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define MCG\_C4\_FCTRIM(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C4\_FCTRIM\_SHIFT)) \& MCG\_C4\_FCTRIM\_MASK)}}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define MCG\_C4\_DRST\_DRS\_MASK                     (0x60U)}}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define MCG\_C4\_DRST\_DRS\_SHIFT                    (5U)}}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define MCG\_C4\_DRST\_DRS(x)                       (((uint8\_t)(((uint8\_t)(x)) << MCG\_C4\_DRST\_DRS\_SHIFT)) \& MCG\_C4\_DRST\_DRS\_MASK)}}
\DoxyCodeLine{8012 \textcolor{preprocessor}{\#define MCG\_C4\_DMX32\_MASK                        (0x80U)}}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define MCG\_C4\_DMX32\_SHIFT                       (7U)}}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define MCG\_C4\_DMX32(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C4\_DMX32\_SHIFT)) \& MCG\_C4\_DMX32\_MASK)}}
\DoxyCodeLine{8015 }
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define MCG\_C5\_PRDIV0\_MASK                       (0x1FU)}}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define MCG\_C5\_PRDIV0\_SHIFT                      (0U)}}
\DoxyCodeLine{8019 \textcolor{preprocessor}{\#define MCG\_C5\_PRDIV0(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C5\_PRDIV0\_SHIFT)) \& MCG\_C5\_PRDIV0\_MASK)}}
\DoxyCodeLine{8020 \textcolor{preprocessor}{\#define MCG\_C5\_PLLSTEN0\_MASK                     (0x20U)}}
\DoxyCodeLine{8021 \textcolor{preprocessor}{\#define MCG\_C5\_PLLSTEN0\_SHIFT                    (5U)}}
\DoxyCodeLine{8022 \textcolor{preprocessor}{\#define MCG\_C5\_PLLSTEN0(x)                       (((uint8\_t)(((uint8\_t)(x)) << MCG\_C5\_PLLSTEN0\_SHIFT)) \& MCG\_C5\_PLLSTEN0\_MASK)}}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define MCG\_C5\_PLLCLKEN0\_MASK                    (0x40U)}}
\DoxyCodeLine{8024 \textcolor{preprocessor}{\#define MCG\_C5\_PLLCLKEN0\_SHIFT                   (6U)}}
\DoxyCodeLine{8025 \textcolor{preprocessor}{\#define MCG\_C5\_PLLCLKEN0(x)                      (((uint8\_t)(((uint8\_t)(x)) << MCG\_C5\_PLLCLKEN0\_SHIFT)) \& MCG\_C5\_PLLCLKEN0\_MASK)}}
\DoxyCodeLine{8026 }
\DoxyCodeLine{8028 \textcolor{preprocessor}{\#define MCG\_C6\_VDIV0\_MASK                        (0x1FU)}}
\DoxyCodeLine{8029 \textcolor{preprocessor}{\#define MCG\_C6\_VDIV0\_SHIFT                       (0U)}}
\DoxyCodeLine{8030 \textcolor{preprocessor}{\#define MCG\_C6\_VDIV0(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C6\_VDIV0\_SHIFT)) \& MCG\_C6\_VDIV0\_MASK)}}
\DoxyCodeLine{8031 \textcolor{preprocessor}{\#define MCG\_C6\_CME0\_MASK                         (0x20U)}}
\DoxyCodeLine{8032 \textcolor{preprocessor}{\#define MCG\_C6\_CME0\_SHIFT                        (5U)}}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define MCG\_C6\_CME0(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_C6\_CME0\_SHIFT)) \& MCG\_C6\_CME0\_MASK)}}
\DoxyCodeLine{8034 \textcolor{preprocessor}{\#define MCG\_C6\_PLLS\_MASK                         (0x40U)}}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define MCG\_C6\_PLLS\_SHIFT                        (6U)}}
\DoxyCodeLine{8036 \textcolor{preprocessor}{\#define MCG\_C6\_PLLS(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_C6\_PLLS\_SHIFT)) \& MCG\_C6\_PLLS\_MASK)}}
\DoxyCodeLine{8037 \textcolor{preprocessor}{\#define MCG\_C6\_LOLIE0\_MASK                       (0x80U)}}
\DoxyCodeLine{8038 \textcolor{preprocessor}{\#define MCG\_C6\_LOLIE0\_SHIFT                      (7U)}}
\DoxyCodeLine{8039 \textcolor{preprocessor}{\#define MCG\_C6\_LOLIE0(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C6\_LOLIE0\_SHIFT)) \& MCG\_C6\_LOLIE0\_MASK)}}
\DoxyCodeLine{8040 }
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define MCG\_S\_IRCST\_MASK                         (0x1U)}}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define MCG\_S\_IRCST\_SHIFT                        (0U)}}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#define MCG\_S\_IRCST(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_IRCST\_SHIFT)) \& MCG\_S\_IRCST\_MASK)}}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define MCG\_S\_OSCINIT0\_MASK                      (0x2U)}}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define MCG\_S\_OSCINIT0\_SHIFT                     (1U)}}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define MCG\_S\_OSCINIT0(x)                        (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_OSCINIT0\_SHIFT)) \& MCG\_S\_OSCINIT0\_MASK)}}
\DoxyCodeLine{8048 \textcolor{preprocessor}{\#define MCG\_S\_CLKST\_MASK                         (0xCU)}}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define MCG\_S\_CLKST\_SHIFT                        (2U)}}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define MCG\_S\_CLKST(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_CLKST\_SHIFT)) \& MCG\_S\_CLKST\_MASK)}}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define MCG\_S\_IREFST\_MASK                        (0x10U)}}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define MCG\_S\_IREFST\_SHIFT                       (4U)}}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define MCG\_S\_IREFST(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_IREFST\_SHIFT)) \& MCG\_S\_IREFST\_MASK)}}
\DoxyCodeLine{8054 \textcolor{preprocessor}{\#define MCG\_S\_PLLST\_MASK                         (0x20U)}}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#define MCG\_S\_PLLST\_SHIFT                        (5U)}}
\DoxyCodeLine{8056 \textcolor{preprocessor}{\#define MCG\_S\_PLLST(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_PLLST\_SHIFT)) \& MCG\_S\_PLLST\_MASK)}}
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define MCG\_S\_LOCK0\_MASK                         (0x40U)}}
\DoxyCodeLine{8058 \textcolor{preprocessor}{\#define MCG\_S\_LOCK0\_SHIFT                        (6U)}}
\DoxyCodeLine{8059 \textcolor{preprocessor}{\#define MCG\_S\_LOCK0(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_LOCK0\_SHIFT)) \& MCG\_S\_LOCK0\_MASK)}}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define MCG\_S\_LOLS0\_MASK                         (0x80U)}}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define MCG\_S\_LOLS0\_SHIFT                        (7U)}}
\DoxyCodeLine{8062 \textcolor{preprocessor}{\#define MCG\_S\_LOLS0(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_LOLS0\_SHIFT)) \& MCG\_S\_LOLS0\_MASK)}}
\DoxyCodeLine{8063 }
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define MCG\_SC\_LOCS0\_MASK                        (0x1U)}}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define MCG\_SC\_LOCS0\_SHIFT                       (0U)}}
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define MCG\_SC\_LOCS0(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_LOCS0\_SHIFT)) \& MCG\_SC\_LOCS0\_MASK)}}
\DoxyCodeLine{8068 \textcolor{preprocessor}{\#define MCG\_SC\_FCRDIV\_MASK                       (0xEU)}}
\DoxyCodeLine{8069 \textcolor{preprocessor}{\#define MCG\_SC\_FCRDIV\_SHIFT                      (1U)}}
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define MCG\_SC\_FCRDIV(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_FCRDIV\_SHIFT)) \& MCG\_SC\_FCRDIV\_MASK)}}
\DoxyCodeLine{8071 \textcolor{preprocessor}{\#define MCG\_SC\_FLTPRSRV\_MASK                     (0x10U)}}
\DoxyCodeLine{8072 \textcolor{preprocessor}{\#define MCG\_SC\_FLTPRSRV\_SHIFT                    (4U)}}
\DoxyCodeLine{8073 \textcolor{preprocessor}{\#define MCG\_SC\_FLTPRSRV(x)                       (((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_FLTPRSRV\_SHIFT)) \& MCG\_SC\_FLTPRSRV\_MASK)}}
\DoxyCodeLine{8074 \textcolor{preprocessor}{\#define MCG\_SC\_ATMF\_MASK                         (0x20U)}}
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define MCG\_SC\_ATMF\_SHIFT                        (5U)}}
\DoxyCodeLine{8076 \textcolor{preprocessor}{\#define MCG\_SC\_ATMF(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_ATMF\_SHIFT)) \& MCG\_SC\_ATMF\_MASK)}}
\DoxyCodeLine{8077 \textcolor{preprocessor}{\#define MCG\_SC\_ATMS\_MASK                         (0x40U)}}
\DoxyCodeLine{8078 \textcolor{preprocessor}{\#define MCG\_SC\_ATMS\_SHIFT                        (6U)}}
\DoxyCodeLine{8079 \textcolor{preprocessor}{\#define MCG\_SC\_ATMS(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_ATMS\_SHIFT)) \& MCG\_SC\_ATMS\_MASK)}}
\DoxyCodeLine{8080 \textcolor{preprocessor}{\#define MCG\_SC\_ATME\_MASK                         (0x80U)}}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define MCG\_SC\_ATME\_SHIFT                        (7U)}}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define MCG\_SC\_ATME(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_ATME\_SHIFT)) \& MCG\_SC\_ATME\_MASK)}}
\DoxyCodeLine{8083 }
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define MCG\_ATCVH\_ATCVH\_MASK                     (0xFFU)}}
\DoxyCodeLine{8086 \textcolor{preprocessor}{\#define MCG\_ATCVH\_ATCVH\_SHIFT                    (0U)}}
\DoxyCodeLine{8087 \textcolor{preprocessor}{\#define MCG\_ATCVH\_ATCVH(x)                       (((uint8\_t)(((uint8\_t)(x)) << MCG\_ATCVH\_ATCVH\_SHIFT)) \& MCG\_ATCVH\_ATCVH\_MASK)}}
\DoxyCodeLine{8088 }
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define MCG\_ATCVL\_ATCVL\_MASK                     (0xFFU)}}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define MCG\_ATCVL\_ATCVL\_SHIFT                    (0U)}}
\DoxyCodeLine{8092 \textcolor{preprocessor}{\#define MCG\_ATCVL\_ATCVL(x)                       (((uint8\_t)(((uint8\_t)(x)) << MCG\_ATCVL\_ATCVL\_SHIFT)) \& MCG\_ATCVL\_ATCVL\_MASK)}}
\DoxyCodeLine{8093 }
\DoxyCodeLine{8095 \textcolor{preprocessor}{\#define MCG\_C7\_OSCSEL\_MASK                       (0x3U)}}
\DoxyCodeLine{8096 \textcolor{preprocessor}{\#define MCG\_C7\_OSCSEL\_SHIFT                      (0U)}}
\DoxyCodeLine{8097 \textcolor{preprocessor}{\#define MCG\_C7\_OSCSEL(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C7\_OSCSEL\_SHIFT)) \& MCG\_C7\_OSCSEL\_MASK)}}
\DoxyCodeLine{8098 }
\DoxyCodeLine{8100 \textcolor{preprocessor}{\#define MCG\_C8\_LOCS1\_MASK                        (0x1U)}}
\DoxyCodeLine{8101 \textcolor{preprocessor}{\#define MCG\_C8\_LOCS1\_SHIFT                       (0U)}}
\DoxyCodeLine{8102 \textcolor{preprocessor}{\#define MCG\_C8\_LOCS1(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C8\_LOCS1\_SHIFT)) \& MCG\_C8\_LOCS1\_MASK)}}
\DoxyCodeLine{8103 \textcolor{preprocessor}{\#define MCG\_C8\_CME1\_MASK                         (0x20U)}}
\DoxyCodeLine{8104 \textcolor{preprocessor}{\#define MCG\_C8\_CME1\_SHIFT                        (5U)}}
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define MCG\_C8\_CME1(x)                           (((uint8\_t)(((uint8\_t)(x)) << MCG\_C8\_CME1\_SHIFT)) \& MCG\_C8\_CME1\_MASK)}}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define MCG\_C8\_LOLRE\_MASK                        (0x40U)}}
\DoxyCodeLine{8107 \textcolor{preprocessor}{\#define MCG\_C8\_LOLRE\_SHIFT                       (6U)}}
\DoxyCodeLine{8108 \textcolor{preprocessor}{\#define MCG\_C8\_LOLRE(x)                          (((uint8\_t)(((uint8\_t)(x)) << MCG\_C8\_LOLRE\_SHIFT)) \& MCG\_C8\_LOLRE\_MASK)}}
\DoxyCodeLine{8109 \textcolor{preprocessor}{\#define MCG\_C8\_LOCRE1\_MASK                       (0x80U)}}
\DoxyCodeLine{8110 \textcolor{preprocessor}{\#define MCG\_C8\_LOCRE1\_SHIFT                      (7U)}}
\DoxyCodeLine{8111 \textcolor{preprocessor}{\#define MCG\_C8\_LOCRE1(x)                         (((uint8\_t)(((uint8\_t)(x)) << MCG\_C8\_LOCRE1\_SHIFT)) \& MCG\_C8\_LOCRE1\_MASK)}}
\DoxyCodeLine{8112 }
\DoxyCodeLine{8113  \textcolor{comment}{/* end of group MCG\_Register\_Masks */}}
\DoxyCodeLine{8117 }
\DoxyCodeLine{8118 }
\DoxyCodeLine{8119 \textcolor{comment}{/* MCG -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define MCG\_BASE                                 (0x40064000u)}}
\DoxyCodeLine{8123 \textcolor{preprocessor}{\#define MCG                                      ((MCG\_Type *)MCG\_BASE)}}
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define MCG\_BASE\_ADDRS                           \{ MCG\_BASE \}}}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define MCG\_BASE\_PTRS                            \{ MCG \}}}
\DoxyCodeLine{8128  \textcolor{comment}{/* end of group MCG\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8132 }
\DoxyCodeLine{8133 }
\DoxyCodeLine{8134 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8135 \textcolor{comment}{   -\/-\/ MCM Peripheral Access Layer}}
\DoxyCodeLine{8136 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8137 }
\DoxyCodeLine{8144 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8145        uint8\_t RESERVED\_0[8];}
\DoxyCodeLine{8146   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}{PLASC}};                             }
\DoxyCodeLine{8147   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}{PLAMC}};                             }
\DoxyCodeLine{8148   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}};                                }
\DoxyCodeLine{8149   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}{ISCR}};                              }
\DoxyCodeLine{8150   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}{ETBCC}};                             }
\DoxyCodeLine{8151   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}{ETBRL}};                             }
\DoxyCodeLine{8152   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}{ETBCNT}};                            }
\DoxyCodeLine{8153        uint8\_t RESERVED\_1[16];}
\DoxyCodeLine{8154   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}{PID}};                               }
\DoxyCodeLine{8155 \} \mbox{\hyperlink{struct_m_c_m___type}{MCM\_Type}};}
\DoxyCodeLine{8156 }
\DoxyCodeLine{8157 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8158 \textcolor{comment}{   -\/-\/ MCM Register Masks}}
\DoxyCodeLine{8159 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8160 }
\DoxyCodeLine{8167 \textcolor{preprocessor}{\#define MCM\_PLASC\_ASC\_MASK                       (0xFFU)}}
\DoxyCodeLine{8168 \textcolor{preprocessor}{\#define MCM\_PLASC\_ASC\_SHIFT                      (0U)}}
\DoxyCodeLine{8169 \textcolor{preprocessor}{\#define MCM\_PLASC\_ASC(x)                         (((uint16\_t)(((uint16\_t)(x)) << MCM\_PLASC\_ASC\_SHIFT)) \& MCM\_PLASC\_ASC\_MASK)}}
\DoxyCodeLine{8170 }
\DoxyCodeLine{8172 \textcolor{preprocessor}{\#define MCM\_PLAMC\_AMC\_MASK                       (0xFFU)}}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define MCM\_PLAMC\_AMC\_SHIFT                      (0U)}}
\DoxyCodeLine{8174 \textcolor{preprocessor}{\#define MCM\_PLAMC\_AMC(x)                         (((uint16\_t)(((uint16\_t)(x)) << MCM\_PLAMC\_AMC\_SHIFT)) \& MCM\_PLAMC\_AMC\_MASK)}}
\DoxyCodeLine{8175 }
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMUAP\_MASK                      (0x3000000U)}}
\DoxyCodeLine{8178 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMUAP\_SHIFT                     (24U)}}
\DoxyCodeLine{8179 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMUAP(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_CR\_SRAMUAP\_SHIFT)) \& MCM\_CR\_SRAMUAP\_MASK)}}
\DoxyCodeLine{8180 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMUWP\_MASK                      (0x4000000U)}}
\DoxyCodeLine{8181 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMUWP\_SHIFT                     (26U)}}
\DoxyCodeLine{8182 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMUWP(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_CR\_SRAMUWP\_SHIFT)) \& MCM\_CR\_SRAMUWP\_MASK)}}
\DoxyCodeLine{8183 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMLAP\_MASK                      (0x30000000U)}}
\DoxyCodeLine{8184 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMLAP\_SHIFT                     (28U)}}
\DoxyCodeLine{8185 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMLAP(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_CR\_SRAMLAP\_SHIFT)) \& MCM\_CR\_SRAMLAP\_MASK)}}
\DoxyCodeLine{8186 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMLWP\_MASK                      (0x40000000U)}}
\DoxyCodeLine{8187 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMLWP\_SHIFT                     (30U)}}
\DoxyCodeLine{8188 \textcolor{preprocessor}{\#define MCM\_CR\_SRAMLWP(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_CR\_SRAMLWP\_SHIFT)) \& MCM\_CR\_SRAMLWP\_MASK)}}
\DoxyCodeLine{8189 }
\DoxyCodeLine{8191 \textcolor{preprocessor}{\#define MCM\_ISCR\_IRQ\_MASK                        (0x2U)}}
\DoxyCodeLine{8192 \textcolor{preprocessor}{\#define MCM\_ISCR\_IRQ\_SHIFT                       (1U)}}
\DoxyCodeLine{8193 \textcolor{preprocessor}{\#define MCM\_ISCR\_IRQ(x)                          (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_IRQ\_SHIFT)) \& MCM\_ISCR\_IRQ\_MASK)}}
\DoxyCodeLine{8194 \textcolor{preprocessor}{\#define MCM\_ISCR\_NMI\_MASK                        (0x4U)}}
\DoxyCodeLine{8195 \textcolor{preprocessor}{\#define MCM\_ISCR\_NMI\_SHIFT                       (2U)}}
\DoxyCodeLine{8196 \textcolor{preprocessor}{\#define MCM\_ISCR\_NMI(x)                          (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_NMI\_SHIFT)) \& MCM\_ISCR\_NMI\_MASK)}}
\DoxyCodeLine{8197 \textcolor{preprocessor}{\#define MCM\_ISCR\_DHREQ\_MASK                      (0x8U)}}
\DoxyCodeLine{8198 \textcolor{preprocessor}{\#define MCM\_ISCR\_DHREQ\_SHIFT                     (3U)}}
\DoxyCodeLine{8199 \textcolor{preprocessor}{\#define MCM\_ISCR\_DHREQ(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_DHREQ\_SHIFT)) \& MCM\_ISCR\_DHREQ\_MASK)}}
\DoxyCodeLine{8200 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIOC\_MASK                       (0x100U)}}
\DoxyCodeLine{8201 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIOC\_SHIFT                      (8U)}}
\DoxyCodeLine{8202 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIOC(x)                         (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FIOC\_SHIFT)) \& MCM\_ISCR\_FIOC\_MASK)}}
\DoxyCodeLine{8203 \textcolor{preprocessor}{\#define MCM\_ISCR\_FDZC\_MASK                       (0x200U)}}
\DoxyCodeLine{8204 \textcolor{preprocessor}{\#define MCM\_ISCR\_FDZC\_SHIFT                      (9U)}}
\DoxyCodeLine{8205 \textcolor{preprocessor}{\#define MCM\_ISCR\_FDZC(x)                         (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FDZC\_SHIFT)) \& MCM\_ISCR\_FDZC\_MASK)}}
\DoxyCodeLine{8206 \textcolor{preprocessor}{\#define MCM\_ISCR\_FOFC\_MASK                       (0x400U)}}
\DoxyCodeLine{8207 \textcolor{preprocessor}{\#define MCM\_ISCR\_FOFC\_SHIFT                      (10U)}}
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#define MCM\_ISCR\_FOFC(x)                         (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FOFC\_SHIFT)) \& MCM\_ISCR\_FOFC\_MASK)}}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define MCM\_ISCR\_FUFC\_MASK                       (0x800U)}}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define MCM\_ISCR\_FUFC\_SHIFT                      (11U)}}
\DoxyCodeLine{8211 \textcolor{preprocessor}{\#define MCM\_ISCR\_FUFC(x)                         (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FUFC\_SHIFT)) \& MCM\_ISCR\_FUFC\_MASK)}}
\DoxyCodeLine{8212 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIXC\_MASK                       (0x1000U)}}
\DoxyCodeLine{8213 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIXC\_SHIFT                      (12U)}}
\DoxyCodeLine{8214 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIXC(x)                         (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FIXC\_SHIFT)) \& MCM\_ISCR\_FIXC\_MASK)}}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIDC\_MASK                       (0x8000U)}}
\DoxyCodeLine{8216 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIDC\_SHIFT                      (15U)}}
\DoxyCodeLine{8217 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIDC(x)                         (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FIDC\_SHIFT)) \& MCM\_ISCR\_FIDC\_MASK)}}
\DoxyCodeLine{8218 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIOCE\_MASK                      (0x1000000U)}}
\DoxyCodeLine{8219 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIOCE\_SHIFT                     (24U)}}
\DoxyCodeLine{8220 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIOCE(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FIOCE\_SHIFT)) \& MCM\_ISCR\_FIOCE\_MASK)}}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#define MCM\_ISCR\_FDZCE\_MASK                      (0x2000000U)}}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define MCM\_ISCR\_FDZCE\_SHIFT                     (25U)}}
\DoxyCodeLine{8223 \textcolor{preprocessor}{\#define MCM\_ISCR\_FDZCE(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FDZCE\_SHIFT)) \& MCM\_ISCR\_FDZCE\_MASK)}}
\DoxyCodeLine{8224 \textcolor{preprocessor}{\#define MCM\_ISCR\_FOFCE\_MASK                      (0x4000000U)}}
\DoxyCodeLine{8225 \textcolor{preprocessor}{\#define MCM\_ISCR\_FOFCE\_SHIFT                     (26U)}}
\DoxyCodeLine{8226 \textcolor{preprocessor}{\#define MCM\_ISCR\_FOFCE(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FOFCE\_SHIFT)) \& MCM\_ISCR\_FOFCE\_MASK)}}
\DoxyCodeLine{8227 \textcolor{preprocessor}{\#define MCM\_ISCR\_FUFCE\_MASK                      (0x8000000U)}}
\DoxyCodeLine{8228 \textcolor{preprocessor}{\#define MCM\_ISCR\_FUFCE\_SHIFT                     (27U)}}
\DoxyCodeLine{8229 \textcolor{preprocessor}{\#define MCM\_ISCR\_FUFCE(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FUFCE\_SHIFT)) \& MCM\_ISCR\_FUFCE\_MASK)}}
\DoxyCodeLine{8230 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIXCE\_MASK                      (0x10000000U)}}
\DoxyCodeLine{8231 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIXCE\_SHIFT                     (28U)}}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIXCE(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FIXCE\_SHIFT)) \& MCM\_ISCR\_FIXCE\_MASK)}}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIDCE\_MASK                      (0x80000000U)}}
\DoxyCodeLine{8234 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIDCE\_SHIFT                     (31U)}}
\DoxyCodeLine{8235 \textcolor{preprocessor}{\#define MCM\_ISCR\_FIDCE(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ISCR\_FIDCE\_SHIFT)) \& MCM\_ISCR\_FIDCE\_MASK)}}
\DoxyCodeLine{8236 }
\DoxyCodeLine{8238 \textcolor{preprocessor}{\#define MCM\_ETBCC\_CNTEN\_MASK                     (0x1U)}}
\DoxyCodeLine{8239 \textcolor{preprocessor}{\#define MCM\_ETBCC\_CNTEN\_SHIFT                    (0U)}}
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define MCM\_ETBCC\_CNTEN(x)                       (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBCC\_CNTEN\_SHIFT)) \& MCM\_ETBCC\_CNTEN\_MASK)}}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define MCM\_ETBCC\_RSPT\_MASK                      (0x6U)}}
\DoxyCodeLine{8242 \textcolor{preprocessor}{\#define MCM\_ETBCC\_RSPT\_SHIFT                     (1U)}}
\DoxyCodeLine{8243 \textcolor{preprocessor}{\#define MCM\_ETBCC\_RSPT(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBCC\_RSPT\_SHIFT)) \& MCM\_ETBCC\_RSPT\_MASK)}}
\DoxyCodeLine{8244 \textcolor{preprocessor}{\#define MCM\_ETBCC\_RLRQ\_MASK                      (0x8U)}}
\DoxyCodeLine{8245 \textcolor{preprocessor}{\#define MCM\_ETBCC\_RLRQ\_SHIFT                     (3U)}}
\DoxyCodeLine{8246 \textcolor{preprocessor}{\#define MCM\_ETBCC\_RLRQ(x)                        (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBCC\_RLRQ\_SHIFT)) \& MCM\_ETBCC\_RLRQ\_MASK)}}
\DoxyCodeLine{8247 \textcolor{preprocessor}{\#define MCM\_ETBCC\_ETDIS\_MASK                     (0x10U)}}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define MCM\_ETBCC\_ETDIS\_SHIFT                    (4U)}}
\DoxyCodeLine{8249 \textcolor{preprocessor}{\#define MCM\_ETBCC\_ETDIS(x)                       (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBCC\_ETDIS\_SHIFT)) \& MCM\_ETBCC\_ETDIS\_MASK)}}
\DoxyCodeLine{8250 \textcolor{preprocessor}{\#define MCM\_ETBCC\_ITDIS\_MASK                     (0x20U)}}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define MCM\_ETBCC\_ITDIS\_SHIFT                    (5U)}}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define MCM\_ETBCC\_ITDIS(x)                       (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBCC\_ITDIS\_SHIFT)) \& MCM\_ETBCC\_ITDIS\_MASK)}}
\DoxyCodeLine{8253 }
\DoxyCodeLine{8255 \textcolor{preprocessor}{\#define MCM\_ETBRL\_RELOAD\_MASK                    (0x7FFU)}}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define MCM\_ETBRL\_RELOAD\_SHIFT                   (0U)}}
\DoxyCodeLine{8257 \textcolor{preprocessor}{\#define MCM\_ETBRL\_RELOAD(x)                      (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBRL\_RELOAD\_SHIFT)) \& MCM\_ETBRL\_RELOAD\_MASK)}}
\DoxyCodeLine{8258 }
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#define MCM\_ETBCNT\_COUNTER\_MASK                  (0x7FFU)}}
\DoxyCodeLine{8261 \textcolor{preprocessor}{\#define MCM\_ETBCNT\_COUNTER\_SHIFT                 (0U)}}
\DoxyCodeLine{8262 \textcolor{preprocessor}{\#define MCM\_ETBCNT\_COUNTER(x)                    (((uint32\_t)(((uint32\_t)(x)) << MCM\_ETBCNT\_COUNTER\_SHIFT)) \& MCM\_ETBCNT\_COUNTER\_MASK)}}
\DoxyCodeLine{8263 }
\DoxyCodeLine{8265 \textcolor{preprocessor}{\#define MCM\_PID\_PID\_MASK                         (0xFFU)}}
\DoxyCodeLine{8266 \textcolor{preprocessor}{\#define MCM\_PID\_PID\_SHIFT                        (0U)}}
\DoxyCodeLine{8267 \textcolor{preprocessor}{\#define MCM\_PID\_PID(x)                           (((uint32\_t)(((uint32\_t)(x)) << MCM\_PID\_PID\_SHIFT)) \& MCM\_PID\_PID\_MASK)}}
\DoxyCodeLine{8268 }
\DoxyCodeLine{8269  \textcolor{comment}{/* end of group MCM\_Register\_Masks */}}
\DoxyCodeLine{8273 }
\DoxyCodeLine{8274 }
\DoxyCodeLine{8275 \textcolor{comment}{/* MCM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8277 \textcolor{preprocessor}{\#define MCM\_BASE                                 (0xE0080000u)}}
\DoxyCodeLine{8279 \textcolor{preprocessor}{\#define MCM                                      ((MCM\_Type *)MCM\_BASE)}}
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define MCM\_BASE\_ADDRS                           \{ MCM\_BASE \}}}
\DoxyCodeLine{8283 \textcolor{preprocessor}{\#define MCM\_BASE\_PTRS                            \{ MCM \}}}
\DoxyCodeLine{8285 \textcolor{preprocessor}{\#define MCM\_IRQS                                 \{ MCM\_IRQn \}}}
\DoxyCodeLine{8286  \textcolor{comment}{/* end of group MCM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8290 }
\DoxyCodeLine{8291 }
\DoxyCodeLine{8292 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8293 \textcolor{comment}{   -\/-\/ NV Peripheral Access Layer}}
\DoxyCodeLine{8294 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8295 }
\DoxyCodeLine{8302 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8303   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}{BACKKEY3}};                           }
\DoxyCodeLine{8304   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}{BACKKEY2}};                           }
\DoxyCodeLine{8305   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}{BACKKEY1}};                           }
\DoxyCodeLine{8306   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}{BACKKEY0}};                           }
\DoxyCodeLine{8307   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}{BACKKEY7}};                           }
\DoxyCodeLine{8308   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}{BACKKEY6}};                           }
\DoxyCodeLine{8309   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}{BACKKEY5}};                           }
\DoxyCodeLine{8310   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}{BACKKEY4}};                           }
\DoxyCodeLine{8311   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}{FPROT3}};                             }
\DoxyCodeLine{8312   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}{FPROT2}};                             }
\DoxyCodeLine{8313   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}{FPROT1}};                             }
\DoxyCodeLine{8314   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}{FPROT0}};                             }
\DoxyCodeLine{8315   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}{FSEC}};                               }
\DoxyCodeLine{8316   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}{FOPT}};                               }
\DoxyCodeLine{8317   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}{FEPROT}};                             }
\DoxyCodeLine{8318   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}{FDPROT}};                             }
\DoxyCodeLine{8319 \} \mbox{\hyperlink{struct_n_v___type}{NV\_Type}};}
\DoxyCodeLine{8320 }
\DoxyCodeLine{8321 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8322 \textcolor{comment}{   -\/-\/ NV Register Masks}}
\DoxyCodeLine{8323 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8324 }
\DoxyCodeLine{8331 \textcolor{preprocessor}{\#define NV\_BACKKEY3\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8332 \textcolor{preprocessor}{\#define NV\_BACKKEY3\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8333 \textcolor{preprocessor}{\#define NV\_BACKKEY3\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY3\_KEY\_SHIFT)) \& NV\_BACKKEY3\_KEY\_MASK)}}
\DoxyCodeLine{8334 }
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define NV\_BACKKEY2\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8337 \textcolor{preprocessor}{\#define NV\_BACKKEY2\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8338 \textcolor{preprocessor}{\#define NV\_BACKKEY2\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY2\_KEY\_SHIFT)) \& NV\_BACKKEY2\_KEY\_MASK)}}
\DoxyCodeLine{8339 }
\DoxyCodeLine{8341 \textcolor{preprocessor}{\#define NV\_BACKKEY1\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8342 \textcolor{preprocessor}{\#define NV\_BACKKEY1\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8343 \textcolor{preprocessor}{\#define NV\_BACKKEY1\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY1\_KEY\_SHIFT)) \& NV\_BACKKEY1\_KEY\_MASK)}}
\DoxyCodeLine{8344 }
\DoxyCodeLine{8346 \textcolor{preprocessor}{\#define NV\_BACKKEY0\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8347 \textcolor{preprocessor}{\#define NV\_BACKKEY0\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8348 \textcolor{preprocessor}{\#define NV\_BACKKEY0\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY0\_KEY\_SHIFT)) \& NV\_BACKKEY0\_KEY\_MASK)}}
\DoxyCodeLine{8349 }
\DoxyCodeLine{8351 \textcolor{preprocessor}{\#define NV\_BACKKEY7\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8352 \textcolor{preprocessor}{\#define NV\_BACKKEY7\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8353 \textcolor{preprocessor}{\#define NV\_BACKKEY7\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY7\_KEY\_SHIFT)) \& NV\_BACKKEY7\_KEY\_MASK)}}
\DoxyCodeLine{8354 }
\DoxyCodeLine{8356 \textcolor{preprocessor}{\#define NV\_BACKKEY6\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8357 \textcolor{preprocessor}{\#define NV\_BACKKEY6\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8358 \textcolor{preprocessor}{\#define NV\_BACKKEY6\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY6\_KEY\_SHIFT)) \& NV\_BACKKEY6\_KEY\_MASK)}}
\DoxyCodeLine{8359 }
\DoxyCodeLine{8361 \textcolor{preprocessor}{\#define NV\_BACKKEY5\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8362 \textcolor{preprocessor}{\#define NV\_BACKKEY5\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8363 \textcolor{preprocessor}{\#define NV\_BACKKEY5\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY5\_KEY\_SHIFT)) \& NV\_BACKKEY5\_KEY\_MASK)}}
\DoxyCodeLine{8364 }
\DoxyCodeLine{8366 \textcolor{preprocessor}{\#define NV\_BACKKEY4\_KEY\_MASK                     (0xFFU)}}
\DoxyCodeLine{8367 \textcolor{preprocessor}{\#define NV\_BACKKEY4\_KEY\_SHIFT                    (0U)}}
\DoxyCodeLine{8368 \textcolor{preprocessor}{\#define NV\_BACKKEY4\_KEY(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_BACKKEY4\_KEY\_SHIFT)) \& NV\_BACKKEY4\_KEY\_MASK)}}
\DoxyCodeLine{8369 }
\DoxyCodeLine{8371 \textcolor{preprocessor}{\#define NV\_FPROT3\_PROT\_MASK                      (0xFFU)}}
\DoxyCodeLine{8372 \textcolor{preprocessor}{\#define NV\_FPROT3\_PROT\_SHIFT                     (0U)}}
\DoxyCodeLine{8373 \textcolor{preprocessor}{\#define NV\_FPROT3\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x)) << NV\_FPROT3\_PROT\_SHIFT)) \& NV\_FPROT3\_PROT\_MASK)}}
\DoxyCodeLine{8374 }
\DoxyCodeLine{8376 \textcolor{preprocessor}{\#define NV\_FPROT2\_PROT\_MASK                      (0xFFU)}}
\DoxyCodeLine{8377 \textcolor{preprocessor}{\#define NV\_FPROT2\_PROT\_SHIFT                     (0U)}}
\DoxyCodeLine{8378 \textcolor{preprocessor}{\#define NV\_FPROT2\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x)) << NV\_FPROT2\_PROT\_SHIFT)) \& NV\_FPROT2\_PROT\_MASK)}}
\DoxyCodeLine{8379 }
\DoxyCodeLine{8381 \textcolor{preprocessor}{\#define NV\_FPROT1\_PROT\_MASK                      (0xFFU)}}
\DoxyCodeLine{8382 \textcolor{preprocessor}{\#define NV\_FPROT1\_PROT\_SHIFT                     (0U)}}
\DoxyCodeLine{8383 \textcolor{preprocessor}{\#define NV\_FPROT1\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x)) << NV\_FPROT1\_PROT\_SHIFT)) \& NV\_FPROT1\_PROT\_MASK)}}
\DoxyCodeLine{8384 }
\DoxyCodeLine{8386 \textcolor{preprocessor}{\#define NV\_FPROT0\_PROT\_MASK                      (0xFFU)}}
\DoxyCodeLine{8387 \textcolor{preprocessor}{\#define NV\_FPROT0\_PROT\_SHIFT                     (0U)}}
\DoxyCodeLine{8388 \textcolor{preprocessor}{\#define NV\_FPROT0\_PROT(x)                        (((uint8\_t)(((uint8\_t)(x)) << NV\_FPROT0\_PROT\_SHIFT)) \& NV\_FPROT0\_PROT\_MASK)}}
\DoxyCodeLine{8389 }
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define NV\_FSEC\_SEC\_MASK                         (0x3U)}}
\DoxyCodeLine{8392 \textcolor{preprocessor}{\#define NV\_FSEC\_SEC\_SHIFT                        (0U)}}
\DoxyCodeLine{8393 \textcolor{preprocessor}{\#define NV\_FSEC\_SEC(x)                           (((uint8\_t)(((uint8\_t)(x)) << NV\_FSEC\_SEC\_SHIFT)) \& NV\_FSEC\_SEC\_MASK)}}
\DoxyCodeLine{8394 \textcolor{preprocessor}{\#define NV\_FSEC\_FSLACC\_MASK                      (0xCU)}}
\DoxyCodeLine{8395 \textcolor{preprocessor}{\#define NV\_FSEC\_FSLACC\_SHIFT                     (2U)}}
\DoxyCodeLine{8396 \textcolor{preprocessor}{\#define NV\_FSEC\_FSLACC(x)                        (((uint8\_t)(((uint8\_t)(x)) << NV\_FSEC\_FSLACC\_SHIFT)) \& NV\_FSEC\_FSLACC\_MASK)}}
\DoxyCodeLine{8397 \textcolor{preprocessor}{\#define NV\_FSEC\_MEEN\_MASK                        (0x30U)}}
\DoxyCodeLine{8398 \textcolor{preprocessor}{\#define NV\_FSEC\_MEEN\_SHIFT                       (4U)}}
\DoxyCodeLine{8399 \textcolor{preprocessor}{\#define NV\_FSEC\_MEEN(x)                          (((uint8\_t)(((uint8\_t)(x)) << NV\_FSEC\_MEEN\_SHIFT)) \& NV\_FSEC\_MEEN\_MASK)}}
\DoxyCodeLine{8400 \textcolor{preprocessor}{\#define NV\_FSEC\_KEYEN\_MASK                       (0xC0U)}}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define NV\_FSEC\_KEYEN\_SHIFT                      (6U)}}
\DoxyCodeLine{8402 \textcolor{preprocessor}{\#define NV\_FSEC\_KEYEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << NV\_FSEC\_KEYEN\_SHIFT)) \& NV\_FSEC\_KEYEN\_MASK)}}
\DoxyCodeLine{8403 }
\DoxyCodeLine{8405 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT\_MASK                      (0x1U)}}
\DoxyCodeLine{8406 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT\_SHIFT                     (0U)}}
\DoxyCodeLine{8407 \textcolor{preprocessor}{\#define NV\_FOPT\_LPBOOT(x)                        (((uint8\_t)(((uint8\_t)(x)) << NV\_FOPT\_LPBOOT\_SHIFT)) \& NV\_FOPT\_LPBOOT\_MASK)}}
\DoxyCodeLine{8408 \textcolor{preprocessor}{\#define NV\_FOPT\_EZPORT\_DIS\_MASK                  (0x2U)}}
\DoxyCodeLine{8409 \textcolor{preprocessor}{\#define NV\_FOPT\_EZPORT\_DIS\_SHIFT                 (1U)}}
\DoxyCodeLine{8410 \textcolor{preprocessor}{\#define NV\_FOPT\_EZPORT\_DIS(x)                    (((uint8\_t)(((uint8\_t)(x)) << NV\_FOPT\_EZPORT\_DIS\_SHIFT)) \& NV\_FOPT\_EZPORT\_DIS\_MASK)}}
\DoxyCodeLine{8411 }
\DoxyCodeLine{8413 \textcolor{preprocessor}{\#define NV\_FEPROT\_EPROT\_MASK                     (0xFFU)}}
\DoxyCodeLine{8414 \textcolor{preprocessor}{\#define NV\_FEPROT\_EPROT\_SHIFT                    (0U)}}
\DoxyCodeLine{8415 \textcolor{preprocessor}{\#define NV\_FEPROT\_EPROT(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_FEPROT\_EPROT\_SHIFT)) \& NV\_FEPROT\_EPROT\_MASK)}}
\DoxyCodeLine{8416 }
\DoxyCodeLine{8418 \textcolor{preprocessor}{\#define NV\_FDPROT\_DPROT\_MASK                     (0xFFU)}}
\DoxyCodeLine{8419 \textcolor{preprocessor}{\#define NV\_FDPROT\_DPROT\_SHIFT                    (0U)}}
\DoxyCodeLine{8420 \textcolor{preprocessor}{\#define NV\_FDPROT\_DPROT(x)                       (((uint8\_t)(((uint8\_t)(x)) << NV\_FDPROT\_DPROT\_SHIFT)) \& NV\_FDPROT\_DPROT\_MASK)}}
\DoxyCodeLine{8421 }
\DoxyCodeLine{8422  \textcolor{comment}{/* end of group NV\_Register\_Masks */}}
\DoxyCodeLine{8426 }
\DoxyCodeLine{8427 }
\DoxyCodeLine{8428 \textcolor{comment}{/* NV -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8430 \textcolor{preprocessor}{\#define FTFE\_FlashConfig\_BASE                    (0x400u)}}
\DoxyCodeLine{8432 \textcolor{preprocessor}{\#define FTFE\_FlashConfig                         ((NV\_Type *)FTFE\_FlashConfig\_BASE)}}
\DoxyCodeLine{8434 \textcolor{preprocessor}{\#define NV\_BASE\_ADDRS                            \{ FTFE\_FlashConfig\_BASE \}}}
\DoxyCodeLine{8436 \textcolor{preprocessor}{\#define NV\_BASE\_PTRS                             \{ FTFE\_FlashConfig \}}}
\DoxyCodeLine{8437  \textcolor{comment}{/* end of group NV\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8441 }
\DoxyCodeLine{8442 }
\DoxyCodeLine{8443 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8444 \textcolor{comment}{   -\/-\/ OSC Peripheral Access Layer}}
\DoxyCodeLine{8445 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8446 }
\DoxyCodeLine{8453 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8454   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}{CR}};                                 }
\DoxyCodeLine{8455 \} \mbox{\hyperlink{struct_o_s_c___type}{OSC\_Type}};}
\DoxyCodeLine{8456 }
\DoxyCodeLine{8457 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8458 \textcolor{comment}{   -\/-\/ OSC Register Masks}}
\DoxyCodeLine{8459 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8460 }
\DoxyCodeLine{8467 \textcolor{preprocessor}{\#define OSC\_CR\_SC16P\_MASK                        (0x1U)}}
\DoxyCodeLine{8468 \textcolor{preprocessor}{\#define OSC\_CR\_SC16P\_SHIFT                       (0U)}}
\DoxyCodeLine{8469 \textcolor{preprocessor}{\#define OSC\_CR\_SC16P(x)                          (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_SC16P\_SHIFT)) \& OSC\_CR\_SC16P\_MASK)}}
\DoxyCodeLine{8470 \textcolor{preprocessor}{\#define OSC\_CR\_SC8P\_MASK                         (0x2U)}}
\DoxyCodeLine{8471 \textcolor{preprocessor}{\#define OSC\_CR\_SC8P\_SHIFT                        (1U)}}
\DoxyCodeLine{8472 \textcolor{preprocessor}{\#define OSC\_CR\_SC8P(x)                           (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_SC8P\_SHIFT)) \& OSC\_CR\_SC8P\_MASK)}}
\DoxyCodeLine{8473 \textcolor{preprocessor}{\#define OSC\_CR\_SC4P\_MASK                         (0x4U)}}
\DoxyCodeLine{8474 \textcolor{preprocessor}{\#define OSC\_CR\_SC4P\_SHIFT                        (2U)}}
\DoxyCodeLine{8475 \textcolor{preprocessor}{\#define OSC\_CR\_SC4P(x)                           (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_SC4P\_SHIFT)) \& OSC\_CR\_SC4P\_MASK)}}
\DoxyCodeLine{8476 \textcolor{preprocessor}{\#define OSC\_CR\_SC2P\_MASK                         (0x8U)}}
\DoxyCodeLine{8477 \textcolor{preprocessor}{\#define OSC\_CR\_SC2P\_SHIFT                        (3U)}}
\DoxyCodeLine{8478 \textcolor{preprocessor}{\#define OSC\_CR\_SC2P(x)                           (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_SC2P\_SHIFT)) \& OSC\_CR\_SC2P\_MASK)}}
\DoxyCodeLine{8479 \textcolor{preprocessor}{\#define OSC\_CR\_EREFSTEN\_MASK                     (0x20U)}}
\DoxyCodeLine{8480 \textcolor{preprocessor}{\#define OSC\_CR\_EREFSTEN\_SHIFT                    (5U)}}
\DoxyCodeLine{8481 \textcolor{preprocessor}{\#define OSC\_CR\_EREFSTEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_EREFSTEN\_SHIFT)) \& OSC\_CR\_EREFSTEN\_MASK)}}
\DoxyCodeLine{8482 \textcolor{preprocessor}{\#define OSC\_CR\_ERCLKEN\_MASK                      (0x80U)}}
\DoxyCodeLine{8483 \textcolor{preprocessor}{\#define OSC\_CR\_ERCLKEN\_SHIFT                     (7U)}}
\DoxyCodeLine{8484 \textcolor{preprocessor}{\#define OSC\_CR\_ERCLKEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_ERCLKEN\_SHIFT)) \& OSC\_CR\_ERCLKEN\_MASK)}}
\DoxyCodeLine{8485 }
\DoxyCodeLine{8486  \textcolor{comment}{/* end of group OSC\_Register\_Masks */}}
\DoxyCodeLine{8490 }
\DoxyCodeLine{8491 }
\DoxyCodeLine{8492 \textcolor{comment}{/* OSC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8494 \textcolor{preprocessor}{\#define OSC\_BASE                                 (0x40065000u)}}
\DoxyCodeLine{8496 \textcolor{preprocessor}{\#define OSC                                      ((OSC\_Type *)OSC\_BASE)}}
\DoxyCodeLine{8498 \textcolor{preprocessor}{\#define OSC\_BASE\_ADDRS                           \{ OSC\_BASE \}}}
\DoxyCodeLine{8500 \textcolor{preprocessor}{\#define OSC\_BASE\_PTRS                            \{ OSC \}}}
\DoxyCodeLine{8501  \textcolor{comment}{/* end of group OSC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8505 }
\DoxyCodeLine{8506 }
\DoxyCodeLine{8507 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8508 \textcolor{comment}{   -\/-\/ PDB Peripheral Access Layer}}
\DoxyCodeLine{8509 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8510 }
\DoxyCodeLine{8517 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8518   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}{SC}};                                }
\DoxyCodeLine{8519   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}{MOD}};                               }
\DoxyCodeLine{8520   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}{CNT}};                               }
\DoxyCodeLine{8521   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}{IDLY}};                              }
\DoxyCodeLine{8522   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x10, array step: 0x28 */}}
\DoxyCodeLine{8523     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}{C1}};                                }
\DoxyCodeLine{8524     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}{S}};                                 }
\DoxyCodeLine{8525     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DLY[2];                            }
\DoxyCodeLine{8526          uint8\_t RESERVED\_0[24];}
\DoxyCodeLine{8527   \} CH[2];}
\DoxyCodeLine{8528        uint8\_t RESERVED\_0[240];}
\DoxyCodeLine{8529   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x150, array step: 0x8 */}}
\DoxyCodeLine{8530     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}{INTC}};                              }
\DoxyCodeLine{8531     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{INT}};                               }
\DoxyCodeLine{8532   \} DAC[2];}
\DoxyCodeLine{8533        uint8\_t RESERVED\_1[48];}
\DoxyCodeLine{8534   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}{POEN}};                              }
\DoxyCodeLine{8535   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PODLY[3];                          }
\DoxyCodeLine{8536 \} \mbox{\hyperlink{struct_p_d_b___type}{PDB\_Type}};}
\DoxyCodeLine{8537 }
\DoxyCodeLine{8538 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8539 \textcolor{comment}{   -\/-\/ PDB Register Masks}}
\DoxyCodeLine{8540 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8541 }
\DoxyCodeLine{8548 \textcolor{preprocessor}{\#define PDB\_SC\_LDOK\_MASK                         (0x1U)}}
\DoxyCodeLine{8549 \textcolor{preprocessor}{\#define PDB\_SC\_LDOK\_SHIFT                        (0U)}}
\DoxyCodeLine{8550 \textcolor{preprocessor}{\#define PDB\_SC\_LDOK(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_LDOK\_SHIFT)) \& PDB\_SC\_LDOK\_MASK)}}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define PDB\_SC\_CONT\_MASK                         (0x2U)}}
\DoxyCodeLine{8552 \textcolor{preprocessor}{\#define PDB\_SC\_CONT\_SHIFT                        (1U)}}
\DoxyCodeLine{8553 \textcolor{preprocessor}{\#define PDB\_SC\_CONT(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_CONT\_SHIFT)) \& PDB\_SC\_CONT\_MASK)}}
\DoxyCodeLine{8554 \textcolor{preprocessor}{\#define PDB\_SC\_MULT\_MASK                         (0xCU)}}
\DoxyCodeLine{8555 \textcolor{preprocessor}{\#define PDB\_SC\_MULT\_SHIFT                        (2U)}}
\DoxyCodeLine{8556 \textcolor{preprocessor}{\#define PDB\_SC\_MULT(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_MULT\_SHIFT)) \& PDB\_SC\_MULT\_MASK)}}
\DoxyCodeLine{8557 \textcolor{preprocessor}{\#define PDB\_SC\_PDBIE\_MASK                        (0x20U)}}
\DoxyCodeLine{8558 \textcolor{preprocessor}{\#define PDB\_SC\_PDBIE\_SHIFT                       (5U)}}
\DoxyCodeLine{8559 \textcolor{preprocessor}{\#define PDB\_SC\_PDBIE(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_PDBIE\_SHIFT)) \& PDB\_SC\_PDBIE\_MASK)}}
\DoxyCodeLine{8560 \textcolor{preprocessor}{\#define PDB\_SC\_PDBIF\_MASK                        (0x40U)}}
\DoxyCodeLine{8561 \textcolor{preprocessor}{\#define PDB\_SC\_PDBIF\_SHIFT                       (6U)}}
\DoxyCodeLine{8562 \textcolor{preprocessor}{\#define PDB\_SC\_PDBIF(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_PDBIF\_SHIFT)) \& PDB\_SC\_PDBIF\_MASK)}}
\DoxyCodeLine{8563 \textcolor{preprocessor}{\#define PDB\_SC\_PDBEN\_MASK                        (0x80U)}}
\DoxyCodeLine{8564 \textcolor{preprocessor}{\#define PDB\_SC\_PDBEN\_SHIFT                       (7U)}}
\DoxyCodeLine{8565 \textcolor{preprocessor}{\#define PDB\_SC\_PDBEN(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_PDBEN\_SHIFT)) \& PDB\_SC\_PDBEN\_MASK)}}
\DoxyCodeLine{8566 \textcolor{preprocessor}{\#define PDB\_SC\_TRGSEL\_MASK                       (0xF00U)}}
\DoxyCodeLine{8567 \textcolor{preprocessor}{\#define PDB\_SC\_TRGSEL\_SHIFT                      (8U)}}
\DoxyCodeLine{8568 \textcolor{preprocessor}{\#define PDB\_SC\_TRGSEL(x)                         (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_TRGSEL\_SHIFT)) \& PDB\_SC\_TRGSEL\_MASK)}}
\DoxyCodeLine{8569 \textcolor{preprocessor}{\#define PDB\_SC\_PRESCALER\_MASK                    (0x7000U)}}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define PDB\_SC\_PRESCALER\_SHIFT                   (12U)}}
\DoxyCodeLine{8571 \textcolor{preprocessor}{\#define PDB\_SC\_PRESCALER(x)                      (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_PRESCALER\_SHIFT)) \& PDB\_SC\_PRESCALER\_MASK)}}
\DoxyCodeLine{8572 \textcolor{preprocessor}{\#define PDB\_SC\_DMAEN\_MASK                        (0x8000U)}}
\DoxyCodeLine{8573 \textcolor{preprocessor}{\#define PDB\_SC\_DMAEN\_SHIFT                       (15U)}}
\DoxyCodeLine{8574 \textcolor{preprocessor}{\#define PDB\_SC\_DMAEN(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_DMAEN\_SHIFT)) \& PDB\_SC\_DMAEN\_MASK)}}
\DoxyCodeLine{8575 \textcolor{preprocessor}{\#define PDB\_SC\_SWTRIG\_MASK                       (0x10000U)}}
\DoxyCodeLine{8576 \textcolor{preprocessor}{\#define PDB\_SC\_SWTRIG\_SHIFT                      (16U)}}
\DoxyCodeLine{8577 \textcolor{preprocessor}{\#define PDB\_SC\_SWTRIG(x)                         (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_SWTRIG\_SHIFT)) \& PDB\_SC\_SWTRIG\_MASK)}}
\DoxyCodeLine{8578 \textcolor{preprocessor}{\#define PDB\_SC\_PDBEIE\_MASK                       (0x20000U)}}
\DoxyCodeLine{8579 \textcolor{preprocessor}{\#define PDB\_SC\_PDBEIE\_SHIFT                      (17U)}}
\DoxyCodeLine{8580 \textcolor{preprocessor}{\#define PDB\_SC\_PDBEIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_PDBEIE\_SHIFT)) \& PDB\_SC\_PDBEIE\_MASK)}}
\DoxyCodeLine{8581 \textcolor{preprocessor}{\#define PDB\_SC\_LDMOD\_MASK                        (0xC0000U)}}
\DoxyCodeLine{8582 \textcolor{preprocessor}{\#define PDB\_SC\_LDMOD\_SHIFT                       (18U)}}
\DoxyCodeLine{8583 \textcolor{preprocessor}{\#define PDB\_SC\_LDMOD(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_SC\_LDMOD\_SHIFT)) \& PDB\_SC\_LDMOD\_MASK)}}
\DoxyCodeLine{8584 }
\DoxyCodeLine{8586 \textcolor{preprocessor}{\#define PDB\_MOD\_MOD\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{8587 \textcolor{preprocessor}{\#define PDB\_MOD\_MOD\_SHIFT                        (0U)}}
\DoxyCodeLine{8588 \textcolor{preprocessor}{\#define PDB\_MOD\_MOD(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_MOD\_MOD\_SHIFT)) \& PDB\_MOD\_MOD\_MASK)}}
\DoxyCodeLine{8589 }
\DoxyCodeLine{8591 \textcolor{preprocessor}{\#define PDB\_CNT\_CNT\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{8592 \textcolor{preprocessor}{\#define PDB\_CNT\_CNT\_SHIFT                        (0U)}}
\DoxyCodeLine{8593 \textcolor{preprocessor}{\#define PDB\_CNT\_CNT(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_CNT\_CNT\_SHIFT)) \& PDB\_CNT\_CNT\_MASK)}}
\DoxyCodeLine{8594 }
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define PDB\_IDLY\_IDLY\_MASK                       (0xFFFFU)}}
\DoxyCodeLine{8597 \textcolor{preprocessor}{\#define PDB\_IDLY\_IDLY\_SHIFT                      (0U)}}
\DoxyCodeLine{8598 \textcolor{preprocessor}{\#define PDB\_IDLY\_IDLY(x)                         (((uint32\_t)(((uint32\_t)(x)) << PDB\_IDLY\_IDLY\_SHIFT)) \& PDB\_IDLY\_IDLY\_MASK)}}
\DoxyCodeLine{8599 }
\DoxyCodeLine{8601 \textcolor{preprocessor}{\#define PDB\_C1\_EN\_MASK                           (0xFFU)}}
\DoxyCodeLine{8602 \textcolor{preprocessor}{\#define PDB\_C1\_EN\_SHIFT                          (0U)}}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define PDB\_C1\_EN(x)                             (((uint32\_t)(((uint32\_t)(x)) << PDB\_C1\_EN\_SHIFT)) \& PDB\_C1\_EN\_MASK)}}
\DoxyCodeLine{8604 \textcolor{preprocessor}{\#define PDB\_C1\_TOS\_MASK                          (0xFF00U)}}
\DoxyCodeLine{8605 \textcolor{preprocessor}{\#define PDB\_C1\_TOS\_SHIFT                         (8U)}}
\DoxyCodeLine{8606 \textcolor{preprocessor}{\#define PDB\_C1\_TOS(x)                            (((uint32\_t)(((uint32\_t)(x)) << PDB\_C1\_TOS\_SHIFT)) \& PDB\_C1\_TOS\_MASK)}}
\DoxyCodeLine{8607 \textcolor{preprocessor}{\#define PDB\_C1\_BB\_MASK                           (0xFF0000U)}}
\DoxyCodeLine{8608 \textcolor{preprocessor}{\#define PDB\_C1\_BB\_SHIFT                          (16U)}}
\DoxyCodeLine{8609 \textcolor{preprocessor}{\#define PDB\_C1\_BB(x)                             (((uint32\_t)(((uint32\_t)(x)) << PDB\_C1\_BB\_SHIFT)) \& PDB\_C1\_BB\_MASK)}}
\DoxyCodeLine{8610 }
\DoxyCodeLine{8611 \textcolor{comment}{/* The count of PDB\_C1 */}}
\DoxyCodeLine{8612 \textcolor{preprocessor}{\#define PDB\_C1\_COUNT                             (2U)}}
\DoxyCodeLine{8613 }
\DoxyCodeLine{8615 \textcolor{preprocessor}{\#define PDB\_S\_ERR\_MASK                           (0xFFU)}}
\DoxyCodeLine{8616 \textcolor{preprocessor}{\#define PDB\_S\_ERR\_SHIFT                          (0U)}}
\DoxyCodeLine{8617 \textcolor{preprocessor}{\#define PDB\_S\_ERR(x)                             (((uint32\_t)(((uint32\_t)(x)) << PDB\_S\_ERR\_SHIFT)) \& PDB\_S\_ERR\_MASK)}}
\DoxyCodeLine{8618 \textcolor{preprocessor}{\#define PDB\_S\_CF\_MASK                            (0xFF0000U)}}
\DoxyCodeLine{8619 \textcolor{preprocessor}{\#define PDB\_S\_CF\_SHIFT                           (16U)}}
\DoxyCodeLine{8620 \textcolor{preprocessor}{\#define PDB\_S\_CF(x)                              (((uint32\_t)(((uint32\_t)(x)) << PDB\_S\_CF\_SHIFT)) \& PDB\_S\_CF\_MASK)}}
\DoxyCodeLine{8621 }
\DoxyCodeLine{8622 \textcolor{comment}{/* The count of PDB\_S */}}
\DoxyCodeLine{8623 \textcolor{preprocessor}{\#define PDB\_S\_COUNT                              (2U)}}
\DoxyCodeLine{8624 }
\DoxyCodeLine{8626 \textcolor{preprocessor}{\#define PDB\_DLY\_DLY\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{8627 \textcolor{preprocessor}{\#define PDB\_DLY\_DLY\_SHIFT                        (0U)}}
\DoxyCodeLine{8628 \textcolor{preprocessor}{\#define PDB\_DLY\_DLY(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_DLY\_DLY\_SHIFT)) \& PDB\_DLY\_DLY\_MASK)}}
\DoxyCodeLine{8629 }
\DoxyCodeLine{8630 \textcolor{comment}{/* The count of PDB\_DLY */}}
\DoxyCodeLine{8631 \textcolor{preprocessor}{\#define PDB\_DLY\_COUNT                            (2U)}}
\DoxyCodeLine{8632 }
\DoxyCodeLine{8633 \textcolor{comment}{/* The count of PDB\_DLY */}}
\DoxyCodeLine{8634 \textcolor{preprocessor}{\#define PDB\_DLY\_COUNT2                           (2U)}}
\DoxyCodeLine{8635 }
\DoxyCodeLine{8637 \textcolor{preprocessor}{\#define PDB\_INTC\_TOE\_MASK                        (0x1U)}}
\DoxyCodeLine{8638 \textcolor{preprocessor}{\#define PDB\_INTC\_TOE\_SHIFT                       (0U)}}
\DoxyCodeLine{8639 \textcolor{preprocessor}{\#define PDB\_INTC\_TOE(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_INTC\_TOE\_SHIFT)) \& PDB\_INTC\_TOE\_MASK)}}
\DoxyCodeLine{8640 \textcolor{preprocessor}{\#define PDB\_INTC\_EXT\_MASK                        (0x2U)}}
\DoxyCodeLine{8641 \textcolor{preprocessor}{\#define PDB\_INTC\_EXT\_SHIFT                       (1U)}}
\DoxyCodeLine{8642 \textcolor{preprocessor}{\#define PDB\_INTC\_EXT(x)                          (((uint32\_t)(((uint32\_t)(x)) << PDB\_INTC\_EXT\_SHIFT)) \& PDB\_INTC\_EXT\_MASK)}}
\DoxyCodeLine{8643 }
\DoxyCodeLine{8644 \textcolor{comment}{/* The count of PDB\_INTC */}}
\DoxyCodeLine{8645 \textcolor{preprocessor}{\#define PDB\_INTC\_COUNT                           (2U)}}
\DoxyCodeLine{8646 }
\DoxyCodeLine{8648 \textcolor{preprocessor}{\#define PDB\_INT\_INT\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define PDB\_INT\_INT\_SHIFT                        (0U)}}
\DoxyCodeLine{8650 \textcolor{preprocessor}{\#define PDB\_INT\_INT(x)                           (((uint32\_t)(((uint32\_t)(x)) << PDB\_INT\_INT\_SHIFT)) \& PDB\_INT\_INT\_MASK)}}
\DoxyCodeLine{8651 }
\DoxyCodeLine{8652 \textcolor{comment}{/* The count of PDB\_INT */}}
\DoxyCodeLine{8653 \textcolor{preprocessor}{\#define PDB\_INT\_COUNT                            (2U)}}
\DoxyCodeLine{8654 }
\DoxyCodeLine{8656 \textcolor{preprocessor}{\#define PDB\_POEN\_POEN\_MASK                       (0xFFU)}}
\DoxyCodeLine{8657 \textcolor{preprocessor}{\#define PDB\_POEN\_POEN\_SHIFT                      (0U)}}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define PDB\_POEN\_POEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << PDB\_POEN\_POEN\_SHIFT)) \& PDB\_POEN\_POEN\_MASK)}}
\DoxyCodeLine{8659 }
\DoxyCodeLine{8661 \textcolor{preprocessor}{\#define PDB\_PODLY\_DLY2\_MASK                      (0xFFFFU)}}
\DoxyCodeLine{8662 \textcolor{preprocessor}{\#define PDB\_PODLY\_DLY2\_SHIFT                     (0U)}}
\DoxyCodeLine{8663 \textcolor{preprocessor}{\#define PDB\_PODLY\_DLY2(x)                        (((uint32\_t)(((uint32\_t)(x)) << PDB\_PODLY\_DLY2\_SHIFT)) \& PDB\_PODLY\_DLY2\_MASK)}}
\DoxyCodeLine{8664 \textcolor{preprocessor}{\#define PDB\_PODLY\_DLY1\_MASK                      (0xFFFF0000U)}}
\DoxyCodeLine{8665 \textcolor{preprocessor}{\#define PDB\_PODLY\_DLY1\_SHIFT                     (16U)}}
\DoxyCodeLine{8666 \textcolor{preprocessor}{\#define PDB\_PODLY\_DLY1(x)                        (((uint32\_t)(((uint32\_t)(x)) << PDB\_PODLY\_DLY1\_SHIFT)) \& PDB\_PODLY\_DLY1\_MASK)}}
\DoxyCodeLine{8667 }
\DoxyCodeLine{8668 \textcolor{comment}{/* The count of PDB\_PODLY */}}
\DoxyCodeLine{8669 \textcolor{preprocessor}{\#define PDB\_PODLY\_COUNT                          (3U)}}
\DoxyCodeLine{8670 }
\DoxyCodeLine{8671  \textcolor{comment}{/* end of group PDB\_Register\_Masks */}}
\DoxyCodeLine{8675 }
\DoxyCodeLine{8676 }
\DoxyCodeLine{8677 \textcolor{comment}{/* PDB -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#define PDB0\_BASE                                (0x40036000u)}}
\DoxyCodeLine{8681 \textcolor{preprocessor}{\#define PDB0                                     ((PDB\_Type *)PDB0\_BASE)}}
\DoxyCodeLine{8683 \textcolor{preprocessor}{\#define PDB\_BASE\_ADDRS                           \{ PDB0\_BASE \}}}
\DoxyCodeLine{8685 \textcolor{preprocessor}{\#define PDB\_BASE\_PTRS                            \{ PDB0 \}}}
\DoxyCodeLine{8687 \textcolor{preprocessor}{\#define PDB\_IRQS                                 \{ PDB0\_IRQn \}}}
\DoxyCodeLine{8688  \textcolor{comment}{/* end of group PDB\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8692 }
\DoxyCodeLine{8693 }
\DoxyCodeLine{8694 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8695 \textcolor{comment}{   -\/-\/ PIT Peripheral Access Layer}}
\DoxyCodeLine{8696 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8697 }
\DoxyCodeLine{8704 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8705   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}};                               }
\DoxyCodeLine{8706        uint8\_t RESERVED\_0[252];}
\DoxyCodeLine{8707   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x100, array step: 0x10 */}}
\DoxyCodeLine{8708     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}{LDVAL}};                             }
\DoxyCodeLine{8709     \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}{CVAL}};                              }
\DoxyCodeLine{8710     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}{TCTRL}};                             }
\DoxyCodeLine{8711     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}{TFLG}};                              }
\DoxyCodeLine{8712   \} CHANNEL[4];}
\DoxyCodeLine{8713 \} \mbox{\hyperlink{struct_p_i_t___type}{PIT\_Type}};}
\DoxyCodeLine{8714 }
\DoxyCodeLine{8715 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8716 \textcolor{comment}{   -\/-\/ PIT Register Masks}}
\DoxyCodeLine{8717 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8718 }
\DoxyCodeLine{8725 \textcolor{preprocessor}{\#define PIT\_MCR\_FRZ\_MASK                         (0x1U)}}
\DoxyCodeLine{8726 \textcolor{preprocessor}{\#define PIT\_MCR\_FRZ\_SHIFT                        (0U)}}
\DoxyCodeLine{8727 \textcolor{preprocessor}{\#define PIT\_MCR\_FRZ(x)                           (((uint32\_t)(((uint32\_t)(x)) << PIT\_MCR\_FRZ\_SHIFT)) \& PIT\_MCR\_FRZ\_MASK)}}
\DoxyCodeLine{8728 \textcolor{preprocessor}{\#define PIT\_MCR\_MDIS\_MASK                        (0x2U)}}
\DoxyCodeLine{8729 \textcolor{preprocessor}{\#define PIT\_MCR\_MDIS\_SHIFT                       (1U)}}
\DoxyCodeLine{8730 \textcolor{preprocessor}{\#define PIT\_MCR\_MDIS(x)                          (((uint32\_t)(((uint32\_t)(x)) << PIT\_MCR\_MDIS\_SHIFT)) \& PIT\_MCR\_MDIS\_MASK)}}
\DoxyCodeLine{8731 }
\DoxyCodeLine{8733 \textcolor{preprocessor}{\#define PIT\_LDVAL\_TSV\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{8734 \textcolor{preprocessor}{\#define PIT\_LDVAL\_TSV\_SHIFT                      (0U)}}
\DoxyCodeLine{8735 \textcolor{preprocessor}{\#define PIT\_LDVAL\_TSV(x)                         (((uint32\_t)(((uint32\_t)(x)) << PIT\_LDVAL\_TSV\_SHIFT)) \& PIT\_LDVAL\_TSV\_MASK)}}
\DoxyCodeLine{8736 }
\DoxyCodeLine{8737 \textcolor{comment}{/* The count of PIT\_LDVAL */}}
\DoxyCodeLine{8738 \textcolor{preprocessor}{\#define PIT\_LDVAL\_COUNT                          (4U)}}
\DoxyCodeLine{8739 }
\DoxyCodeLine{8741 \textcolor{preprocessor}{\#define PIT\_CVAL\_TVL\_MASK                        (0xFFFFFFFFU)}}
\DoxyCodeLine{8742 \textcolor{preprocessor}{\#define PIT\_CVAL\_TVL\_SHIFT                       (0U)}}
\DoxyCodeLine{8743 \textcolor{preprocessor}{\#define PIT\_CVAL\_TVL(x)                          (((uint32\_t)(((uint32\_t)(x)) << PIT\_CVAL\_TVL\_SHIFT)) \& PIT\_CVAL\_TVL\_MASK)}}
\DoxyCodeLine{8744 }
\DoxyCodeLine{8745 \textcolor{comment}{/* The count of PIT\_CVAL */}}
\DoxyCodeLine{8746 \textcolor{preprocessor}{\#define PIT\_CVAL\_COUNT                           (4U)}}
\DoxyCodeLine{8747 }
\DoxyCodeLine{8749 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TEN\_MASK                       (0x1U)}}
\DoxyCodeLine{8750 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TEN\_SHIFT                      (0U)}}
\DoxyCodeLine{8751 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TEN(x)                         (((uint32\_t)(((uint32\_t)(x)) << PIT\_TCTRL\_TEN\_SHIFT)) \& PIT\_TCTRL\_TEN\_MASK)}}
\DoxyCodeLine{8752 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TIE\_MASK                       (0x2U)}}
\DoxyCodeLine{8753 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TIE\_SHIFT                      (1U)}}
\DoxyCodeLine{8754 \textcolor{preprocessor}{\#define PIT\_TCTRL\_TIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << PIT\_TCTRL\_TIE\_SHIFT)) \& PIT\_TCTRL\_TIE\_MASK)}}
\DoxyCodeLine{8755 \textcolor{preprocessor}{\#define PIT\_TCTRL\_CHN\_MASK                       (0x4U)}}
\DoxyCodeLine{8756 \textcolor{preprocessor}{\#define PIT\_TCTRL\_CHN\_SHIFT                      (2U)}}
\DoxyCodeLine{8757 \textcolor{preprocessor}{\#define PIT\_TCTRL\_CHN(x)                         (((uint32\_t)(((uint32\_t)(x)) << PIT\_TCTRL\_CHN\_SHIFT)) \& PIT\_TCTRL\_CHN\_MASK)}}
\DoxyCodeLine{8758 }
\DoxyCodeLine{8759 \textcolor{comment}{/* The count of PIT\_TCTRL */}}
\DoxyCodeLine{8760 \textcolor{preprocessor}{\#define PIT\_TCTRL\_COUNT                          (4U)}}
\DoxyCodeLine{8761 }
\DoxyCodeLine{8763 \textcolor{preprocessor}{\#define PIT\_TFLG\_TIF\_MASK                        (0x1U)}}
\DoxyCodeLine{8764 \textcolor{preprocessor}{\#define PIT\_TFLG\_TIF\_SHIFT                       (0U)}}
\DoxyCodeLine{8765 \textcolor{preprocessor}{\#define PIT\_TFLG\_TIF(x)                          (((uint32\_t)(((uint32\_t)(x)) << PIT\_TFLG\_TIF\_SHIFT)) \& PIT\_TFLG\_TIF\_MASK)}}
\DoxyCodeLine{8766 }
\DoxyCodeLine{8767 \textcolor{comment}{/* The count of PIT\_TFLG */}}
\DoxyCodeLine{8768 \textcolor{preprocessor}{\#define PIT\_TFLG\_COUNT                           (4U)}}
\DoxyCodeLine{8769 }
\DoxyCodeLine{8770  \textcolor{comment}{/* end of group PIT\_Register\_Masks */}}
\DoxyCodeLine{8774 }
\DoxyCodeLine{8775 }
\DoxyCodeLine{8776 \textcolor{comment}{/* PIT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8778 \textcolor{preprocessor}{\#define PIT\_BASE                                 (0x40037000u)}}
\DoxyCodeLine{8780 \textcolor{preprocessor}{\#define PIT                                      ((PIT\_Type *)PIT\_BASE)}}
\DoxyCodeLine{8782 \textcolor{preprocessor}{\#define PIT\_BASE\_ADDRS                           \{ PIT\_BASE \}}}
\DoxyCodeLine{8784 \textcolor{preprocessor}{\#define PIT\_BASE\_PTRS                            \{ PIT \}}}
\DoxyCodeLine{8786 \textcolor{preprocessor}{\#define PIT\_IRQS                                 \{ \{ PIT0\_IRQn, PIT1\_IRQn, PIT2\_IRQn, PIT3\_IRQn \} \}}}
\DoxyCodeLine{8787  \textcolor{comment}{/* end of group PIT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8791 }
\DoxyCodeLine{8792 }
\DoxyCodeLine{8793 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8794 \textcolor{comment}{   -\/-\/ PMC Peripheral Access Layer}}
\DoxyCodeLine{8795 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8796 }
\DoxyCodeLine{8803 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8804   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}{LVDSC1}};                             }
\DoxyCodeLine{8805   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}{LVDSC2}};                             }
\DoxyCodeLine{8806   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}{REGSC}};                              }
\DoxyCodeLine{8807 \} \mbox{\hyperlink{struct_p_m_c___type}{PMC\_Type}};}
\DoxyCodeLine{8808 }
\DoxyCodeLine{8809 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8810 \textcolor{comment}{   -\/-\/ PMC Register Masks}}
\DoxyCodeLine{8811 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8812 }
\DoxyCodeLine{8819 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDV\_MASK                     (0x3U)}}
\DoxyCodeLine{8820 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDV\_SHIFT                    (0U)}}
\DoxyCodeLine{8821 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDV(x)                       (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC1\_LVDV\_SHIFT)) \& PMC\_LVDSC1\_LVDV\_MASK)}}
\DoxyCodeLine{8822 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDRE\_MASK                    (0x10U)}}
\DoxyCodeLine{8823 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDRE\_SHIFT                   (4U)}}
\DoxyCodeLine{8824 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDRE(x)                      (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC1\_LVDRE\_SHIFT)) \& PMC\_LVDSC1\_LVDRE\_MASK)}}
\DoxyCodeLine{8825 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDIE\_MASK                    (0x20U)}}
\DoxyCodeLine{8826 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDIE\_SHIFT                   (5U)}}
\DoxyCodeLine{8827 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDIE(x)                      (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC1\_LVDIE\_SHIFT)) \& PMC\_LVDSC1\_LVDIE\_MASK)}}
\DoxyCodeLine{8828 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDACK\_MASK                   (0x40U)}}
\DoxyCodeLine{8829 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDACK\_SHIFT                  (6U)}}
\DoxyCodeLine{8830 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDACK(x)                     (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC1\_LVDACK\_SHIFT)) \& PMC\_LVDSC1\_LVDACK\_MASK)}}
\DoxyCodeLine{8831 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDF\_MASK                     (0x80U)}}
\DoxyCodeLine{8832 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDF\_SHIFT                    (7U)}}
\DoxyCodeLine{8833 \textcolor{preprocessor}{\#define PMC\_LVDSC1\_LVDF(x)                       (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC1\_LVDF\_SHIFT)) \& PMC\_LVDSC1\_LVDF\_MASK)}}
\DoxyCodeLine{8834 }
\DoxyCodeLine{8836 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWV\_MASK                     (0x3U)}}
\DoxyCodeLine{8837 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWV\_SHIFT                    (0U)}}
\DoxyCodeLine{8838 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWV(x)                       (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC2\_LVWV\_SHIFT)) \& PMC\_LVDSC2\_LVWV\_MASK)}}
\DoxyCodeLine{8839 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWIE\_MASK                    (0x20U)}}
\DoxyCodeLine{8840 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWIE\_SHIFT                   (5U)}}
\DoxyCodeLine{8841 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWIE(x)                      (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC2\_LVWIE\_SHIFT)) \& PMC\_LVDSC2\_LVWIE\_MASK)}}
\DoxyCodeLine{8842 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWACK\_MASK                   (0x40U)}}
\DoxyCodeLine{8843 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWACK\_SHIFT                  (6U)}}
\DoxyCodeLine{8844 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWACK(x)                     (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC2\_LVWACK\_SHIFT)) \& PMC\_LVDSC2\_LVWACK\_MASK)}}
\DoxyCodeLine{8845 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWF\_MASK                     (0x80U)}}
\DoxyCodeLine{8846 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWF\_SHIFT                    (7U)}}
\DoxyCodeLine{8847 \textcolor{preprocessor}{\#define PMC\_LVDSC2\_LVWF(x)                       (((uint8\_t)(((uint8\_t)(x)) << PMC\_LVDSC2\_LVWF\_SHIFT)) \& PMC\_LVDSC2\_LVWF\_MASK)}}
\DoxyCodeLine{8848 }
\DoxyCodeLine{8850 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGBE\_MASK                      (0x1U)}}
\DoxyCodeLine{8851 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGBE\_SHIFT                     (0U)}}
\DoxyCodeLine{8852 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGBE(x)                        (((uint8\_t)(((uint8\_t)(x)) << PMC\_REGSC\_BGBE\_SHIFT)) \& PMC\_REGSC\_BGBE\_MASK)}}
\DoxyCodeLine{8853 \textcolor{preprocessor}{\#define PMC\_REGSC\_REGONS\_MASK                    (0x4U)}}
\DoxyCodeLine{8854 \textcolor{preprocessor}{\#define PMC\_REGSC\_REGONS\_SHIFT                   (2U)}}
\DoxyCodeLine{8855 \textcolor{preprocessor}{\#define PMC\_REGSC\_REGONS(x)                      (((uint8\_t)(((uint8\_t)(x)) << PMC\_REGSC\_REGONS\_SHIFT)) \& PMC\_REGSC\_REGONS\_MASK)}}
\DoxyCodeLine{8856 \textcolor{preprocessor}{\#define PMC\_REGSC\_ACKISO\_MASK                    (0x8U)}}
\DoxyCodeLine{8857 \textcolor{preprocessor}{\#define PMC\_REGSC\_ACKISO\_SHIFT                   (3U)}}
\DoxyCodeLine{8858 \textcolor{preprocessor}{\#define PMC\_REGSC\_ACKISO(x)                      (((uint8\_t)(((uint8\_t)(x)) << PMC\_REGSC\_ACKISO\_SHIFT)) \& PMC\_REGSC\_ACKISO\_MASK)}}
\DoxyCodeLine{8859 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGEN\_MASK                      (0x10U)}}
\DoxyCodeLine{8860 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGEN\_SHIFT                     (4U)}}
\DoxyCodeLine{8861 \textcolor{preprocessor}{\#define PMC\_REGSC\_BGEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << PMC\_REGSC\_BGEN\_SHIFT)) \& PMC\_REGSC\_BGEN\_MASK)}}
\DoxyCodeLine{8862 }
\DoxyCodeLine{8863  \textcolor{comment}{/* end of group PMC\_Register\_Masks */}}
\DoxyCodeLine{8867 }
\DoxyCodeLine{8868 }
\DoxyCodeLine{8869 \textcolor{comment}{/* PMC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8871 \textcolor{preprocessor}{\#define PMC\_BASE                                 (0x4007D000u)}}
\DoxyCodeLine{8873 \textcolor{preprocessor}{\#define PMC                                      ((PMC\_Type *)PMC\_BASE)}}
\DoxyCodeLine{8875 \textcolor{preprocessor}{\#define PMC\_BASE\_ADDRS                           \{ PMC\_BASE \}}}
\DoxyCodeLine{8877 \textcolor{preprocessor}{\#define PMC\_BASE\_PTRS                            \{ PMC \}}}
\DoxyCodeLine{8879 \textcolor{preprocessor}{\#define PMC\_IRQS                                 \{ LVD\_LVW\_IRQn \}}}
\DoxyCodeLine{8880  \textcolor{comment}{/* end of group PMC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{8884 }
\DoxyCodeLine{8885 }
\DoxyCodeLine{8886 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8887 \textcolor{comment}{   -\/-\/ PORT Peripheral Access Layer}}
\DoxyCodeLine{8888 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8889 }
\DoxyCodeLine{8896 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{8897   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PCR[32];                           }
\DoxyCodeLine{8898   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}{GPCLR}};                             }
\DoxyCodeLine{8899   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}{GPCHR}};                             }
\DoxyCodeLine{8900        uint8\_t RESERVED\_0[24];}
\DoxyCodeLine{8901   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}{ISFR}};                              }
\DoxyCodeLine{8902        uint8\_t RESERVED\_1[28];}
\DoxyCodeLine{8903   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}{DFER}};                              }
\DoxyCodeLine{8904   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}{DFCR}};                              }
\DoxyCodeLine{8905   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}{DFWR}};                              }
\DoxyCodeLine{8906 \} \mbox{\hyperlink{struct_p_o_r_t___type}{PORT\_Type}};}
\DoxyCodeLine{8907 }
\DoxyCodeLine{8908 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{8909 \textcolor{comment}{   -\/-\/ PORT Register Masks}}
\DoxyCodeLine{8910 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{8911 }
\DoxyCodeLine{8918 \textcolor{preprocessor}{\#define PORT\_PCR\_PS\_MASK                         (0x1U)}}
\DoxyCodeLine{8919 \textcolor{preprocessor}{\#define PORT\_PCR\_PS\_SHIFT                        (0U)}}
\DoxyCodeLine{8920 \textcolor{preprocessor}{\#define PORT\_PCR\_PS(x)                           (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_PS\_SHIFT)) \& PORT\_PCR\_PS\_MASK)}}
\DoxyCodeLine{8921 \textcolor{preprocessor}{\#define PORT\_PCR\_PE\_MASK                         (0x2U)}}
\DoxyCodeLine{8922 \textcolor{preprocessor}{\#define PORT\_PCR\_PE\_SHIFT                        (1U)}}
\DoxyCodeLine{8923 \textcolor{preprocessor}{\#define PORT\_PCR\_PE(x)                           (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_PE\_SHIFT)) \& PORT\_PCR\_PE\_MASK)}}
\DoxyCodeLine{8924 \textcolor{preprocessor}{\#define PORT\_PCR\_SRE\_MASK                        (0x4U)}}
\DoxyCodeLine{8925 \textcolor{preprocessor}{\#define PORT\_PCR\_SRE\_SHIFT                       (2U)}}
\DoxyCodeLine{8926 \textcolor{preprocessor}{\#define PORT\_PCR\_SRE(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_SRE\_SHIFT)) \& PORT\_PCR\_SRE\_MASK)}}
\DoxyCodeLine{8927 \textcolor{preprocessor}{\#define PORT\_PCR\_PFE\_MASK                        (0x10U)}}
\DoxyCodeLine{8928 \textcolor{preprocessor}{\#define PORT\_PCR\_PFE\_SHIFT                       (4U)}}
\DoxyCodeLine{8929 \textcolor{preprocessor}{\#define PORT\_PCR\_PFE(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_PFE\_SHIFT)) \& PORT\_PCR\_PFE\_MASK)}}
\DoxyCodeLine{8930 \textcolor{preprocessor}{\#define PORT\_PCR\_ODE\_MASK                        (0x20U)}}
\DoxyCodeLine{8931 \textcolor{preprocessor}{\#define PORT\_PCR\_ODE\_SHIFT                       (5U)}}
\DoxyCodeLine{8932 \textcolor{preprocessor}{\#define PORT\_PCR\_ODE(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_ODE\_SHIFT)) \& PORT\_PCR\_ODE\_MASK)}}
\DoxyCodeLine{8933 \textcolor{preprocessor}{\#define PORT\_PCR\_DSE\_MASK                        (0x40U)}}
\DoxyCodeLine{8934 \textcolor{preprocessor}{\#define PORT\_PCR\_DSE\_SHIFT                       (6U)}}
\DoxyCodeLine{8935 \textcolor{preprocessor}{\#define PORT\_PCR\_DSE(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_DSE\_SHIFT)) \& PORT\_PCR\_DSE\_MASK)}}
\DoxyCodeLine{8936 \textcolor{preprocessor}{\#define PORT\_PCR\_MUX\_MASK                        (0x700U)}}
\DoxyCodeLine{8937 \textcolor{preprocessor}{\#define PORT\_PCR\_MUX\_SHIFT                       (8U)}}
\DoxyCodeLine{8938 \textcolor{preprocessor}{\#define PORT\_PCR\_MUX(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_MUX\_SHIFT)) \& PORT\_PCR\_MUX\_MASK)}}
\DoxyCodeLine{8939 \textcolor{preprocessor}{\#define PORT\_PCR\_LK\_MASK                         (0x8000U)}}
\DoxyCodeLine{8940 \textcolor{preprocessor}{\#define PORT\_PCR\_LK\_SHIFT                        (15U)}}
\DoxyCodeLine{8941 \textcolor{preprocessor}{\#define PORT\_PCR\_LK(x)                           (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_LK\_SHIFT)) \& PORT\_PCR\_LK\_MASK)}}
\DoxyCodeLine{8942 \textcolor{preprocessor}{\#define PORT\_PCR\_IRQC\_MASK                       (0xF0000U)}}
\DoxyCodeLine{8943 \textcolor{preprocessor}{\#define PORT\_PCR\_IRQC\_SHIFT                      (16U)}}
\DoxyCodeLine{8944 \textcolor{preprocessor}{\#define PORT\_PCR\_IRQC(x)                         (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_IRQC\_SHIFT)) \& PORT\_PCR\_IRQC\_MASK)}}
\DoxyCodeLine{8945 \textcolor{preprocessor}{\#define PORT\_PCR\_ISF\_MASK                        (0x1000000U)}}
\DoxyCodeLine{8946 \textcolor{preprocessor}{\#define PORT\_PCR\_ISF\_SHIFT                       (24U)}}
\DoxyCodeLine{8947 \textcolor{preprocessor}{\#define PORT\_PCR\_ISF(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_PCR\_ISF\_SHIFT)) \& PORT\_PCR\_ISF\_MASK)}}
\DoxyCodeLine{8948 }
\DoxyCodeLine{8949 \textcolor{comment}{/* The count of PORT\_PCR */}}
\DoxyCodeLine{8950 \textcolor{preprocessor}{\#define PORT\_PCR\_COUNT                           (32U)}}
\DoxyCodeLine{8951 }
\DoxyCodeLine{8953 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWD\_MASK                     (0xFFFFU)}}
\DoxyCodeLine{8954 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWD\_SHIFT                    (0U)}}
\DoxyCodeLine{8955 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWD(x)                       (((uint32\_t)(((uint32\_t)(x)) << PORT\_GPCLR\_GPWD\_SHIFT)) \& PORT\_GPCLR\_GPWD\_MASK)}}
\DoxyCodeLine{8956 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWE\_MASK                     (0xFFFF0000U)}}
\DoxyCodeLine{8957 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWE\_SHIFT                    (16U)}}
\DoxyCodeLine{8958 \textcolor{preprocessor}{\#define PORT\_GPCLR\_GPWE(x)                       (((uint32\_t)(((uint32\_t)(x)) << PORT\_GPCLR\_GPWE\_SHIFT)) \& PORT\_GPCLR\_GPWE\_MASK)}}
\DoxyCodeLine{8959 }
\DoxyCodeLine{8961 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWD\_MASK                     (0xFFFFU)}}
\DoxyCodeLine{8962 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWD\_SHIFT                    (0U)}}
\DoxyCodeLine{8963 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWD(x)                       (((uint32\_t)(((uint32\_t)(x)) << PORT\_GPCHR\_GPWD\_SHIFT)) \& PORT\_GPCHR\_GPWD\_MASK)}}
\DoxyCodeLine{8964 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWE\_MASK                     (0xFFFF0000U)}}
\DoxyCodeLine{8965 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWE\_SHIFT                    (16U)}}
\DoxyCodeLine{8966 \textcolor{preprocessor}{\#define PORT\_GPCHR\_GPWE(x)                       (((uint32\_t)(((uint32\_t)(x)) << PORT\_GPCHR\_GPWE\_SHIFT)) \& PORT\_GPCHR\_GPWE\_MASK)}}
\DoxyCodeLine{8967 }
\DoxyCodeLine{8969 \textcolor{preprocessor}{\#define PORT\_ISFR\_ISF\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{8970 \textcolor{preprocessor}{\#define PORT\_ISFR\_ISF\_SHIFT                      (0U)}}
\DoxyCodeLine{8971 \textcolor{preprocessor}{\#define PORT\_ISFR\_ISF(x)                         (((uint32\_t)(((uint32\_t)(x)) << PORT\_ISFR\_ISF\_SHIFT)) \& PORT\_ISFR\_ISF\_MASK)}}
\DoxyCodeLine{8972 }
\DoxyCodeLine{8974 \textcolor{preprocessor}{\#define PORT\_DFER\_DFE\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{8975 \textcolor{preprocessor}{\#define PORT\_DFER\_DFE\_SHIFT                      (0U)}}
\DoxyCodeLine{8976 \textcolor{preprocessor}{\#define PORT\_DFER\_DFE(x)                         (((uint32\_t)(((uint32\_t)(x)) << PORT\_DFER\_DFE\_SHIFT)) \& PORT\_DFER\_DFE\_MASK)}}
\DoxyCodeLine{8977 }
\DoxyCodeLine{8979 \textcolor{preprocessor}{\#define PORT\_DFCR\_CS\_MASK                        (0x1U)}}
\DoxyCodeLine{8980 \textcolor{preprocessor}{\#define PORT\_DFCR\_CS\_SHIFT                       (0U)}}
\DoxyCodeLine{8981 \textcolor{preprocessor}{\#define PORT\_DFCR\_CS(x)                          (((uint32\_t)(((uint32\_t)(x)) << PORT\_DFCR\_CS\_SHIFT)) \& PORT\_DFCR\_CS\_MASK)}}
\DoxyCodeLine{8982 }
\DoxyCodeLine{8984 \textcolor{preprocessor}{\#define PORT\_DFWR\_FILT\_MASK                      (0x1FU)}}
\DoxyCodeLine{8985 \textcolor{preprocessor}{\#define PORT\_DFWR\_FILT\_SHIFT                     (0U)}}
\DoxyCodeLine{8986 \textcolor{preprocessor}{\#define PORT\_DFWR\_FILT(x)                        (((uint32\_t)(((uint32\_t)(x)) << PORT\_DFWR\_FILT\_SHIFT)) \& PORT\_DFWR\_FILT\_MASK)}}
\DoxyCodeLine{8987 }
\DoxyCodeLine{8988  \textcolor{comment}{/* end of group PORT\_Register\_Masks */}}
\DoxyCodeLine{8992 }
\DoxyCodeLine{8993 }
\DoxyCodeLine{8994 \textcolor{comment}{/* PORT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{8996 \textcolor{preprocessor}{\#define PORTA\_BASE                               (0x40049000u)}}
\DoxyCodeLine{8998 \textcolor{preprocessor}{\#define PORTA                                    ((PORT\_Type *)PORTA\_BASE)}}
\DoxyCodeLine{9000 \textcolor{preprocessor}{\#define PORTB\_BASE                               (0x4004A000u)}}
\DoxyCodeLine{9002 \textcolor{preprocessor}{\#define PORTB                                    ((PORT\_Type *)PORTB\_BASE)}}
\DoxyCodeLine{9004 \textcolor{preprocessor}{\#define PORTC\_BASE                               (0x4004B000u)}}
\DoxyCodeLine{9006 \textcolor{preprocessor}{\#define PORTC                                    ((PORT\_Type *)PORTC\_BASE)}}
\DoxyCodeLine{9008 \textcolor{preprocessor}{\#define PORTD\_BASE                               (0x4004C000u)}}
\DoxyCodeLine{9010 \textcolor{preprocessor}{\#define PORTD                                    ((PORT\_Type *)PORTD\_BASE)}}
\DoxyCodeLine{9012 \textcolor{preprocessor}{\#define PORTE\_BASE                               (0x4004D000u)}}
\DoxyCodeLine{9014 \textcolor{preprocessor}{\#define PORTE                                    ((PORT\_Type *)PORTE\_BASE)}}
\DoxyCodeLine{9016 \textcolor{preprocessor}{\#define PORT\_BASE\_ADDRS                          \{ PORTA\_BASE, PORTB\_BASE, PORTC\_BASE, PORTD\_BASE, PORTE\_BASE \}}}
\DoxyCodeLine{9018 \textcolor{preprocessor}{\#define PORT\_BASE\_PTRS                           \{ PORTA, PORTB, PORTC, PORTD, PORTE \}}}
\DoxyCodeLine{9020 \textcolor{preprocessor}{\#define PORT\_IRQS                                \{ PORTA\_IRQn, PORTB\_IRQn, PORTC\_IRQn, PORTD\_IRQn, PORTE\_IRQn \}}}
\DoxyCodeLine{9021  \textcolor{comment}{/* end of group PORT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{9025 }
\DoxyCodeLine{9026 }
\DoxyCodeLine{9027 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9028 \textcolor{comment}{   -\/-\/ RCM Peripheral Access Layer}}
\DoxyCodeLine{9029 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9030 }
\DoxyCodeLine{9037 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{9038   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}{SRS0}};                               }
\DoxyCodeLine{9039   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}{SRS1}};                               }
\DoxyCodeLine{9040        uint8\_t RESERVED\_0[2];}
\DoxyCodeLine{9041   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}{RPFC}};                               }
\DoxyCodeLine{9042   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}{RPFW}};                               }
\DoxyCodeLine{9043        uint8\_t RESERVED\_1[1];}
\DoxyCodeLine{9044   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}{MR}};                                 }
\DoxyCodeLine{9045 \} \mbox{\hyperlink{struct_r_c_m___type}{RCM\_Type}};}
\DoxyCodeLine{9046 }
\DoxyCodeLine{9047 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9048 \textcolor{comment}{   -\/-\/ RCM Register Masks}}
\DoxyCodeLine{9049 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9050 }
\DoxyCodeLine{9057 \textcolor{preprocessor}{\#define RCM\_SRS0\_WAKEUP\_MASK                     (0x1U)}}
\DoxyCodeLine{9058 \textcolor{preprocessor}{\#define RCM\_SRS0\_WAKEUP\_SHIFT                    (0U)}}
\DoxyCodeLine{9059 \textcolor{preprocessor}{\#define RCM\_SRS0\_WAKEUP(x)                       (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_WAKEUP\_SHIFT)) \& RCM\_SRS0\_WAKEUP\_MASK)}}
\DoxyCodeLine{9060 \textcolor{preprocessor}{\#define RCM\_SRS0\_LVD\_MASK                        (0x2U)}}
\DoxyCodeLine{9061 \textcolor{preprocessor}{\#define RCM\_SRS0\_LVD\_SHIFT                       (1U)}}
\DoxyCodeLine{9062 \textcolor{preprocessor}{\#define RCM\_SRS0\_LVD(x)                          (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_LVD\_SHIFT)) \& RCM\_SRS0\_LVD\_MASK)}}
\DoxyCodeLine{9063 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOC\_MASK                        (0x4U)}}
\DoxyCodeLine{9064 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOC\_SHIFT                       (2U)}}
\DoxyCodeLine{9065 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOC(x)                          (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_LOC\_SHIFT)) \& RCM\_SRS0\_LOC\_MASK)}}
\DoxyCodeLine{9066 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOL\_MASK                        (0x8U)}}
\DoxyCodeLine{9067 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOL\_SHIFT                       (3U)}}
\DoxyCodeLine{9068 \textcolor{preprocessor}{\#define RCM\_SRS0\_LOL(x)                          (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_LOL\_SHIFT)) \& RCM\_SRS0\_LOL\_MASK)}}
\DoxyCodeLine{9069 \textcolor{preprocessor}{\#define RCM\_SRS0\_WDOG\_MASK                       (0x20U)}}
\DoxyCodeLine{9070 \textcolor{preprocessor}{\#define RCM\_SRS0\_WDOG\_SHIFT                      (5U)}}
\DoxyCodeLine{9071 \textcolor{preprocessor}{\#define RCM\_SRS0\_WDOG(x)                         (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_WDOG\_SHIFT)) \& RCM\_SRS0\_WDOG\_MASK)}}
\DoxyCodeLine{9072 \textcolor{preprocessor}{\#define RCM\_SRS0\_PIN\_MASK                        (0x40U)}}
\DoxyCodeLine{9073 \textcolor{preprocessor}{\#define RCM\_SRS0\_PIN\_SHIFT                       (6U)}}
\DoxyCodeLine{9074 \textcolor{preprocessor}{\#define RCM\_SRS0\_PIN(x)                          (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_PIN\_SHIFT)) \& RCM\_SRS0\_PIN\_MASK)}}
\DoxyCodeLine{9075 \textcolor{preprocessor}{\#define RCM\_SRS0\_POR\_MASK                        (0x80U)}}
\DoxyCodeLine{9076 \textcolor{preprocessor}{\#define RCM\_SRS0\_POR\_SHIFT                       (7U)}}
\DoxyCodeLine{9077 \textcolor{preprocessor}{\#define RCM\_SRS0\_POR(x)                          (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_POR\_SHIFT)) \& RCM\_SRS0\_POR\_MASK)}}
\DoxyCodeLine{9078 }
\DoxyCodeLine{9080 \textcolor{preprocessor}{\#define RCM\_SRS1\_JTAG\_MASK                       (0x1U)}}
\DoxyCodeLine{9081 \textcolor{preprocessor}{\#define RCM\_SRS1\_JTAG\_SHIFT                      (0U)}}
\DoxyCodeLine{9082 \textcolor{preprocessor}{\#define RCM\_SRS1\_JTAG(x)                         (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS1\_JTAG\_SHIFT)) \& RCM\_SRS1\_JTAG\_MASK)}}
\DoxyCodeLine{9083 \textcolor{preprocessor}{\#define RCM\_SRS1\_LOCKUP\_MASK                     (0x2U)}}
\DoxyCodeLine{9084 \textcolor{preprocessor}{\#define RCM\_SRS1\_LOCKUP\_SHIFT                    (1U)}}
\DoxyCodeLine{9085 \textcolor{preprocessor}{\#define RCM\_SRS1\_LOCKUP(x)                       (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS1\_LOCKUP\_SHIFT)) \& RCM\_SRS1\_LOCKUP\_MASK)}}
\DoxyCodeLine{9086 \textcolor{preprocessor}{\#define RCM\_SRS1\_SW\_MASK                         (0x4U)}}
\DoxyCodeLine{9087 \textcolor{preprocessor}{\#define RCM\_SRS1\_SW\_SHIFT                        (2U)}}
\DoxyCodeLine{9088 \textcolor{preprocessor}{\#define RCM\_SRS1\_SW(x)                           (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS1\_SW\_SHIFT)) \& RCM\_SRS1\_SW\_MASK)}}
\DoxyCodeLine{9089 \textcolor{preprocessor}{\#define RCM\_SRS1\_MDM\_AP\_MASK                     (0x8U)}}
\DoxyCodeLine{9090 \textcolor{preprocessor}{\#define RCM\_SRS1\_MDM\_AP\_SHIFT                    (3U)}}
\DoxyCodeLine{9091 \textcolor{preprocessor}{\#define RCM\_SRS1\_MDM\_AP(x)                       (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS1\_MDM\_AP\_SHIFT)) \& RCM\_SRS1\_MDM\_AP\_MASK)}}
\DoxyCodeLine{9092 \textcolor{preprocessor}{\#define RCM\_SRS1\_EZPT\_MASK                       (0x10U)}}
\DoxyCodeLine{9093 \textcolor{preprocessor}{\#define RCM\_SRS1\_EZPT\_SHIFT                      (4U)}}
\DoxyCodeLine{9094 \textcolor{preprocessor}{\#define RCM\_SRS1\_EZPT(x)                         (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS1\_EZPT\_SHIFT)) \& RCM\_SRS1\_EZPT\_MASK)}}
\DoxyCodeLine{9095 \textcolor{preprocessor}{\#define RCM\_SRS1\_SACKERR\_MASK                    (0x20U)}}
\DoxyCodeLine{9096 \textcolor{preprocessor}{\#define RCM\_SRS1\_SACKERR\_SHIFT                   (5U)}}
\DoxyCodeLine{9097 \textcolor{preprocessor}{\#define RCM\_SRS1\_SACKERR(x)                      (((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS1\_SACKERR\_SHIFT)) \& RCM\_SRS1\_SACKERR\_MASK)}}
\DoxyCodeLine{9098 }
\DoxyCodeLine{9100 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSRW\_MASK                  (0x3U)}}
\DoxyCodeLine{9101 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSRW\_SHIFT                 (0U)}}
\DoxyCodeLine{9102 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSRW(x)                    (((uint8\_t)(((uint8\_t)(x)) << RCM\_RPFC\_RSTFLTSRW\_SHIFT)) \& RCM\_RPFC\_RSTFLTSRW\_MASK)}}
\DoxyCodeLine{9103 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSS\_MASK                   (0x4U)}}
\DoxyCodeLine{9104 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSS\_SHIFT                  (2U)}}
\DoxyCodeLine{9105 \textcolor{preprocessor}{\#define RCM\_RPFC\_RSTFLTSS(x)                     (((uint8\_t)(((uint8\_t)(x)) << RCM\_RPFC\_RSTFLTSS\_SHIFT)) \& RCM\_RPFC\_RSTFLTSS\_MASK)}}
\DoxyCodeLine{9106 }
\DoxyCodeLine{9108 \textcolor{preprocessor}{\#define RCM\_RPFW\_RSTFLTSEL\_MASK                  (0x1FU)}}
\DoxyCodeLine{9109 \textcolor{preprocessor}{\#define RCM\_RPFW\_RSTFLTSEL\_SHIFT                 (0U)}}
\DoxyCodeLine{9110 \textcolor{preprocessor}{\#define RCM\_RPFW\_RSTFLTSEL(x)                    (((uint8\_t)(((uint8\_t)(x)) << RCM\_RPFW\_RSTFLTSEL\_SHIFT)) \& RCM\_RPFW\_RSTFLTSEL\_MASK)}}
\DoxyCodeLine{9111 }
\DoxyCodeLine{9113 \textcolor{preprocessor}{\#define RCM\_MR\_EZP\_MS\_MASK                       (0x2U)}}
\DoxyCodeLine{9114 \textcolor{preprocessor}{\#define RCM\_MR\_EZP\_MS\_SHIFT                      (1U)}}
\DoxyCodeLine{9115 \textcolor{preprocessor}{\#define RCM\_MR\_EZP\_MS(x)                         (((uint8\_t)(((uint8\_t)(x)) << RCM\_MR\_EZP\_MS\_SHIFT)) \& RCM\_MR\_EZP\_MS\_MASK)}}
\DoxyCodeLine{9116 }
\DoxyCodeLine{9117  \textcolor{comment}{/* end of group RCM\_Register\_Masks */}}
\DoxyCodeLine{9121 }
\DoxyCodeLine{9122 }
\DoxyCodeLine{9123 \textcolor{comment}{/* RCM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{9125 \textcolor{preprocessor}{\#define RCM\_BASE                                 (0x4007F000u)}}
\DoxyCodeLine{9127 \textcolor{preprocessor}{\#define RCM                                      ((RCM\_Type *)RCM\_BASE)}}
\DoxyCodeLine{9129 \textcolor{preprocessor}{\#define RCM\_BASE\_ADDRS                           \{ RCM\_BASE \}}}
\DoxyCodeLine{9131 \textcolor{preprocessor}{\#define RCM\_BASE\_PTRS                            \{ RCM \}}}
\DoxyCodeLine{9132  \textcolor{comment}{/* end of group RCM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{9136 }
\DoxyCodeLine{9137 }
\DoxyCodeLine{9138 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9139 \textcolor{comment}{   -\/-\/ RFSYS Peripheral Access Layer}}
\DoxyCodeLine{9140 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9141 }
\DoxyCodeLine{9148 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{9149   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t REG[8];                            }
\DoxyCodeLine{9150 \} \mbox{\hyperlink{struct_r_f_s_y_s___type}{RFSYS\_Type}};}
\DoxyCodeLine{9151 }
\DoxyCodeLine{9152 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9153 \textcolor{comment}{   -\/-\/ RFSYS Register Masks}}
\DoxyCodeLine{9154 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9155 }
\DoxyCodeLine{9162 \textcolor{preprocessor}{\#define RFSYS\_REG\_LL\_MASK                        (0xFFU)}}
\DoxyCodeLine{9163 \textcolor{preprocessor}{\#define RFSYS\_REG\_LL\_SHIFT                       (0U)}}
\DoxyCodeLine{9164 \textcolor{preprocessor}{\#define RFSYS\_REG\_LL(x)                          (((uint32\_t)(((uint32\_t)(x)) << RFSYS\_REG\_LL\_SHIFT)) \& RFSYS\_REG\_LL\_MASK)}}
\DoxyCodeLine{9165 \textcolor{preprocessor}{\#define RFSYS\_REG\_LH\_MASK                        (0xFF00U)}}
\DoxyCodeLine{9166 \textcolor{preprocessor}{\#define RFSYS\_REG\_LH\_SHIFT                       (8U)}}
\DoxyCodeLine{9167 \textcolor{preprocessor}{\#define RFSYS\_REG\_LH(x)                          (((uint32\_t)(((uint32\_t)(x)) << RFSYS\_REG\_LH\_SHIFT)) \& RFSYS\_REG\_LH\_MASK)}}
\DoxyCodeLine{9168 \textcolor{preprocessor}{\#define RFSYS\_REG\_HL\_MASK                        (0xFF0000U)}}
\DoxyCodeLine{9169 \textcolor{preprocessor}{\#define RFSYS\_REG\_HL\_SHIFT                       (16U)}}
\DoxyCodeLine{9170 \textcolor{preprocessor}{\#define RFSYS\_REG\_HL(x)                          (((uint32\_t)(((uint32\_t)(x)) << RFSYS\_REG\_HL\_SHIFT)) \& RFSYS\_REG\_HL\_MASK)}}
\DoxyCodeLine{9171 \textcolor{preprocessor}{\#define RFSYS\_REG\_HH\_MASK                        (0xFF000000U)}}
\DoxyCodeLine{9172 \textcolor{preprocessor}{\#define RFSYS\_REG\_HH\_SHIFT                       (24U)}}
\DoxyCodeLine{9173 \textcolor{preprocessor}{\#define RFSYS\_REG\_HH(x)                          (((uint32\_t)(((uint32\_t)(x)) << RFSYS\_REG\_HH\_SHIFT)) \& RFSYS\_REG\_HH\_MASK)}}
\DoxyCodeLine{9174 }
\DoxyCodeLine{9175 \textcolor{comment}{/* The count of RFSYS\_REG */}}
\DoxyCodeLine{9176 \textcolor{preprocessor}{\#define RFSYS\_REG\_COUNT                          (8U)}}
\DoxyCodeLine{9177 }
\DoxyCodeLine{9178  \textcolor{comment}{/* end of group RFSYS\_Register\_Masks */}}
\DoxyCodeLine{9182 }
\DoxyCodeLine{9183 }
\DoxyCodeLine{9184 \textcolor{comment}{/* RFSYS -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{9186 \textcolor{preprocessor}{\#define RFSYS\_BASE                               (0x40041000u)}}
\DoxyCodeLine{9188 \textcolor{preprocessor}{\#define RFSYS                                    ((RFSYS\_Type *)RFSYS\_BASE)}}
\DoxyCodeLine{9190 \textcolor{preprocessor}{\#define RFSYS\_BASE\_ADDRS                         \{ RFSYS\_BASE \}}}
\DoxyCodeLine{9192 \textcolor{preprocessor}{\#define RFSYS\_BASE\_PTRS                          \{ RFSYS \}}}
\DoxyCodeLine{9193  \textcolor{comment}{/* end of group RFSYS\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{9197 }
\DoxyCodeLine{9198 }
\DoxyCodeLine{9199 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9200 \textcolor{comment}{   -\/-\/ RFVBAT Peripheral Access Layer}}
\DoxyCodeLine{9201 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9202 }
\DoxyCodeLine{9209 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{9210   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t REG[8];                            }
\DoxyCodeLine{9211 \} \mbox{\hyperlink{struct_r_f_v_b_a_t___type}{RFVBAT\_Type}};}
\DoxyCodeLine{9212 }
\DoxyCodeLine{9213 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9214 \textcolor{comment}{   -\/-\/ RFVBAT Register Masks}}
\DoxyCodeLine{9215 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9216 }
\DoxyCodeLine{9223 \textcolor{preprocessor}{\#define RFVBAT\_REG\_LL\_MASK                       (0xFFU)}}
\DoxyCodeLine{9224 \textcolor{preprocessor}{\#define RFVBAT\_REG\_LL\_SHIFT                      (0U)}}
\DoxyCodeLine{9225 \textcolor{preprocessor}{\#define RFVBAT\_REG\_LL(x)                         (((uint32\_t)(((uint32\_t)(x)) << RFVBAT\_REG\_LL\_SHIFT)) \& RFVBAT\_REG\_LL\_MASK)}}
\DoxyCodeLine{9226 \textcolor{preprocessor}{\#define RFVBAT\_REG\_LH\_MASK                       (0xFF00U)}}
\DoxyCodeLine{9227 \textcolor{preprocessor}{\#define RFVBAT\_REG\_LH\_SHIFT                      (8U)}}
\DoxyCodeLine{9228 \textcolor{preprocessor}{\#define RFVBAT\_REG\_LH(x)                         (((uint32\_t)(((uint32\_t)(x)) << RFVBAT\_REG\_LH\_SHIFT)) \& RFVBAT\_REG\_LH\_MASK)}}
\DoxyCodeLine{9229 \textcolor{preprocessor}{\#define RFVBAT\_REG\_HL\_MASK                       (0xFF0000U)}}
\DoxyCodeLine{9230 \textcolor{preprocessor}{\#define RFVBAT\_REG\_HL\_SHIFT                      (16U)}}
\DoxyCodeLine{9231 \textcolor{preprocessor}{\#define RFVBAT\_REG\_HL(x)                         (((uint32\_t)(((uint32\_t)(x)) << RFVBAT\_REG\_HL\_SHIFT)) \& RFVBAT\_REG\_HL\_MASK)}}
\DoxyCodeLine{9232 \textcolor{preprocessor}{\#define RFVBAT\_REG\_HH\_MASK                       (0xFF000000U)}}
\DoxyCodeLine{9233 \textcolor{preprocessor}{\#define RFVBAT\_REG\_HH\_SHIFT                      (24U)}}
\DoxyCodeLine{9234 \textcolor{preprocessor}{\#define RFVBAT\_REG\_HH(x)                         (((uint32\_t)(((uint32\_t)(x)) << RFVBAT\_REG\_HH\_SHIFT)) \& RFVBAT\_REG\_HH\_MASK)}}
\DoxyCodeLine{9235 }
\DoxyCodeLine{9236 \textcolor{comment}{/* The count of RFVBAT\_REG */}}
\DoxyCodeLine{9237 \textcolor{preprocessor}{\#define RFVBAT\_REG\_COUNT                         (8U)}}
\DoxyCodeLine{9238 }
\DoxyCodeLine{9239  \textcolor{comment}{/* end of group RFVBAT\_Register\_Masks */}}
\DoxyCodeLine{9243 }
\DoxyCodeLine{9244 }
\DoxyCodeLine{9245 \textcolor{comment}{/* RFVBAT -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{9247 \textcolor{preprocessor}{\#define RFVBAT\_BASE                              (0x4003E000u)}}
\DoxyCodeLine{9249 \textcolor{preprocessor}{\#define RFVBAT                                   ((RFVBAT\_Type *)RFVBAT\_BASE)}}
\DoxyCodeLine{9251 \textcolor{preprocessor}{\#define RFVBAT\_BASE\_ADDRS                        \{ RFVBAT\_BASE \}}}
\DoxyCodeLine{9253 \textcolor{preprocessor}{\#define RFVBAT\_BASE\_PTRS                         \{ RFVBAT \}}}
\DoxyCodeLine{9254  \textcolor{comment}{/* end of group RFVBAT\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{9258 }
\DoxyCodeLine{9259 }
\DoxyCodeLine{9260 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9261 \textcolor{comment}{   -\/-\/ RNG Peripheral Access Layer}}
\DoxyCodeLine{9262 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9263 }
\DoxyCodeLine{9270 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{9271   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}};                                }
\DoxyCodeLine{9272   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}{SR}};                                }
\DoxyCodeLine{9273   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}{ER}};                                }
\DoxyCodeLine{9274   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}{OR}};                                }
\DoxyCodeLine{9275 \} \mbox{\hyperlink{struct_r_n_g___type}{RNG\_Type}};}
\DoxyCodeLine{9276 }
\DoxyCodeLine{9277 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9278 \textcolor{comment}{   -\/-\/ RNG Register Masks}}
\DoxyCodeLine{9279 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9280 }
\DoxyCodeLine{9287 \textcolor{preprocessor}{\#define RNG\_CR\_GO\_MASK                           (0x1U)}}
\DoxyCodeLine{9288 \textcolor{preprocessor}{\#define RNG\_CR\_GO\_SHIFT                          (0U)}}
\DoxyCodeLine{9289 \textcolor{preprocessor}{\#define RNG\_CR\_GO(x)                             (((uint32\_t)(((uint32\_t)(x)) << RNG\_CR\_GO\_SHIFT)) \& RNG\_CR\_GO\_MASK)}}
\DoxyCodeLine{9290 \textcolor{preprocessor}{\#define RNG\_CR\_HA\_MASK                           (0x2U)}}
\DoxyCodeLine{9291 \textcolor{preprocessor}{\#define RNG\_CR\_HA\_SHIFT                          (1U)}}
\DoxyCodeLine{9292 \textcolor{preprocessor}{\#define RNG\_CR\_HA(x)                             (((uint32\_t)(((uint32\_t)(x)) << RNG\_CR\_HA\_SHIFT)) \& RNG\_CR\_HA\_MASK)}}
\DoxyCodeLine{9293 \textcolor{preprocessor}{\#define RNG\_CR\_INTM\_MASK                         (0x4U)}}
\DoxyCodeLine{9294 \textcolor{preprocessor}{\#define RNG\_CR\_INTM\_SHIFT                        (2U)}}
\DoxyCodeLine{9295 \textcolor{preprocessor}{\#define RNG\_CR\_INTM(x)                           (((uint32\_t)(((uint32\_t)(x)) << RNG\_CR\_INTM\_SHIFT)) \& RNG\_CR\_INTM\_MASK)}}
\DoxyCodeLine{9296 \textcolor{preprocessor}{\#define RNG\_CR\_CLRI\_MASK                         (0x8U)}}
\DoxyCodeLine{9297 \textcolor{preprocessor}{\#define RNG\_CR\_CLRI\_SHIFT                        (3U)}}
\DoxyCodeLine{9298 \textcolor{preprocessor}{\#define RNG\_CR\_CLRI(x)                           (((uint32\_t)(((uint32\_t)(x)) << RNG\_CR\_CLRI\_SHIFT)) \& RNG\_CR\_CLRI\_MASK)}}
\DoxyCodeLine{9299 \textcolor{preprocessor}{\#define RNG\_CR\_SLP\_MASK                          (0x10U)}}
\DoxyCodeLine{9300 \textcolor{preprocessor}{\#define RNG\_CR\_SLP\_SHIFT                         (4U)}}
\DoxyCodeLine{9301 \textcolor{preprocessor}{\#define RNG\_CR\_SLP(x)                            (((uint32\_t)(((uint32\_t)(x)) << RNG\_CR\_SLP\_SHIFT)) \& RNG\_CR\_SLP\_MASK)}}
\DoxyCodeLine{9302 }
\DoxyCodeLine{9304 \textcolor{preprocessor}{\#define RNG\_SR\_SECV\_MASK                         (0x1U)}}
\DoxyCodeLine{9305 \textcolor{preprocessor}{\#define RNG\_SR\_SECV\_SHIFT                        (0U)}}
\DoxyCodeLine{9306 \textcolor{preprocessor}{\#define RNG\_SR\_SECV(x)                           (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_SECV\_SHIFT)) \& RNG\_SR\_SECV\_MASK)}}
\DoxyCodeLine{9307 \textcolor{preprocessor}{\#define RNG\_SR\_LRS\_MASK                          (0x2U)}}
\DoxyCodeLine{9308 \textcolor{preprocessor}{\#define RNG\_SR\_LRS\_SHIFT                         (1U)}}
\DoxyCodeLine{9309 \textcolor{preprocessor}{\#define RNG\_SR\_LRS(x)                            (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_LRS\_SHIFT)) \& RNG\_SR\_LRS\_MASK)}}
\DoxyCodeLine{9310 \textcolor{preprocessor}{\#define RNG\_SR\_ORU\_MASK                          (0x4U)}}
\DoxyCodeLine{9311 \textcolor{preprocessor}{\#define RNG\_SR\_ORU\_SHIFT                         (2U)}}
\DoxyCodeLine{9312 \textcolor{preprocessor}{\#define RNG\_SR\_ORU(x)                            (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_ORU\_SHIFT)) \& RNG\_SR\_ORU\_MASK)}}
\DoxyCodeLine{9313 \textcolor{preprocessor}{\#define RNG\_SR\_ERRI\_MASK                         (0x8U)}}
\DoxyCodeLine{9314 \textcolor{preprocessor}{\#define RNG\_SR\_ERRI\_SHIFT                        (3U)}}
\DoxyCodeLine{9315 \textcolor{preprocessor}{\#define RNG\_SR\_ERRI(x)                           (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_ERRI\_SHIFT)) \& RNG\_SR\_ERRI\_MASK)}}
\DoxyCodeLine{9316 \textcolor{preprocessor}{\#define RNG\_SR\_SLP\_MASK                          (0x10U)}}
\DoxyCodeLine{9317 \textcolor{preprocessor}{\#define RNG\_SR\_SLP\_SHIFT                         (4U)}}
\DoxyCodeLine{9318 \textcolor{preprocessor}{\#define RNG\_SR\_SLP(x)                            (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_SLP\_SHIFT)) \& RNG\_SR\_SLP\_MASK)}}
\DoxyCodeLine{9319 \textcolor{preprocessor}{\#define RNG\_SR\_OREG\_LVL\_MASK                     (0xFF00U)}}
\DoxyCodeLine{9320 \textcolor{preprocessor}{\#define RNG\_SR\_OREG\_LVL\_SHIFT                    (8U)}}
\DoxyCodeLine{9321 \textcolor{preprocessor}{\#define RNG\_SR\_OREG\_LVL(x)                       (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_OREG\_LVL\_SHIFT)) \& RNG\_SR\_OREG\_LVL\_MASK)}}
\DoxyCodeLine{9322 \textcolor{preprocessor}{\#define RNG\_SR\_OREG\_SIZE\_MASK                    (0xFF0000U)}}
\DoxyCodeLine{9323 \textcolor{preprocessor}{\#define RNG\_SR\_OREG\_SIZE\_SHIFT                   (16U)}}
\DoxyCodeLine{9324 \textcolor{preprocessor}{\#define RNG\_SR\_OREG\_SIZE(x)                      (((uint32\_t)(((uint32\_t)(x)) << RNG\_SR\_OREG\_SIZE\_SHIFT)) \& RNG\_SR\_OREG\_SIZE\_MASK)}}
\DoxyCodeLine{9325 }
\DoxyCodeLine{9327 \textcolor{preprocessor}{\#define RNG\_ER\_EXT\_ENT\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{9328 \textcolor{preprocessor}{\#define RNG\_ER\_EXT\_ENT\_SHIFT                     (0U)}}
\DoxyCodeLine{9329 \textcolor{preprocessor}{\#define RNG\_ER\_EXT\_ENT(x)                        (((uint32\_t)(((uint32\_t)(x)) << RNG\_ER\_EXT\_ENT\_SHIFT)) \& RNG\_ER\_EXT\_ENT\_MASK)}}
\DoxyCodeLine{9330 }
\DoxyCodeLine{9332 \textcolor{preprocessor}{\#define RNG\_OR\_RANDOUT\_MASK                      (0xFFFFFFFFU)}}
\DoxyCodeLine{9333 \textcolor{preprocessor}{\#define RNG\_OR\_RANDOUT\_SHIFT                     (0U)}}
\DoxyCodeLine{9334 \textcolor{preprocessor}{\#define RNG\_OR\_RANDOUT(x)                        (((uint32\_t)(((uint32\_t)(x)) << RNG\_OR\_RANDOUT\_SHIFT)) \& RNG\_OR\_RANDOUT\_MASK)}}
\DoxyCodeLine{9335 }
\DoxyCodeLine{9336  \textcolor{comment}{/* end of group RNG\_Register\_Masks */}}
\DoxyCodeLine{9340 }
\DoxyCodeLine{9341 }
\DoxyCodeLine{9342 \textcolor{comment}{/* RNG -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{9344 \textcolor{preprocessor}{\#define RNG\_BASE                                 (0x40029000u)}}
\DoxyCodeLine{9346 \textcolor{preprocessor}{\#define RNG                                      ((RNG\_Type *)RNG\_BASE)}}
\DoxyCodeLine{9348 \textcolor{preprocessor}{\#define RNG\_BASE\_ADDRS                           \{ RNG\_BASE \}}}
\DoxyCodeLine{9350 \textcolor{preprocessor}{\#define RNG\_BASE\_PTRS                            \{ RNG \}}}
\DoxyCodeLine{9352 \textcolor{preprocessor}{\#define RNG\_IRQS                                 \{ RNG\_IRQn \}}}
\DoxyCodeLine{9353  \textcolor{comment}{/* end of group RNG\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{9357 }
\DoxyCodeLine{9358 }
\DoxyCodeLine{9359 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9360 \textcolor{comment}{   -\/-\/ RTC Peripheral Access Layer}}
\DoxyCodeLine{9361 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9362 }
\DoxyCodeLine{9369 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{9370   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}{TSR}};                               }
\DoxyCodeLine{9371   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}{TPR}};                               }
\DoxyCodeLine{9372   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}{TAR}};                               }
\DoxyCodeLine{9373   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}};                               }
\DoxyCodeLine{9374   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}};                                }
\DoxyCodeLine{9375   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}};                                }
\DoxyCodeLine{9376   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}{LR}};                                }
\DoxyCodeLine{9377   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};                               }
\DoxyCodeLine{9378        uint8\_t RESERVED\_0[2016];}
\DoxyCodeLine{9379   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}{WAR}};                               }
\DoxyCodeLine{9380   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}{RAR}};                               }
\DoxyCodeLine{9381 \} \mbox{\hyperlink{struct_r_t_c___type}{RTC\_Type}};}
\DoxyCodeLine{9382 }
\DoxyCodeLine{9383 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9384 \textcolor{comment}{   -\/-\/ RTC Register Masks}}
\DoxyCodeLine{9385 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9386 }
\DoxyCodeLine{9393 \textcolor{preprocessor}{\#define RTC\_TSR\_TSR\_MASK                         (0xFFFFFFFFU)}}
\DoxyCodeLine{9394 \textcolor{preprocessor}{\#define RTC\_TSR\_TSR\_SHIFT                        (0U)}}
\DoxyCodeLine{9395 \textcolor{preprocessor}{\#define RTC\_TSR\_TSR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TSR\_TSR\_SHIFT)) \& RTC\_TSR\_TSR\_MASK)}}
\DoxyCodeLine{9396 }
\DoxyCodeLine{9398 \textcolor{preprocessor}{\#define RTC\_TPR\_TPR\_MASK                         (0xFFFFU)}}
\DoxyCodeLine{9399 \textcolor{preprocessor}{\#define RTC\_TPR\_TPR\_SHIFT                        (0U)}}
\DoxyCodeLine{9400 \textcolor{preprocessor}{\#define RTC\_TPR\_TPR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TPR\_TPR\_SHIFT)) \& RTC\_TPR\_TPR\_MASK)}}
\DoxyCodeLine{9401 }
\DoxyCodeLine{9403 \textcolor{preprocessor}{\#define RTC\_TAR\_TAR\_MASK                         (0xFFFFFFFFU)}}
\DoxyCodeLine{9404 \textcolor{preprocessor}{\#define RTC\_TAR\_TAR\_SHIFT                        (0U)}}
\DoxyCodeLine{9405 \textcolor{preprocessor}{\#define RTC\_TAR\_TAR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TAR\_TAR\_SHIFT)) \& RTC\_TAR\_TAR\_MASK)}}
\DoxyCodeLine{9406 }
\DoxyCodeLine{9408 \textcolor{preprocessor}{\#define RTC\_TCR\_TCR\_MASK                         (0xFFU)}}
\DoxyCodeLine{9409 \textcolor{preprocessor}{\#define RTC\_TCR\_TCR\_SHIFT                        (0U)}}
\DoxyCodeLine{9410 \textcolor{preprocessor}{\#define RTC\_TCR\_TCR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TCR\_TCR\_SHIFT)) \& RTC\_TCR\_TCR\_MASK)}}
\DoxyCodeLine{9411 \textcolor{preprocessor}{\#define RTC\_TCR\_CIR\_MASK                         (0xFF00U)}}
\DoxyCodeLine{9412 \textcolor{preprocessor}{\#define RTC\_TCR\_CIR\_SHIFT                        (8U)}}
\DoxyCodeLine{9413 \textcolor{preprocessor}{\#define RTC\_TCR\_CIR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TCR\_CIR\_SHIFT)) \& RTC\_TCR\_CIR\_MASK)}}
\DoxyCodeLine{9414 \textcolor{preprocessor}{\#define RTC\_TCR\_TCV\_MASK                         (0xFF0000U)}}
\DoxyCodeLine{9415 \textcolor{preprocessor}{\#define RTC\_TCR\_TCV\_SHIFT                        (16U)}}
\DoxyCodeLine{9416 \textcolor{preprocessor}{\#define RTC\_TCR\_TCV(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TCR\_TCV\_SHIFT)) \& RTC\_TCR\_TCV\_MASK)}}
\DoxyCodeLine{9417 \textcolor{preprocessor}{\#define RTC\_TCR\_CIC\_MASK                         (0xFF000000U)}}
\DoxyCodeLine{9418 \textcolor{preprocessor}{\#define RTC\_TCR\_CIC\_SHIFT                        (24U)}}
\DoxyCodeLine{9419 \textcolor{preprocessor}{\#define RTC\_TCR\_CIC(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_TCR\_CIC\_SHIFT)) \& RTC\_TCR\_CIC\_MASK)}}
\DoxyCodeLine{9420 }
\DoxyCodeLine{9422 \textcolor{preprocessor}{\#define RTC\_CR\_SWR\_MASK                          (0x1U)}}
\DoxyCodeLine{9423 \textcolor{preprocessor}{\#define RTC\_CR\_SWR\_SHIFT                         (0U)}}
\DoxyCodeLine{9424 \textcolor{preprocessor}{\#define RTC\_CR\_SWR(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_SWR\_SHIFT)) \& RTC\_CR\_SWR\_MASK)}}
\DoxyCodeLine{9425 \textcolor{preprocessor}{\#define RTC\_CR\_WPE\_MASK                          (0x2U)}}
\DoxyCodeLine{9426 \textcolor{preprocessor}{\#define RTC\_CR\_WPE\_SHIFT                         (1U)}}
\DoxyCodeLine{9427 \textcolor{preprocessor}{\#define RTC\_CR\_WPE(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_WPE\_SHIFT)) \& RTC\_CR\_WPE\_MASK)}}
\DoxyCodeLine{9428 \textcolor{preprocessor}{\#define RTC\_CR\_SUP\_MASK                          (0x4U)}}
\DoxyCodeLine{9429 \textcolor{preprocessor}{\#define RTC\_CR\_SUP\_SHIFT                         (2U)}}
\DoxyCodeLine{9430 \textcolor{preprocessor}{\#define RTC\_CR\_SUP(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_SUP\_SHIFT)) \& RTC\_CR\_SUP\_MASK)}}
\DoxyCodeLine{9431 \textcolor{preprocessor}{\#define RTC\_CR\_UM\_MASK                           (0x8U)}}
\DoxyCodeLine{9432 \textcolor{preprocessor}{\#define RTC\_CR\_UM\_SHIFT                          (3U)}}
\DoxyCodeLine{9433 \textcolor{preprocessor}{\#define RTC\_CR\_UM(x)                             (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_UM\_SHIFT)) \& RTC\_CR\_UM\_MASK)}}
\DoxyCodeLine{9434 \textcolor{preprocessor}{\#define RTC\_CR\_WPS\_MASK                          (0x10U)}}
\DoxyCodeLine{9435 \textcolor{preprocessor}{\#define RTC\_CR\_WPS\_SHIFT                         (4U)}}
\DoxyCodeLine{9436 \textcolor{preprocessor}{\#define RTC\_CR\_WPS(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_WPS\_SHIFT)) \& RTC\_CR\_WPS\_MASK)}}
\DoxyCodeLine{9437 \textcolor{preprocessor}{\#define RTC\_CR\_OSCE\_MASK                         (0x100U)}}
\DoxyCodeLine{9438 \textcolor{preprocessor}{\#define RTC\_CR\_OSCE\_SHIFT                        (8U)}}
\DoxyCodeLine{9439 \textcolor{preprocessor}{\#define RTC\_CR\_OSCE(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_OSCE\_SHIFT)) \& RTC\_CR\_OSCE\_MASK)}}
\DoxyCodeLine{9440 \textcolor{preprocessor}{\#define RTC\_CR\_CLKO\_MASK                         (0x200U)}}
\DoxyCodeLine{9441 \textcolor{preprocessor}{\#define RTC\_CR\_CLKO\_SHIFT                        (9U)}}
\DoxyCodeLine{9442 \textcolor{preprocessor}{\#define RTC\_CR\_CLKO(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_CLKO\_SHIFT)) \& RTC\_CR\_CLKO\_MASK)}}
\DoxyCodeLine{9443 \textcolor{preprocessor}{\#define RTC\_CR\_SC16P\_MASK                        (0x400U)}}
\DoxyCodeLine{9444 \textcolor{preprocessor}{\#define RTC\_CR\_SC16P\_SHIFT                       (10U)}}
\DoxyCodeLine{9445 \textcolor{preprocessor}{\#define RTC\_CR\_SC16P(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_SC16P\_SHIFT)) \& RTC\_CR\_SC16P\_MASK)}}
\DoxyCodeLine{9446 \textcolor{preprocessor}{\#define RTC\_CR\_SC8P\_MASK                         (0x800U)}}
\DoxyCodeLine{9447 \textcolor{preprocessor}{\#define RTC\_CR\_SC8P\_SHIFT                        (11U)}}
\DoxyCodeLine{9448 \textcolor{preprocessor}{\#define RTC\_CR\_SC8P(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_SC8P\_SHIFT)) \& RTC\_CR\_SC8P\_MASK)}}
\DoxyCodeLine{9449 \textcolor{preprocessor}{\#define RTC\_CR\_SC4P\_MASK                         (0x1000U)}}
\DoxyCodeLine{9450 \textcolor{preprocessor}{\#define RTC\_CR\_SC4P\_SHIFT                        (12U)}}
\DoxyCodeLine{9451 \textcolor{preprocessor}{\#define RTC\_CR\_SC4P(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_SC4P\_SHIFT)) \& RTC\_CR\_SC4P\_MASK)}}
\DoxyCodeLine{9452 \textcolor{preprocessor}{\#define RTC\_CR\_SC2P\_MASK                         (0x2000U)}}
\DoxyCodeLine{9453 \textcolor{preprocessor}{\#define RTC\_CR\_SC2P\_SHIFT                        (13U)}}
\DoxyCodeLine{9454 \textcolor{preprocessor}{\#define RTC\_CR\_SC2P(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_CR\_SC2P\_SHIFT)) \& RTC\_CR\_SC2P\_MASK)}}
\DoxyCodeLine{9455 }
\DoxyCodeLine{9457 \textcolor{preprocessor}{\#define RTC\_SR\_TIF\_MASK                          (0x1U)}}
\DoxyCodeLine{9458 \textcolor{preprocessor}{\#define RTC\_SR\_TIF\_SHIFT                         (0U)}}
\DoxyCodeLine{9459 \textcolor{preprocessor}{\#define RTC\_SR\_TIF(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_SR\_TIF\_SHIFT)) \& RTC\_SR\_TIF\_MASK)}}
\DoxyCodeLine{9460 \textcolor{preprocessor}{\#define RTC\_SR\_TOF\_MASK                          (0x2U)}}
\DoxyCodeLine{9461 \textcolor{preprocessor}{\#define RTC\_SR\_TOF\_SHIFT                         (1U)}}
\DoxyCodeLine{9462 \textcolor{preprocessor}{\#define RTC\_SR\_TOF(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_SR\_TOF\_SHIFT)) \& RTC\_SR\_TOF\_MASK)}}
\DoxyCodeLine{9463 \textcolor{preprocessor}{\#define RTC\_SR\_TAF\_MASK                          (0x4U)}}
\DoxyCodeLine{9464 \textcolor{preprocessor}{\#define RTC\_SR\_TAF\_SHIFT                         (2U)}}
\DoxyCodeLine{9465 \textcolor{preprocessor}{\#define RTC\_SR\_TAF(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_SR\_TAF\_SHIFT)) \& RTC\_SR\_TAF\_MASK)}}
\DoxyCodeLine{9466 \textcolor{preprocessor}{\#define RTC\_SR\_TCE\_MASK                          (0x10U)}}
\DoxyCodeLine{9467 \textcolor{preprocessor}{\#define RTC\_SR\_TCE\_SHIFT                         (4U)}}
\DoxyCodeLine{9468 \textcolor{preprocessor}{\#define RTC\_SR\_TCE(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_SR\_TCE\_SHIFT)) \& RTC\_SR\_TCE\_MASK)}}
\DoxyCodeLine{9469 }
\DoxyCodeLine{9471 \textcolor{preprocessor}{\#define RTC\_LR\_TCL\_MASK                          (0x8U)}}
\DoxyCodeLine{9472 \textcolor{preprocessor}{\#define RTC\_LR\_TCL\_SHIFT                         (3U)}}
\DoxyCodeLine{9473 \textcolor{preprocessor}{\#define RTC\_LR\_TCL(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_LR\_TCL\_SHIFT)) \& RTC\_LR\_TCL\_MASK)}}
\DoxyCodeLine{9474 \textcolor{preprocessor}{\#define RTC\_LR\_CRL\_MASK                          (0x10U)}}
\DoxyCodeLine{9475 \textcolor{preprocessor}{\#define RTC\_LR\_CRL\_SHIFT                         (4U)}}
\DoxyCodeLine{9476 \textcolor{preprocessor}{\#define RTC\_LR\_CRL(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_LR\_CRL\_SHIFT)) \& RTC\_LR\_CRL\_MASK)}}
\DoxyCodeLine{9477 \textcolor{preprocessor}{\#define RTC\_LR\_SRL\_MASK                          (0x20U)}}
\DoxyCodeLine{9478 \textcolor{preprocessor}{\#define RTC\_LR\_SRL\_SHIFT                         (5U)}}
\DoxyCodeLine{9479 \textcolor{preprocessor}{\#define RTC\_LR\_SRL(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_LR\_SRL\_SHIFT)) \& RTC\_LR\_SRL\_MASK)}}
\DoxyCodeLine{9480 \textcolor{preprocessor}{\#define RTC\_LR\_LRL\_MASK                          (0x40U)}}
\DoxyCodeLine{9481 \textcolor{preprocessor}{\#define RTC\_LR\_LRL\_SHIFT                         (6U)}}
\DoxyCodeLine{9482 \textcolor{preprocessor}{\#define RTC\_LR\_LRL(x)                            (((uint32\_t)(((uint32\_t)(x)) << RTC\_LR\_LRL\_SHIFT)) \& RTC\_LR\_LRL\_MASK)}}
\DoxyCodeLine{9483 }
\DoxyCodeLine{9485 \textcolor{preprocessor}{\#define RTC\_IER\_TIIE\_MASK                        (0x1U)}}
\DoxyCodeLine{9486 \textcolor{preprocessor}{\#define RTC\_IER\_TIIE\_SHIFT                       (0U)}}
\DoxyCodeLine{9487 \textcolor{preprocessor}{\#define RTC\_IER\_TIIE(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_IER\_TIIE\_SHIFT)) \& RTC\_IER\_TIIE\_MASK)}}
\DoxyCodeLine{9488 \textcolor{preprocessor}{\#define RTC\_IER\_TOIE\_MASK                        (0x2U)}}
\DoxyCodeLine{9489 \textcolor{preprocessor}{\#define RTC\_IER\_TOIE\_SHIFT                       (1U)}}
\DoxyCodeLine{9490 \textcolor{preprocessor}{\#define RTC\_IER\_TOIE(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_IER\_TOIE\_SHIFT)) \& RTC\_IER\_TOIE\_MASK)}}
\DoxyCodeLine{9491 \textcolor{preprocessor}{\#define RTC\_IER\_TAIE\_MASK                        (0x4U)}}
\DoxyCodeLine{9492 \textcolor{preprocessor}{\#define RTC\_IER\_TAIE\_SHIFT                       (2U)}}
\DoxyCodeLine{9493 \textcolor{preprocessor}{\#define RTC\_IER\_TAIE(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_IER\_TAIE\_SHIFT)) \& RTC\_IER\_TAIE\_MASK)}}
\DoxyCodeLine{9494 \textcolor{preprocessor}{\#define RTC\_IER\_TSIE\_MASK                        (0x10U)}}
\DoxyCodeLine{9495 \textcolor{preprocessor}{\#define RTC\_IER\_TSIE\_SHIFT                       (4U)}}
\DoxyCodeLine{9496 \textcolor{preprocessor}{\#define RTC\_IER\_TSIE(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_IER\_TSIE\_SHIFT)) \& RTC\_IER\_TSIE\_MASK)}}
\DoxyCodeLine{9497 \textcolor{preprocessor}{\#define RTC\_IER\_WPON\_MASK                        (0x80U)}}
\DoxyCodeLine{9498 \textcolor{preprocessor}{\#define RTC\_IER\_WPON\_SHIFT                       (7U)}}
\DoxyCodeLine{9499 \textcolor{preprocessor}{\#define RTC\_IER\_WPON(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_IER\_WPON\_SHIFT)) \& RTC\_IER\_WPON\_MASK)}}
\DoxyCodeLine{9500 }
\DoxyCodeLine{9502 \textcolor{preprocessor}{\#define RTC\_WAR\_TSRW\_MASK                        (0x1U)}}
\DoxyCodeLine{9503 \textcolor{preprocessor}{\#define RTC\_WAR\_TSRW\_SHIFT                       (0U)}}
\DoxyCodeLine{9504 \textcolor{preprocessor}{\#define RTC\_WAR\_TSRW(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_TSRW\_SHIFT)) \& RTC\_WAR\_TSRW\_MASK)}}
\DoxyCodeLine{9505 \textcolor{preprocessor}{\#define RTC\_WAR\_TPRW\_MASK                        (0x2U)}}
\DoxyCodeLine{9506 \textcolor{preprocessor}{\#define RTC\_WAR\_TPRW\_SHIFT                       (1U)}}
\DoxyCodeLine{9507 \textcolor{preprocessor}{\#define RTC\_WAR\_TPRW(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_TPRW\_SHIFT)) \& RTC\_WAR\_TPRW\_MASK)}}
\DoxyCodeLine{9508 \textcolor{preprocessor}{\#define RTC\_WAR\_TARW\_MASK                        (0x4U)}}
\DoxyCodeLine{9509 \textcolor{preprocessor}{\#define RTC\_WAR\_TARW\_SHIFT                       (2U)}}
\DoxyCodeLine{9510 \textcolor{preprocessor}{\#define RTC\_WAR\_TARW(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_TARW\_SHIFT)) \& RTC\_WAR\_TARW\_MASK)}}
\DoxyCodeLine{9511 \textcolor{preprocessor}{\#define RTC\_WAR\_TCRW\_MASK                        (0x8U)}}
\DoxyCodeLine{9512 \textcolor{preprocessor}{\#define RTC\_WAR\_TCRW\_SHIFT                       (3U)}}
\DoxyCodeLine{9513 \textcolor{preprocessor}{\#define RTC\_WAR\_TCRW(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_TCRW\_SHIFT)) \& RTC\_WAR\_TCRW\_MASK)}}
\DoxyCodeLine{9514 \textcolor{preprocessor}{\#define RTC\_WAR\_CRW\_MASK                         (0x10U)}}
\DoxyCodeLine{9515 \textcolor{preprocessor}{\#define RTC\_WAR\_CRW\_SHIFT                        (4U)}}
\DoxyCodeLine{9516 \textcolor{preprocessor}{\#define RTC\_WAR\_CRW(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_CRW\_SHIFT)) \& RTC\_WAR\_CRW\_MASK)}}
\DoxyCodeLine{9517 \textcolor{preprocessor}{\#define RTC\_WAR\_SRW\_MASK                         (0x20U)}}
\DoxyCodeLine{9518 \textcolor{preprocessor}{\#define RTC\_WAR\_SRW\_SHIFT                        (5U)}}
\DoxyCodeLine{9519 \textcolor{preprocessor}{\#define RTC\_WAR\_SRW(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_SRW\_SHIFT)) \& RTC\_WAR\_SRW\_MASK)}}
\DoxyCodeLine{9520 \textcolor{preprocessor}{\#define RTC\_WAR\_LRW\_MASK                         (0x40U)}}
\DoxyCodeLine{9521 \textcolor{preprocessor}{\#define RTC\_WAR\_LRW\_SHIFT                        (6U)}}
\DoxyCodeLine{9522 \textcolor{preprocessor}{\#define RTC\_WAR\_LRW(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_LRW\_SHIFT)) \& RTC\_WAR\_LRW\_MASK)}}
\DoxyCodeLine{9523 \textcolor{preprocessor}{\#define RTC\_WAR\_IERW\_MASK                        (0x80U)}}
\DoxyCodeLine{9524 \textcolor{preprocessor}{\#define RTC\_WAR\_IERW\_SHIFT                       (7U)}}
\DoxyCodeLine{9525 \textcolor{preprocessor}{\#define RTC\_WAR\_IERW(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_WAR\_IERW\_SHIFT)) \& RTC\_WAR\_IERW\_MASK)}}
\DoxyCodeLine{9526 }
\DoxyCodeLine{9528 \textcolor{preprocessor}{\#define RTC\_RAR\_TSRR\_MASK                        (0x1U)}}
\DoxyCodeLine{9529 \textcolor{preprocessor}{\#define RTC\_RAR\_TSRR\_SHIFT                       (0U)}}
\DoxyCodeLine{9530 \textcolor{preprocessor}{\#define RTC\_RAR\_TSRR(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_TSRR\_SHIFT)) \& RTC\_RAR\_TSRR\_MASK)}}
\DoxyCodeLine{9531 \textcolor{preprocessor}{\#define RTC\_RAR\_TPRR\_MASK                        (0x2U)}}
\DoxyCodeLine{9532 \textcolor{preprocessor}{\#define RTC\_RAR\_TPRR\_SHIFT                       (1U)}}
\DoxyCodeLine{9533 \textcolor{preprocessor}{\#define RTC\_RAR\_TPRR(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_TPRR\_SHIFT)) \& RTC\_RAR\_TPRR\_MASK)}}
\DoxyCodeLine{9534 \textcolor{preprocessor}{\#define RTC\_RAR\_TARR\_MASK                        (0x4U)}}
\DoxyCodeLine{9535 \textcolor{preprocessor}{\#define RTC\_RAR\_TARR\_SHIFT                       (2U)}}
\DoxyCodeLine{9536 \textcolor{preprocessor}{\#define RTC\_RAR\_TARR(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_TARR\_SHIFT)) \& RTC\_RAR\_TARR\_MASK)}}
\DoxyCodeLine{9537 \textcolor{preprocessor}{\#define RTC\_RAR\_TCRR\_MASK                        (0x8U)}}
\DoxyCodeLine{9538 \textcolor{preprocessor}{\#define RTC\_RAR\_TCRR\_SHIFT                       (3U)}}
\DoxyCodeLine{9539 \textcolor{preprocessor}{\#define RTC\_RAR\_TCRR(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_TCRR\_SHIFT)) \& RTC\_RAR\_TCRR\_MASK)}}
\DoxyCodeLine{9540 \textcolor{preprocessor}{\#define RTC\_RAR\_CRR\_MASK                         (0x10U)}}
\DoxyCodeLine{9541 \textcolor{preprocessor}{\#define RTC\_RAR\_CRR\_SHIFT                        (4U)}}
\DoxyCodeLine{9542 \textcolor{preprocessor}{\#define RTC\_RAR\_CRR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_CRR\_SHIFT)) \& RTC\_RAR\_CRR\_MASK)}}
\DoxyCodeLine{9543 \textcolor{preprocessor}{\#define RTC\_RAR\_SRR\_MASK                         (0x20U)}}
\DoxyCodeLine{9544 \textcolor{preprocessor}{\#define RTC\_RAR\_SRR\_SHIFT                        (5U)}}
\DoxyCodeLine{9545 \textcolor{preprocessor}{\#define RTC\_RAR\_SRR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_SRR\_SHIFT)) \& RTC\_RAR\_SRR\_MASK)}}
\DoxyCodeLine{9546 \textcolor{preprocessor}{\#define RTC\_RAR\_LRR\_MASK                         (0x40U)}}
\DoxyCodeLine{9547 \textcolor{preprocessor}{\#define RTC\_RAR\_LRR\_SHIFT                        (6U)}}
\DoxyCodeLine{9548 \textcolor{preprocessor}{\#define RTC\_RAR\_LRR(x)                           (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_LRR\_SHIFT)) \& RTC\_RAR\_LRR\_MASK)}}
\DoxyCodeLine{9549 \textcolor{preprocessor}{\#define RTC\_RAR\_IERR\_MASK                        (0x80U)}}
\DoxyCodeLine{9550 \textcolor{preprocessor}{\#define RTC\_RAR\_IERR\_SHIFT                       (7U)}}
\DoxyCodeLine{9551 \textcolor{preprocessor}{\#define RTC\_RAR\_IERR(x)                          (((uint32\_t)(((uint32\_t)(x)) << RTC\_RAR\_IERR\_SHIFT)) \& RTC\_RAR\_IERR\_MASK)}}
\DoxyCodeLine{9552 }
\DoxyCodeLine{9553  \textcolor{comment}{/* end of group RTC\_Register\_Masks */}}
\DoxyCodeLine{9557 }
\DoxyCodeLine{9558 }
\DoxyCodeLine{9559 \textcolor{comment}{/* RTC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{9561 \textcolor{preprocessor}{\#define RTC\_BASE                                 (0x4003D000u)}}
\DoxyCodeLine{9563 \textcolor{preprocessor}{\#define RTC                                      ((RTC\_Type *)RTC\_BASE)}}
\DoxyCodeLine{9565 \textcolor{preprocessor}{\#define RTC\_BASE\_ADDRS                           \{ RTC\_BASE \}}}
\DoxyCodeLine{9567 \textcolor{preprocessor}{\#define RTC\_BASE\_PTRS                            \{ RTC \}}}
\DoxyCodeLine{9569 \textcolor{preprocessor}{\#define RTC\_IRQS                                 \{ RTC\_IRQn \}}}
\DoxyCodeLine{9570 \textcolor{preprocessor}{\#define RTC\_SECONDS\_IRQS                         \{ RTC\_Seconds\_IRQn \}}}
\DoxyCodeLine{9571  \textcolor{comment}{/* end of group RTC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{9575 }
\DoxyCodeLine{9576 }
\DoxyCodeLine{9577 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9578 \textcolor{comment}{   -\/-\/ SDHC Peripheral Access Layer}}
\DoxyCodeLine{9579 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9580 }
\DoxyCodeLine{9587 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{9588   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}{DSADDR}};                            }
\DoxyCodeLine{9589   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}{BLKATTR}};                           }
\DoxyCodeLine{9590   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}{CMDARG}};                            }
\DoxyCodeLine{9591   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}{XFERTYP}};                           }
\DoxyCodeLine{9592   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CMDRSP[4];                         }
\DoxyCodeLine{9593   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}{DATPORT}};                           }
\DoxyCodeLine{9594   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}{PRSSTAT}};                           }
\DoxyCodeLine{9595   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}{PROCTL}};                            }
\DoxyCodeLine{9596   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}{SYSCTL}};                            }
\DoxyCodeLine{9597   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}{IRQSTAT}};                           }
\DoxyCodeLine{9598   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}{IRQSTATEN}};                         }
\DoxyCodeLine{9599   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}{IRQSIGEN}};                          }
\DoxyCodeLine{9600   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}{AC12ERR}};                           }
\DoxyCodeLine{9601   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}{HTCAPBLT}};                          }
\DoxyCodeLine{9602   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}{WML}};                               }
\DoxyCodeLine{9603        uint8\_t RESERVED\_0[8];}
\DoxyCodeLine{9604   \mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}{FEVT}};                              }
\DoxyCodeLine{9605   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}{ADMAES}};                            }
\DoxyCodeLine{9606   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}{ADSADDR}};                           }
\DoxyCodeLine{9607        uint8\_t RESERVED\_1[100];}
\DoxyCodeLine{9608   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}{VENDOR}};                            }
\DoxyCodeLine{9609   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}{MMCBOOT}};                           }
\DoxyCodeLine{9610        uint8\_t RESERVED\_2[52];}
\DoxyCodeLine{9611   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}{HOSTVER}};                           }
\DoxyCodeLine{9612 \} \mbox{\hyperlink{struct_s_d_h_c___type}{SDHC\_Type}};}
\DoxyCodeLine{9613 }
\DoxyCodeLine{9614 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9615 \textcolor{comment}{   -\/-\/ SDHC Register Masks}}
\DoxyCodeLine{9616 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{9617 }
\DoxyCodeLine{9624 \textcolor{preprocessor}{\#define SDHC\_DSADDR\_DSADDR\_MASK                  (0xFFFFFFFCU)}}
\DoxyCodeLine{9625 \textcolor{preprocessor}{\#define SDHC\_DSADDR\_DSADDR\_SHIFT                 (2U)}}
\DoxyCodeLine{9626 \textcolor{preprocessor}{\#define SDHC\_DSADDR\_DSADDR(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_DSADDR\_DSADDR\_SHIFT)) \& SDHC\_DSADDR\_DSADDR\_MASK)}}
\DoxyCodeLine{9627 }
\DoxyCodeLine{9629 \textcolor{preprocessor}{\#define SDHC\_BLKATTR\_BLKSIZE\_MASK                (0x1FFFU)}}
\DoxyCodeLine{9630 \textcolor{preprocessor}{\#define SDHC\_BLKATTR\_BLKSIZE\_SHIFT               (0U)}}
\DoxyCodeLine{9631 \textcolor{preprocessor}{\#define SDHC\_BLKATTR\_BLKSIZE(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_BLKATTR\_BLKSIZE\_SHIFT)) \& SDHC\_BLKATTR\_BLKSIZE\_MASK)}}
\DoxyCodeLine{9632 \textcolor{preprocessor}{\#define SDHC\_BLKATTR\_BLKCNT\_MASK                 (0xFFFF0000U)}}
\DoxyCodeLine{9633 \textcolor{preprocessor}{\#define SDHC\_BLKATTR\_BLKCNT\_SHIFT                (16U)}}
\DoxyCodeLine{9634 \textcolor{preprocessor}{\#define SDHC\_BLKATTR\_BLKCNT(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_BLKATTR\_BLKCNT\_SHIFT)) \& SDHC\_BLKATTR\_BLKCNT\_MASK)}}
\DoxyCodeLine{9635 }
\DoxyCodeLine{9637 \textcolor{preprocessor}{\#define SDHC\_CMDARG\_CMDARG\_MASK                  (0xFFFFFFFFU)}}
\DoxyCodeLine{9638 \textcolor{preprocessor}{\#define SDHC\_CMDARG\_CMDARG\_SHIFT                 (0U)}}
\DoxyCodeLine{9639 \textcolor{preprocessor}{\#define SDHC\_CMDARG\_CMDARG(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_CMDARG\_CMDARG\_SHIFT)) \& SDHC\_CMDARG\_CMDARG\_MASK)}}
\DoxyCodeLine{9640 }
\DoxyCodeLine{9642 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DMAEN\_MASK                  (0x1U)}}
\DoxyCodeLine{9643 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DMAEN\_SHIFT                 (0U)}}
\DoxyCodeLine{9644 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DMAEN(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_DMAEN\_SHIFT)) \& SDHC\_XFERTYP\_DMAEN\_MASK)}}
\DoxyCodeLine{9645 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_BCEN\_MASK                   (0x2U)}}
\DoxyCodeLine{9646 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_BCEN\_SHIFT                  (1U)}}
\DoxyCodeLine{9647 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_BCEN(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_BCEN\_SHIFT)) \& SDHC\_XFERTYP\_BCEN\_MASK)}}
\DoxyCodeLine{9648 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_AC12EN\_MASK                 (0x4U)}}
\DoxyCodeLine{9649 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_AC12EN\_SHIFT                (2U)}}
\DoxyCodeLine{9650 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_AC12EN(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_AC12EN\_SHIFT)) \& SDHC\_XFERTYP\_AC12EN\_MASK)}}
\DoxyCodeLine{9651 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DTDSEL\_MASK                 (0x10U)}}
\DoxyCodeLine{9652 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DTDSEL\_SHIFT                (4U)}}
\DoxyCodeLine{9653 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DTDSEL(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_DTDSEL\_SHIFT)) \& SDHC\_XFERTYP\_DTDSEL\_MASK)}}
\DoxyCodeLine{9654 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_MSBSEL\_MASK                 (0x20U)}}
\DoxyCodeLine{9655 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_MSBSEL\_SHIFT                (5U)}}
\DoxyCodeLine{9656 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_MSBSEL(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_MSBSEL\_SHIFT)) \& SDHC\_XFERTYP\_MSBSEL\_MASK)}}
\DoxyCodeLine{9657 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_RSPTYP\_MASK                 (0x30000U)}}
\DoxyCodeLine{9658 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_RSPTYP\_SHIFT                (16U)}}
\DoxyCodeLine{9659 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_RSPTYP(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_RSPTYP\_SHIFT)) \& SDHC\_XFERTYP\_RSPTYP\_MASK)}}
\DoxyCodeLine{9660 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CCCEN\_MASK                  (0x80000U)}}
\DoxyCodeLine{9661 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CCCEN\_SHIFT                 (19U)}}
\DoxyCodeLine{9662 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CCCEN(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_CCCEN\_SHIFT)) \& SDHC\_XFERTYP\_CCCEN\_MASK)}}
\DoxyCodeLine{9663 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CICEN\_MASK                  (0x100000U)}}
\DoxyCodeLine{9664 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CICEN\_SHIFT                 (20U)}}
\DoxyCodeLine{9665 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CICEN(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_CICEN\_SHIFT)) \& SDHC\_XFERTYP\_CICEN\_MASK)}}
\DoxyCodeLine{9666 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DPSEL\_MASK                  (0x200000U)}}
\DoxyCodeLine{9667 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DPSEL\_SHIFT                 (21U)}}
\DoxyCodeLine{9668 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_DPSEL(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_DPSEL\_SHIFT)) \& SDHC\_XFERTYP\_DPSEL\_MASK)}}
\DoxyCodeLine{9669 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CMDTYP\_MASK                 (0xC00000U)}}
\DoxyCodeLine{9670 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CMDTYP\_SHIFT                (22U)}}
\DoxyCodeLine{9671 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CMDTYP(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_CMDTYP\_SHIFT)) \& SDHC\_XFERTYP\_CMDTYP\_MASK)}}
\DoxyCodeLine{9672 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CMDINX\_MASK                 (0x3F000000U)}}
\DoxyCodeLine{9673 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CMDINX\_SHIFT                (24U)}}
\DoxyCodeLine{9674 \textcolor{preprocessor}{\#define SDHC\_XFERTYP\_CMDINX(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_XFERTYP\_CMDINX\_SHIFT)) \& SDHC\_XFERTYP\_CMDINX\_MASK)}}
\DoxyCodeLine{9675 }
\DoxyCodeLine{9677 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP0\_MASK                 (0xFFFFFFFFU)}}
\DoxyCodeLine{9678 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP0\_SHIFT                (0U)}}
\DoxyCodeLine{9679 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP0(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_CMDRSP\_CMDRSP0\_SHIFT)) \& SDHC\_CMDRSP\_CMDRSP0\_MASK)}}
\DoxyCodeLine{9680 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP1\_MASK                 (0xFFFFFFFFU)}}
\DoxyCodeLine{9681 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP1\_SHIFT                (0U)}}
\DoxyCodeLine{9682 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP1(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_CMDRSP\_CMDRSP1\_SHIFT)) \& SDHC\_CMDRSP\_CMDRSP1\_MASK)}}
\DoxyCodeLine{9683 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP2\_MASK                 (0xFFFFFFFFU)}}
\DoxyCodeLine{9684 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP2\_SHIFT                (0U)}}
\DoxyCodeLine{9685 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP2(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_CMDRSP\_CMDRSP2\_SHIFT)) \& SDHC\_CMDRSP\_CMDRSP2\_MASK)}}
\DoxyCodeLine{9686 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP3\_MASK                 (0xFFFFFFFFU)}}
\DoxyCodeLine{9687 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP3\_SHIFT                (0U)}}
\DoxyCodeLine{9688 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_CMDRSP3(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_CMDRSP\_CMDRSP3\_SHIFT)) \& SDHC\_CMDRSP\_CMDRSP3\_MASK)}}
\DoxyCodeLine{9689 }
\DoxyCodeLine{9690 \textcolor{comment}{/* The count of SDHC\_CMDRSP */}}
\DoxyCodeLine{9691 \textcolor{preprocessor}{\#define SDHC\_CMDRSP\_COUNT                        (4U)}}
\DoxyCodeLine{9692 }
\DoxyCodeLine{9694 \textcolor{preprocessor}{\#define SDHC\_DATPORT\_DATCONT\_MASK                (0xFFFFFFFFU)}}
\DoxyCodeLine{9695 \textcolor{preprocessor}{\#define SDHC\_DATPORT\_DATCONT\_SHIFT               (0U)}}
\DoxyCodeLine{9696 \textcolor{preprocessor}{\#define SDHC\_DATPORT\_DATCONT(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_DATPORT\_DATCONT\_SHIFT)) \& SDHC\_DATPORT\_DATCONT\_MASK)}}
\DoxyCodeLine{9697 }
\DoxyCodeLine{9699 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CIHB\_MASK                   (0x1U)}}
\DoxyCodeLine{9700 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CIHB\_SHIFT                  (0U)}}
\DoxyCodeLine{9701 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CIHB(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_CIHB\_SHIFT)) \& SDHC\_PRSSTAT\_CIHB\_MASK)}}
\DoxyCodeLine{9702 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CDIHB\_MASK                  (0x2U)}}
\DoxyCodeLine{9703 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CDIHB\_SHIFT                 (1U)}}
\DoxyCodeLine{9704 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CDIHB(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_CDIHB\_SHIFT)) \& SDHC\_PRSSTAT\_CDIHB\_MASK)}}
\DoxyCodeLine{9705 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_DLA\_MASK                    (0x4U)}}
\DoxyCodeLine{9706 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_DLA\_SHIFT                   (2U)}}
\DoxyCodeLine{9707 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_DLA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_DLA\_SHIFT)) \& SDHC\_PRSSTAT\_DLA\_MASK)}}
\DoxyCodeLine{9708 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_SDSTB\_MASK                  (0x8U)}}
\DoxyCodeLine{9709 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_SDSTB\_SHIFT                 (3U)}}
\DoxyCodeLine{9710 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_SDSTB(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_SDSTB\_SHIFT)) \& SDHC\_PRSSTAT\_SDSTB\_MASK)}}
\DoxyCodeLine{9711 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_IPGOFF\_MASK                 (0x10U)}}
\DoxyCodeLine{9712 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_IPGOFF\_SHIFT                (4U)}}
\DoxyCodeLine{9713 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_IPGOFF(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_IPGOFF\_SHIFT)) \& SDHC\_PRSSTAT\_IPGOFF\_MASK)}}
\DoxyCodeLine{9714 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_HCKOFF\_MASK                 (0x20U)}}
\DoxyCodeLine{9715 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_HCKOFF\_SHIFT                (5U)}}
\DoxyCodeLine{9716 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_HCKOFF(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_HCKOFF\_SHIFT)) \& SDHC\_PRSSTAT\_HCKOFF\_MASK)}}
\DoxyCodeLine{9717 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_PEROFF\_MASK                 (0x40U)}}
\DoxyCodeLine{9718 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_PEROFF\_SHIFT                (6U)}}
\DoxyCodeLine{9719 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_PEROFF(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_PEROFF\_SHIFT)) \& SDHC\_PRSSTAT\_PEROFF\_MASK)}}
\DoxyCodeLine{9720 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_SDOFF\_MASK                  (0x80U)}}
\DoxyCodeLine{9721 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_SDOFF\_SHIFT                 (7U)}}
\DoxyCodeLine{9722 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_SDOFF(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_SDOFF\_SHIFT)) \& SDHC\_PRSSTAT\_SDOFF\_MASK)}}
\DoxyCodeLine{9723 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_WTA\_MASK                    (0x100U)}}
\DoxyCodeLine{9724 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_WTA\_SHIFT                   (8U)}}
\DoxyCodeLine{9725 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_WTA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_WTA\_SHIFT)) \& SDHC\_PRSSTAT\_WTA\_MASK)}}
\DoxyCodeLine{9726 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_RTA\_MASK                    (0x200U)}}
\DoxyCodeLine{9727 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_RTA\_SHIFT                   (9U)}}
\DoxyCodeLine{9728 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_RTA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_RTA\_SHIFT)) \& SDHC\_PRSSTAT\_RTA\_MASK)}}
\DoxyCodeLine{9729 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_BWEN\_MASK                   (0x400U)}}
\DoxyCodeLine{9730 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_BWEN\_SHIFT                  (10U)}}
\DoxyCodeLine{9731 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_BWEN(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_BWEN\_SHIFT)) \& SDHC\_PRSSTAT\_BWEN\_MASK)}}
\DoxyCodeLine{9732 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_BREN\_MASK                   (0x800U)}}
\DoxyCodeLine{9733 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_BREN\_SHIFT                  (11U)}}
\DoxyCodeLine{9734 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_BREN(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_BREN\_SHIFT)) \& SDHC\_PRSSTAT\_BREN\_MASK)}}
\DoxyCodeLine{9735 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CINS\_MASK                   (0x10000U)}}
\DoxyCodeLine{9736 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CINS\_SHIFT                  (16U)}}
\DoxyCodeLine{9737 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CINS(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_CINS\_SHIFT)) \& SDHC\_PRSSTAT\_CINS\_MASK)}}
\DoxyCodeLine{9738 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CLSL\_MASK                   (0x800000U)}}
\DoxyCodeLine{9739 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CLSL\_SHIFT                  (23U)}}
\DoxyCodeLine{9740 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_CLSL(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_CLSL\_SHIFT)) \& SDHC\_PRSSTAT\_CLSL\_MASK)}}
\DoxyCodeLine{9741 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_DLSL\_MASK                   (0xFF000000U)}}
\DoxyCodeLine{9742 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_DLSL\_SHIFT                  (24U)}}
\DoxyCodeLine{9743 \textcolor{preprocessor}{\#define SDHC\_PRSSTAT\_DLSL(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PRSSTAT\_DLSL\_SHIFT)) \& SDHC\_PRSSTAT\_DLSL\_MASK)}}
\DoxyCodeLine{9744 }
\DoxyCodeLine{9746 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_LCTL\_MASK                    (0x1U)}}
\DoxyCodeLine{9747 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_LCTL\_SHIFT                   (0U)}}
\DoxyCodeLine{9748 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_LCTL(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_LCTL\_SHIFT)) \& SDHC\_PROCTL\_LCTL\_MASK)}}
\DoxyCodeLine{9749 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_DTW\_MASK                     (0x6U)}}
\DoxyCodeLine{9750 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_DTW\_SHIFT                    (1U)}}
\DoxyCodeLine{9751 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_DTW(x)                       (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_DTW\_SHIFT)) \& SDHC\_PROCTL\_DTW\_MASK)}}
\DoxyCodeLine{9752 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_D3CD\_MASK                    (0x8U)}}
\DoxyCodeLine{9753 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_D3CD\_SHIFT                   (3U)}}
\DoxyCodeLine{9754 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_D3CD(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_D3CD\_SHIFT)) \& SDHC\_PROCTL\_D3CD\_MASK)}}
\DoxyCodeLine{9755 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_EMODE\_MASK                   (0x30U)}}
\DoxyCodeLine{9756 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_EMODE\_SHIFT                  (4U)}}
\DoxyCodeLine{9757 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_EMODE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_EMODE\_SHIFT)) \& SDHC\_PROCTL\_EMODE\_MASK)}}
\DoxyCodeLine{9758 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CDTL\_MASK                    (0x40U)}}
\DoxyCodeLine{9759 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CDTL\_SHIFT                   (6U)}}
\DoxyCodeLine{9760 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CDTL(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_CDTL\_SHIFT)) \& SDHC\_PROCTL\_CDTL\_MASK)}}
\DoxyCodeLine{9761 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CDSS\_MASK                    (0x80U)}}
\DoxyCodeLine{9762 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CDSS\_SHIFT                   (7U)}}
\DoxyCodeLine{9763 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CDSS(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_CDSS\_SHIFT)) \& SDHC\_PROCTL\_CDSS\_MASK)}}
\DoxyCodeLine{9764 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_DMAS\_MASK                    (0x300U)}}
\DoxyCodeLine{9765 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_DMAS\_SHIFT                   (8U)}}
\DoxyCodeLine{9766 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_DMAS(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_DMAS\_SHIFT)) \& SDHC\_PROCTL\_DMAS\_MASK)}}
\DoxyCodeLine{9767 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_SABGREQ\_MASK                 (0x10000U)}}
\DoxyCodeLine{9768 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_SABGREQ\_SHIFT                (16U)}}
\DoxyCodeLine{9769 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_SABGREQ(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_SABGREQ\_SHIFT)) \& SDHC\_PROCTL\_SABGREQ\_MASK)}}
\DoxyCodeLine{9770 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CREQ\_MASK                    (0x20000U)}}
\DoxyCodeLine{9771 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CREQ\_SHIFT                   (17U)}}
\DoxyCodeLine{9772 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_CREQ(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_CREQ\_SHIFT)) \& SDHC\_PROCTL\_CREQ\_MASK)}}
\DoxyCodeLine{9773 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_RWCTL\_MASK                   (0x40000U)}}
\DoxyCodeLine{9774 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_RWCTL\_SHIFT                  (18U)}}
\DoxyCodeLine{9775 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_RWCTL(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_RWCTL\_SHIFT)) \& SDHC\_PROCTL\_RWCTL\_MASK)}}
\DoxyCodeLine{9776 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_IABG\_MASK                    (0x80000U)}}
\DoxyCodeLine{9777 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_IABG\_SHIFT                   (19U)}}
\DoxyCodeLine{9778 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_IABG(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_IABG\_SHIFT)) \& SDHC\_PROCTL\_IABG\_MASK)}}
\DoxyCodeLine{9779 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECINT\_MASK                  (0x1000000U)}}
\DoxyCodeLine{9780 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECINT\_SHIFT                 (24U)}}
\DoxyCodeLine{9781 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECINT(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_WECINT\_SHIFT)) \& SDHC\_PROCTL\_WECINT\_MASK)}}
\DoxyCodeLine{9782 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECINS\_MASK                  (0x2000000U)}}
\DoxyCodeLine{9783 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECINS\_SHIFT                 (25U)}}
\DoxyCodeLine{9784 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECINS(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_WECINS\_SHIFT)) \& SDHC\_PROCTL\_WECINS\_MASK)}}
\DoxyCodeLine{9785 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECRM\_MASK                   (0x4000000U)}}
\DoxyCodeLine{9786 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECRM\_SHIFT                  (26U)}}
\DoxyCodeLine{9787 \textcolor{preprocessor}{\#define SDHC\_PROCTL\_WECRM(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_PROCTL\_WECRM\_SHIFT)) \& SDHC\_PROCTL\_WECRM\_MASK)}}
\DoxyCodeLine{9788 }
\DoxyCodeLine{9790 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_IPGEN\_MASK                   (0x1U)}}
\DoxyCodeLine{9791 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_IPGEN\_SHIFT                  (0U)}}
\DoxyCodeLine{9792 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_IPGEN(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_IPGEN\_SHIFT)) \& SDHC\_SYSCTL\_IPGEN\_MASK)}}
\DoxyCodeLine{9793 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_HCKEN\_MASK                   (0x2U)}}
\DoxyCodeLine{9794 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_HCKEN\_SHIFT                  (1U)}}
\DoxyCodeLine{9795 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_HCKEN(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_HCKEN\_SHIFT)) \& SDHC\_SYSCTL\_HCKEN\_MASK)}}
\DoxyCodeLine{9796 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_PEREN\_MASK                   (0x4U)}}
\DoxyCodeLine{9797 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_PEREN\_SHIFT                  (2U)}}
\DoxyCodeLine{9798 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_PEREN(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_PEREN\_SHIFT)) \& SDHC\_SYSCTL\_PEREN\_MASK)}}
\DoxyCodeLine{9799 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_SDCLKEN\_MASK                 (0x8U)}}
\DoxyCodeLine{9800 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_SDCLKEN\_SHIFT                (3U)}}
\DoxyCodeLine{9801 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_SDCLKEN(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_SDCLKEN\_SHIFT)) \& SDHC\_SYSCTL\_SDCLKEN\_MASK)}}
\DoxyCodeLine{9802 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_DVS\_MASK                     (0xF0U)}}
\DoxyCodeLine{9803 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_DVS\_SHIFT                    (4U)}}
\DoxyCodeLine{9804 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_DVS(x)                       (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_DVS\_SHIFT)) \& SDHC\_SYSCTL\_DVS\_MASK)}}
\DoxyCodeLine{9805 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_SDCLKFS\_MASK                 (0xFF00U)}}
\DoxyCodeLine{9806 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_SDCLKFS\_SHIFT                (8U)}}
\DoxyCodeLine{9807 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_SDCLKFS(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_SDCLKFS\_SHIFT)) \& SDHC\_SYSCTL\_SDCLKFS\_MASK)}}
\DoxyCodeLine{9808 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_DTOCV\_MASK                   (0xF0000U)}}
\DoxyCodeLine{9809 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_DTOCV\_SHIFT                  (16U)}}
\DoxyCodeLine{9810 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_DTOCV(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_DTOCV\_SHIFT)) \& SDHC\_SYSCTL\_DTOCV\_MASK)}}
\DoxyCodeLine{9811 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTA\_MASK                    (0x1000000U)}}
\DoxyCodeLine{9812 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTA\_SHIFT                   (24U)}}
\DoxyCodeLine{9813 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_RSTA\_SHIFT)) \& SDHC\_SYSCTL\_RSTA\_MASK)}}
\DoxyCodeLine{9814 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTC\_MASK                    (0x2000000U)}}
\DoxyCodeLine{9815 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTC\_SHIFT                   (25U)}}
\DoxyCodeLine{9816 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTC(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_RSTC\_SHIFT)) \& SDHC\_SYSCTL\_RSTC\_MASK)}}
\DoxyCodeLine{9817 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTD\_MASK                    (0x4000000U)}}
\DoxyCodeLine{9818 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTD\_SHIFT                   (26U)}}
\DoxyCodeLine{9819 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_RSTD(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_RSTD\_SHIFT)) \& SDHC\_SYSCTL\_RSTD\_MASK)}}
\DoxyCodeLine{9820 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_INITA\_MASK                   (0x8000000U)}}
\DoxyCodeLine{9821 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_INITA\_SHIFT                  (27U)}}
\DoxyCodeLine{9822 \textcolor{preprocessor}{\#define SDHC\_SYSCTL\_INITA(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_SYSCTL\_INITA\_SHIFT)) \& SDHC\_SYSCTL\_INITA\_MASK)}}
\DoxyCodeLine{9823 }
\DoxyCodeLine{9825 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CC\_MASK                     (0x1U)}}
\DoxyCodeLine{9826 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CC\_SHIFT                    (0U)}}
\DoxyCodeLine{9827 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CC(x)                       (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CC\_SHIFT)) \& SDHC\_IRQSTAT\_CC\_MASK)}}
\DoxyCodeLine{9828 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_TC\_MASK                     (0x2U)}}
\DoxyCodeLine{9829 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_TC\_SHIFT                    (1U)}}
\DoxyCodeLine{9830 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_TC(x)                       (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_TC\_SHIFT)) \& SDHC\_IRQSTAT\_TC\_MASK)}}
\DoxyCodeLine{9831 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BGE\_MASK                    (0x4U)}}
\DoxyCodeLine{9832 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BGE\_SHIFT                   (2U)}}
\DoxyCodeLine{9833 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BGE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_BGE\_SHIFT)) \& SDHC\_IRQSTAT\_BGE\_MASK)}}
\DoxyCodeLine{9834 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DINT\_MASK                   (0x8U)}}
\DoxyCodeLine{9835 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DINT\_SHIFT                  (3U)}}
\DoxyCodeLine{9836 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DINT(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_DINT\_SHIFT)) \& SDHC\_IRQSTAT\_DINT\_MASK)}}
\DoxyCodeLine{9837 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BWR\_MASK                    (0x10U)}}
\DoxyCodeLine{9838 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BWR\_SHIFT                   (4U)}}
\DoxyCodeLine{9839 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BWR(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_BWR\_SHIFT)) \& SDHC\_IRQSTAT\_BWR\_MASK)}}
\DoxyCodeLine{9840 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BRR\_MASK                    (0x20U)}}
\DoxyCodeLine{9841 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BRR\_SHIFT                   (5U)}}
\DoxyCodeLine{9842 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_BRR(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_BRR\_SHIFT)) \& SDHC\_IRQSTAT\_BRR\_MASK)}}
\DoxyCodeLine{9843 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CINS\_MASK                   (0x40U)}}
\DoxyCodeLine{9844 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CINS\_SHIFT                  (6U)}}
\DoxyCodeLine{9845 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CINS(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CINS\_SHIFT)) \& SDHC\_IRQSTAT\_CINS\_MASK)}}
\DoxyCodeLine{9846 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CRM\_MASK                    (0x80U)}}
\DoxyCodeLine{9847 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CRM\_SHIFT                   (7U)}}
\DoxyCodeLine{9848 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CRM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CRM\_SHIFT)) \& SDHC\_IRQSTAT\_CRM\_MASK)}}
\DoxyCodeLine{9849 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CINT\_MASK                   (0x100U)}}
\DoxyCodeLine{9850 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CINT\_SHIFT                  (8U)}}
\DoxyCodeLine{9851 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CINT(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CINT\_SHIFT)) \& SDHC\_IRQSTAT\_CINT\_MASK)}}
\DoxyCodeLine{9852 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CTOE\_MASK                   (0x10000U)}}
\DoxyCodeLine{9853 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CTOE\_SHIFT                  (16U)}}
\DoxyCodeLine{9854 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CTOE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CTOE\_SHIFT)) \& SDHC\_IRQSTAT\_CTOE\_MASK)}}
\DoxyCodeLine{9855 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CCE\_MASK                    (0x20000U)}}
\DoxyCodeLine{9856 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CCE\_SHIFT                   (17U)}}
\DoxyCodeLine{9857 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CCE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CCE\_SHIFT)) \& SDHC\_IRQSTAT\_CCE\_MASK)}}
\DoxyCodeLine{9858 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CEBE\_MASK                   (0x40000U)}}
\DoxyCodeLine{9859 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CEBE\_SHIFT                  (18U)}}
\DoxyCodeLine{9860 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CEBE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CEBE\_SHIFT)) \& SDHC\_IRQSTAT\_CEBE\_MASK)}}
\DoxyCodeLine{9861 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CIE\_MASK                    (0x80000U)}}
\DoxyCodeLine{9862 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CIE\_SHIFT                   (19U)}}
\DoxyCodeLine{9863 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_CIE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_CIE\_SHIFT)) \& SDHC\_IRQSTAT\_CIE\_MASK)}}
\DoxyCodeLine{9864 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DTOE\_MASK                   (0x100000U)}}
\DoxyCodeLine{9865 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DTOE\_SHIFT                  (20U)}}
\DoxyCodeLine{9866 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DTOE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_DTOE\_SHIFT)) \& SDHC\_IRQSTAT\_DTOE\_MASK)}}
\DoxyCodeLine{9867 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DCE\_MASK                    (0x200000U)}}
\DoxyCodeLine{9868 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DCE\_SHIFT                   (21U)}}
\DoxyCodeLine{9869 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DCE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_DCE\_SHIFT)) \& SDHC\_IRQSTAT\_DCE\_MASK)}}
\DoxyCodeLine{9870 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DEBE\_MASK                   (0x400000U)}}
\DoxyCodeLine{9871 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DEBE\_SHIFT                  (22U)}}
\DoxyCodeLine{9872 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DEBE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_DEBE\_SHIFT)) \& SDHC\_IRQSTAT\_DEBE\_MASK)}}
\DoxyCodeLine{9873 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_AC12E\_MASK                  (0x1000000U)}}
\DoxyCodeLine{9874 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_AC12E\_SHIFT                 (24U)}}
\DoxyCodeLine{9875 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_AC12E(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_AC12E\_SHIFT)) \& SDHC\_IRQSTAT\_AC12E\_MASK)}}
\DoxyCodeLine{9876 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DMAE\_MASK                   (0x10000000U)}}
\DoxyCodeLine{9877 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DMAE\_SHIFT                  (28U)}}
\DoxyCodeLine{9878 \textcolor{preprocessor}{\#define SDHC\_IRQSTAT\_DMAE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTAT\_DMAE\_SHIFT)) \& SDHC\_IRQSTAT\_DMAE\_MASK)}}
\DoxyCodeLine{9879 }
\DoxyCodeLine{9881 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CCSEN\_MASK                (0x1U)}}
\DoxyCodeLine{9882 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CCSEN\_SHIFT               (0U)}}
\DoxyCodeLine{9883 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CCSEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CCSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CCSEN\_MASK)}}
\DoxyCodeLine{9884 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_TCSEN\_MASK                (0x2U)}}
\DoxyCodeLine{9885 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_TCSEN\_SHIFT               (1U)}}
\DoxyCodeLine{9886 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_TCSEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_TCSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_TCSEN\_MASK)}}
\DoxyCodeLine{9887 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BGESEN\_MASK               (0x4U)}}
\DoxyCodeLine{9888 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BGESEN\_SHIFT              (2U)}}
\DoxyCodeLine{9889 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BGESEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_BGESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_BGESEN\_MASK)}}
\DoxyCodeLine{9890 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DINTSEN\_MASK              (0x8U)}}
\DoxyCodeLine{9891 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DINTSEN\_SHIFT             (3U)}}
\DoxyCodeLine{9892 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DINTSEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_DINTSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_DINTSEN\_MASK)}}
\DoxyCodeLine{9893 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BWRSEN\_MASK               (0x10U)}}
\DoxyCodeLine{9894 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BWRSEN\_SHIFT              (4U)}}
\DoxyCodeLine{9895 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BWRSEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_BWRSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_BWRSEN\_MASK)}}
\DoxyCodeLine{9896 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BRRSEN\_MASK               (0x20U)}}
\DoxyCodeLine{9897 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BRRSEN\_SHIFT              (5U)}}
\DoxyCodeLine{9898 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_BRRSEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_BRRSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_BRRSEN\_MASK)}}
\DoxyCodeLine{9899 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CINSEN\_MASK               (0x40U)}}
\DoxyCodeLine{9900 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CINSEN\_SHIFT              (6U)}}
\DoxyCodeLine{9901 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CINSEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CINSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CINSEN\_MASK)}}
\DoxyCodeLine{9902 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CRMSEN\_MASK               (0x80U)}}
\DoxyCodeLine{9903 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CRMSEN\_SHIFT              (7U)}}
\DoxyCodeLine{9904 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CRMSEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CRMSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CRMSEN\_MASK)}}
\DoxyCodeLine{9905 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CINTSEN\_MASK              (0x100U)}}
\DoxyCodeLine{9906 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CINTSEN\_SHIFT             (8U)}}
\DoxyCodeLine{9907 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CINTSEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CINTSEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CINTSEN\_MASK)}}
\DoxyCodeLine{9908 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CTOESEN\_MASK              (0x10000U)}}
\DoxyCodeLine{9909 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CTOESEN\_SHIFT             (16U)}}
\DoxyCodeLine{9910 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CTOESEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CTOESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CTOESEN\_MASK)}}
\DoxyCodeLine{9911 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CCESEN\_MASK               (0x20000U)}}
\DoxyCodeLine{9912 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CCESEN\_SHIFT              (17U)}}
\DoxyCodeLine{9913 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CCESEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CCESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CCESEN\_MASK)}}
\DoxyCodeLine{9914 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CEBESEN\_MASK              (0x40000U)}}
\DoxyCodeLine{9915 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CEBESEN\_SHIFT             (18U)}}
\DoxyCodeLine{9916 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CEBESEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CEBESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CEBESEN\_MASK)}}
\DoxyCodeLine{9917 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CIESEN\_MASK               (0x80000U)}}
\DoxyCodeLine{9918 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CIESEN\_SHIFT              (19U)}}
\DoxyCodeLine{9919 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_CIESEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_CIESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_CIESEN\_MASK)}}
\DoxyCodeLine{9920 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DTOESEN\_MASK              (0x100000U)}}
\DoxyCodeLine{9921 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DTOESEN\_SHIFT             (20U)}}
\DoxyCodeLine{9922 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DTOESEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_DTOESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_DTOESEN\_MASK)}}
\DoxyCodeLine{9923 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DCESEN\_MASK               (0x200000U)}}
\DoxyCodeLine{9924 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DCESEN\_SHIFT              (21U)}}
\DoxyCodeLine{9925 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DCESEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_DCESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_DCESEN\_MASK)}}
\DoxyCodeLine{9926 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DEBESEN\_MASK              (0x400000U)}}
\DoxyCodeLine{9927 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DEBESEN\_SHIFT             (22U)}}
\DoxyCodeLine{9928 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DEBESEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_DEBESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_DEBESEN\_MASK)}}
\DoxyCodeLine{9929 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_AC12ESEN\_MASK             (0x1000000U)}}
\DoxyCodeLine{9930 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_AC12ESEN\_SHIFT            (24U)}}
\DoxyCodeLine{9931 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_AC12ESEN(x)               (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_AC12ESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_AC12ESEN\_MASK)}}
\DoxyCodeLine{9932 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DMAESEN\_MASK              (0x10000000U)}}
\DoxyCodeLine{9933 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DMAESEN\_SHIFT             (28U)}}
\DoxyCodeLine{9934 \textcolor{preprocessor}{\#define SDHC\_IRQSTATEN\_DMAESEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSTATEN\_DMAESEN\_SHIFT)) \& SDHC\_IRQSTATEN\_DMAESEN\_MASK)}}
\DoxyCodeLine{9935 }
\DoxyCodeLine{9937 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CCIEN\_MASK                 (0x1U)}}
\DoxyCodeLine{9938 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CCIEN\_SHIFT                (0U)}}
\DoxyCodeLine{9939 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CCIEN(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CCIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CCIEN\_MASK)}}
\DoxyCodeLine{9940 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_TCIEN\_MASK                 (0x2U)}}
\DoxyCodeLine{9941 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_TCIEN\_SHIFT                (1U)}}
\DoxyCodeLine{9942 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_TCIEN(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_TCIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_TCIEN\_MASK)}}
\DoxyCodeLine{9943 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BGEIEN\_MASK                (0x4U)}}
\DoxyCodeLine{9944 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BGEIEN\_SHIFT               (2U)}}
\DoxyCodeLine{9945 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BGEIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_BGEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_BGEIEN\_MASK)}}
\DoxyCodeLine{9946 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DINTIEN\_MASK               (0x8U)}}
\DoxyCodeLine{9947 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DINTIEN\_SHIFT              (3U)}}
\DoxyCodeLine{9948 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DINTIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_DINTIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_DINTIEN\_MASK)}}
\DoxyCodeLine{9949 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BWRIEN\_MASK                (0x10U)}}
\DoxyCodeLine{9950 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BWRIEN\_SHIFT               (4U)}}
\DoxyCodeLine{9951 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BWRIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_BWRIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_BWRIEN\_MASK)}}
\DoxyCodeLine{9952 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BRRIEN\_MASK                (0x20U)}}
\DoxyCodeLine{9953 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BRRIEN\_SHIFT               (5U)}}
\DoxyCodeLine{9954 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_BRRIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_BRRIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_BRRIEN\_MASK)}}
\DoxyCodeLine{9955 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CINSIEN\_MASK               (0x40U)}}
\DoxyCodeLine{9956 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CINSIEN\_SHIFT              (6U)}}
\DoxyCodeLine{9957 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CINSIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CINSIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CINSIEN\_MASK)}}
\DoxyCodeLine{9958 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CRMIEN\_MASK                (0x80U)}}
\DoxyCodeLine{9959 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CRMIEN\_SHIFT               (7U)}}
\DoxyCodeLine{9960 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CRMIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CRMIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CRMIEN\_MASK)}}
\DoxyCodeLine{9961 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CINTIEN\_MASK               (0x100U)}}
\DoxyCodeLine{9962 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CINTIEN\_SHIFT              (8U)}}
\DoxyCodeLine{9963 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CINTIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CINTIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CINTIEN\_MASK)}}
\DoxyCodeLine{9964 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CTOEIEN\_MASK               (0x10000U)}}
\DoxyCodeLine{9965 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CTOEIEN\_SHIFT              (16U)}}
\DoxyCodeLine{9966 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CTOEIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CTOEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CTOEIEN\_MASK)}}
\DoxyCodeLine{9967 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CCEIEN\_MASK                (0x20000U)}}
\DoxyCodeLine{9968 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CCEIEN\_SHIFT               (17U)}}
\DoxyCodeLine{9969 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CCEIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CCEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CCEIEN\_MASK)}}
\DoxyCodeLine{9970 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CEBEIEN\_MASK               (0x40000U)}}
\DoxyCodeLine{9971 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CEBEIEN\_SHIFT              (18U)}}
\DoxyCodeLine{9972 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CEBEIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CEBEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CEBEIEN\_MASK)}}
\DoxyCodeLine{9973 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CIEIEN\_MASK                (0x80000U)}}
\DoxyCodeLine{9974 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CIEIEN\_SHIFT               (19U)}}
\DoxyCodeLine{9975 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_CIEIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_CIEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_CIEIEN\_MASK)}}
\DoxyCodeLine{9976 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DTOEIEN\_MASK               (0x100000U)}}
\DoxyCodeLine{9977 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DTOEIEN\_SHIFT              (20U)}}
\DoxyCodeLine{9978 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DTOEIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_DTOEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_DTOEIEN\_MASK)}}
\DoxyCodeLine{9979 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DCEIEN\_MASK                (0x200000U)}}
\DoxyCodeLine{9980 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DCEIEN\_SHIFT               (21U)}}
\DoxyCodeLine{9981 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DCEIEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_DCEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_DCEIEN\_MASK)}}
\DoxyCodeLine{9982 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DEBEIEN\_MASK               (0x400000U)}}
\DoxyCodeLine{9983 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DEBEIEN\_SHIFT              (22U)}}
\DoxyCodeLine{9984 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DEBEIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_DEBEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_DEBEIEN\_MASK)}}
\DoxyCodeLine{9985 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_AC12EIEN\_MASK              (0x1000000U)}}
\DoxyCodeLine{9986 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_AC12EIEN\_SHIFT             (24U)}}
\DoxyCodeLine{9987 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_AC12EIEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_AC12EIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_AC12EIEN\_MASK)}}
\DoxyCodeLine{9988 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DMAEIEN\_MASK               (0x10000000U)}}
\DoxyCodeLine{9989 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DMAEIEN\_SHIFT              (28U)}}
\DoxyCodeLine{9990 \textcolor{preprocessor}{\#define SDHC\_IRQSIGEN\_DMAEIEN(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_IRQSIGEN\_DMAEIEN\_SHIFT)) \& SDHC\_IRQSIGEN\_DMAEIEN\_MASK)}}
\DoxyCodeLine{9991 }
\DoxyCodeLine{9993 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12NE\_MASK                 (0x1U)}}
\DoxyCodeLine{9994 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12NE\_SHIFT                (0U)}}
\DoxyCodeLine{9995 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12NE(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_AC12ERR\_AC12NE\_SHIFT)) \& SDHC\_AC12ERR\_AC12NE\_MASK)}}
\DoxyCodeLine{9996 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12TOE\_MASK                (0x2U)}}
\DoxyCodeLine{9997 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12TOE\_SHIFT               (1U)}}
\DoxyCodeLine{9998 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12TOE(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_AC12ERR\_AC12TOE\_SHIFT)) \& SDHC\_AC12ERR\_AC12TOE\_MASK)}}
\DoxyCodeLine{9999 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12EBE\_MASK                (0x4U)}}
\DoxyCodeLine{10000 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12EBE\_SHIFT               (2U)}}
\DoxyCodeLine{10001 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12EBE(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_AC12ERR\_AC12EBE\_SHIFT)) \& SDHC\_AC12ERR\_AC12EBE\_MASK)}}
\DoxyCodeLine{10002 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12CE\_MASK                 (0x8U)}}
\DoxyCodeLine{10003 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12CE\_SHIFT                (3U)}}
\DoxyCodeLine{10004 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12CE(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_AC12ERR\_AC12CE\_SHIFT)) \& SDHC\_AC12ERR\_AC12CE\_MASK)}}
\DoxyCodeLine{10005 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12IE\_MASK                 (0x10U)}}
\DoxyCodeLine{10006 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12IE\_SHIFT                (4U)}}
\DoxyCodeLine{10007 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_AC12IE(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_AC12ERR\_AC12IE\_SHIFT)) \& SDHC\_AC12ERR\_AC12IE\_MASK)}}
\DoxyCodeLine{10008 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_CNIBAC12E\_MASK              (0x80U)}}
\DoxyCodeLine{10009 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_CNIBAC12E\_SHIFT             (7U)}}
\DoxyCodeLine{10010 \textcolor{preprocessor}{\#define SDHC\_AC12ERR\_CNIBAC12E(x)                (((uint32\_t)(((uint32\_t)(x)) << SDHC\_AC12ERR\_CNIBAC12E\_SHIFT)) \& SDHC\_AC12ERR\_CNIBAC12E\_MASK)}}
\DoxyCodeLine{10011 }
\DoxyCodeLine{10013 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_MBL\_MASK                   (0x70000U)}}
\DoxyCodeLine{10014 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_MBL\_SHIFT                  (16U)}}
\DoxyCodeLine{10015 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_MBL(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HTCAPBLT\_MBL\_SHIFT)) \& SDHC\_HTCAPBLT\_MBL\_MASK)}}
\DoxyCodeLine{10016 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_ADMAS\_MASK                 (0x100000U)}}
\DoxyCodeLine{10017 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_ADMAS\_SHIFT                (20U)}}
\DoxyCodeLine{10018 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_ADMAS(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HTCAPBLT\_ADMAS\_SHIFT)) \& SDHC\_HTCAPBLT\_ADMAS\_MASK)}}
\DoxyCodeLine{10019 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_HSS\_MASK                   (0x200000U)}}
\DoxyCodeLine{10020 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_HSS\_SHIFT                  (21U)}}
\DoxyCodeLine{10021 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_HSS(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HTCAPBLT\_HSS\_SHIFT)) \& SDHC\_HTCAPBLT\_HSS\_MASK)}}
\DoxyCodeLine{10022 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_DMAS\_MASK                  (0x400000U)}}
\DoxyCodeLine{10023 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_DMAS\_SHIFT                 (22U)}}
\DoxyCodeLine{10024 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_DMAS(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HTCAPBLT\_DMAS\_SHIFT)) \& SDHC\_HTCAPBLT\_DMAS\_MASK)}}
\DoxyCodeLine{10025 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_SRS\_MASK                   (0x800000U)}}
\DoxyCodeLine{10026 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_SRS\_SHIFT                  (23U)}}
\DoxyCodeLine{10027 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_SRS(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HTCAPBLT\_SRS\_SHIFT)) \& SDHC\_HTCAPBLT\_SRS\_MASK)}}
\DoxyCodeLine{10028 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_VS33\_MASK                  (0x1000000U)}}
\DoxyCodeLine{10029 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_VS33\_SHIFT                 (24U)}}
\DoxyCodeLine{10030 \textcolor{preprocessor}{\#define SDHC\_HTCAPBLT\_VS33(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HTCAPBLT\_VS33\_SHIFT)) \& SDHC\_HTCAPBLT\_VS33\_MASK)}}
\DoxyCodeLine{10031 }
\DoxyCodeLine{10033 \textcolor{preprocessor}{\#define SDHC\_WML\_RDWML\_MASK                      (0xFFU)}}
\DoxyCodeLine{10034 \textcolor{preprocessor}{\#define SDHC\_WML\_RDWML\_SHIFT                     (0U)}}
\DoxyCodeLine{10035 \textcolor{preprocessor}{\#define SDHC\_WML\_RDWML(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_WML\_RDWML\_SHIFT)) \& SDHC\_WML\_RDWML\_MASK)}}
\DoxyCodeLine{10036 \textcolor{preprocessor}{\#define SDHC\_WML\_WRWML\_MASK                      (0xFF0000U)}}
\DoxyCodeLine{10037 \textcolor{preprocessor}{\#define SDHC\_WML\_WRWML\_SHIFT                     (16U)}}
\DoxyCodeLine{10038 \textcolor{preprocessor}{\#define SDHC\_WML\_WRWML(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_WML\_WRWML\_SHIFT)) \& SDHC\_WML\_WRWML\_MASK)}}
\DoxyCodeLine{10039 }
\DoxyCodeLine{10041 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12NE\_MASK                    (0x1U)}}
\DoxyCodeLine{10042 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12NE\_SHIFT                   (0U)}}
\DoxyCodeLine{10043 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12NE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_AC12NE\_SHIFT)) \& SDHC\_FEVT\_AC12NE\_MASK)}}
\DoxyCodeLine{10044 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12TOE\_MASK                   (0x2U)}}
\DoxyCodeLine{10045 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12TOE\_SHIFT                  (1U)}}
\DoxyCodeLine{10046 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12TOE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_AC12TOE\_SHIFT)) \& SDHC\_FEVT\_AC12TOE\_MASK)}}
\DoxyCodeLine{10047 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12CE\_MASK                    (0x4U)}}
\DoxyCodeLine{10048 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12CE\_SHIFT                   (2U)}}
\DoxyCodeLine{10049 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12CE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_AC12CE\_SHIFT)) \& SDHC\_FEVT\_AC12CE\_MASK)}}
\DoxyCodeLine{10050 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12EBE\_MASK                   (0x8U)}}
\DoxyCodeLine{10051 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12EBE\_SHIFT                  (3U)}}
\DoxyCodeLine{10052 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12EBE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_AC12EBE\_SHIFT)) \& SDHC\_FEVT\_AC12EBE\_MASK)}}
\DoxyCodeLine{10053 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12IE\_MASK                    (0x10U)}}
\DoxyCodeLine{10054 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12IE\_SHIFT                   (4U)}}
\DoxyCodeLine{10055 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12IE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_AC12IE\_SHIFT)) \& SDHC\_FEVT\_AC12IE\_MASK)}}
\DoxyCodeLine{10056 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CNIBAC12E\_MASK                 (0x80U)}}
\DoxyCodeLine{10057 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CNIBAC12E\_SHIFT                (7U)}}
\DoxyCodeLine{10058 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CNIBAC12E(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_CNIBAC12E\_SHIFT)) \& SDHC\_FEVT\_CNIBAC12E\_MASK)}}
\DoxyCodeLine{10059 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CTOE\_MASK                      (0x10000U)}}
\DoxyCodeLine{10060 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CTOE\_SHIFT                     (16U)}}
\DoxyCodeLine{10061 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CTOE(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_CTOE\_SHIFT)) \& SDHC\_FEVT\_CTOE\_MASK)}}
\DoxyCodeLine{10062 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CCE\_MASK                       (0x20000U)}}
\DoxyCodeLine{10063 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CCE\_SHIFT                      (17U)}}
\DoxyCodeLine{10064 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CCE(x)                         (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_CCE\_SHIFT)) \& SDHC\_FEVT\_CCE\_MASK)}}
\DoxyCodeLine{10065 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CEBE\_MASK                      (0x40000U)}}
\DoxyCodeLine{10066 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CEBE\_SHIFT                     (18U)}}
\DoxyCodeLine{10067 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CEBE(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_CEBE\_SHIFT)) \& SDHC\_FEVT\_CEBE\_MASK)}}
\DoxyCodeLine{10068 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CIE\_MASK                       (0x80000U)}}
\DoxyCodeLine{10069 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CIE\_SHIFT                      (19U)}}
\DoxyCodeLine{10070 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CIE(x)                         (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_CIE\_SHIFT)) \& SDHC\_FEVT\_CIE\_MASK)}}
\DoxyCodeLine{10071 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DTOE\_MASK                      (0x100000U)}}
\DoxyCodeLine{10072 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DTOE\_SHIFT                     (20U)}}
\DoxyCodeLine{10073 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DTOE(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_DTOE\_SHIFT)) \& SDHC\_FEVT\_DTOE\_MASK)}}
\DoxyCodeLine{10074 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DCE\_MASK                       (0x200000U)}}
\DoxyCodeLine{10075 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DCE\_SHIFT                      (21U)}}
\DoxyCodeLine{10076 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DCE(x)                         (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_DCE\_SHIFT)) \& SDHC\_FEVT\_DCE\_MASK)}}
\DoxyCodeLine{10077 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DEBE\_MASK                      (0x400000U)}}
\DoxyCodeLine{10078 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DEBE\_SHIFT                     (22U)}}
\DoxyCodeLine{10079 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DEBE(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_DEBE\_SHIFT)) \& SDHC\_FEVT\_DEBE\_MASK)}}
\DoxyCodeLine{10080 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12E\_MASK                     (0x1000000U)}}
\DoxyCodeLine{10081 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12E\_SHIFT                    (24U)}}
\DoxyCodeLine{10082 \textcolor{preprocessor}{\#define SDHC\_FEVT\_AC12E(x)                       (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_AC12E\_SHIFT)) \& SDHC\_FEVT\_AC12E\_MASK)}}
\DoxyCodeLine{10083 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DMAE\_MASK                      (0x10000000U)}}
\DoxyCodeLine{10084 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DMAE\_SHIFT                     (28U)}}
\DoxyCodeLine{10085 \textcolor{preprocessor}{\#define SDHC\_FEVT\_DMAE(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_DMAE\_SHIFT)) \& SDHC\_FEVT\_DMAE\_MASK)}}
\DoxyCodeLine{10086 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CINT\_MASK                      (0x80000000U)}}
\DoxyCodeLine{10087 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CINT\_SHIFT                     (31U)}}
\DoxyCodeLine{10088 \textcolor{preprocessor}{\#define SDHC\_FEVT\_CINT(x)                        (((uint32\_t)(((uint32\_t)(x)) << SDHC\_FEVT\_CINT\_SHIFT)) \& SDHC\_FEVT\_CINT\_MASK)}}
\DoxyCodeLine{10089 }
\DoxyCodeLine{10091 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMAES\_MASK                  (0x3U)}}
\DoxyCodeLine{10092 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMAES\_SHIFT                 (0U)}}
\DoxyCodeLine{10093 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMAES(x)                    (((uint32\_t)(((uint32\_t)(x)) << SDHC\_ADMAES\_ADMAES\_SHIFT)) \& SDHC\_ADMAES\_ADMAES\_MASK)}}
\DoxyCodeLine{10094 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMALME\_MASK                 (0x4U)}}
\DoxyCodeLine{10095 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMALME\_SHIFT                (2U)}}
\DoxyCodeLine{10096 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMALME(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_ADMAES\_ADMALME\_SHIFT)) \& SDHC\_ADMAES\_ADMALME\_MASK)}}
\DoxyCodeLine{10097 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMADCE\_MASK                 (0x8U)}}
\DoxyCodeLine{10098 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMADCE\_SHIFT                (3U)}}
\DoxyCodeLine{10099 \textcolor{preprocessor}{\#define SDHC\_ADMAES\_ADMADCE(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_ADMAES\_ADMADCE\_SHIFT)) \& SDHC\_ADMAES\_ADMADCE\_MASK)}}
\DoxyCodeLine{10100 }
\DoxyCodeLine{10102 \textcolor{preprocessor}{\#define SDHC\_ADSADDR\_ADSADDR\_MASK                (0xFFFFFFFCU)}}
\DoxyCodeLine{10103 \textcolor{preprocessor}{\#define SDHC\_ADSADDR\_ADSADDR\_SHIFT               (2U)}}
\DoxyCodeLine{10104 \textcolor{preprocessor}{\#define SDHC\_ADSADDR\_ADSADDR(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_ADSADDR\_ADSADDR\_SHIFT)) \& SDHC\_ADSADDR\_ADSADDR\_MASK)}}
\DoxyCodeLine{10105 }
\DoxyCodeLine{10107 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_EXTDMAEN\_MASK                (0x1U)}}
\DoxyCodeLine{10108 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_EXTDMAEN\_SHIFT               (0U)}}
\DoxyCodeLine{10109 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_EXTDMAEN(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_VENDOR\_EXTDMAEN\_SHIFT)) \& SDHC\_VENDOR\_EXTDMAEN\_MASK)}}
\DoxyCodeLine{10110 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_EXBLKNU\_MASK                 (0x2U)}}
\DoxyCodeLine{10111 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_EXBLKNU\_SHIFT                (1U)}}
\DoxyCodeLine{10112 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_EXBLKNU(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_VENDOR\_EXBLKNU\_SHIFT)) \& SDHC\_VENDOR\_EXBLKNU\_MASK)}}
\DoxyCodeLine{10113 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_INTSTVAL\_MASK                (0xFF0000U)}}
\DoxyCodeLine{10114 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_INTSTVAL\_SHIFT               (16U)}}
\DoxyCodeLine{10115 \textcolor{preprocessor}{\#define SDHC\_VENDOR\_INTSTVAL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_VENDOR\_INTSTVAL\_SHIFT)) \& SDHC\_VENDOR\_INTSTVAL\_MASK)}}
\DoxyCodeLine{10116 }
\DoxyCodeLine{10118 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_DTOCVACK\_MASK               (0xFU)}}
\DoxyCodeLine{10119 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_DTOCVACK\_SHIFT              (0U)}}
\DoxyCodeLine{10120 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_DTOCVACK(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_MMCBOOT\_DTOCVACK\_SHIFT)) \& SDHC\_MMCBOOT\_DTOCVACK\_MASK)}}
\DoxyCodeLine{10121 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTACK\_MASK                (0x10U)}}
\DoxyCodeLine{10122 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTACK\_SHIFT               (4U)}}
\DoxyCodeLine{10123 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTACK(x)                  (((uint32\_t)(((uint32\_t)(x)) << SDHC\_MMCBOOT\_BOOTACK\_SHIFT)) \& SDHC\_MMCBOOT\_BOOTACK\_MASK)}}
\DoxyCodeLine{10124 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTMODE\_MASK               (0x20U)}}
\DoxyCodeLine{10125 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTMODE\_SHIFT              (5U)}}
\DoxyCodeLine{10126 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTMODE(x)                 (((uint32\_t)(((uint32\_t)(x)) << SDHC\_MMCBOOT\_BOOTMODE\_SHIFT)) \& SDHC\_MMCBOOT\_BOOTMODE\_MASK)}}
\DoxyCodeLine{10127 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTEN\_MASK                 (0x40U)}}
\DoxyCodeLine{10128 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTEN\_SHIFT                (6U)}}
\DoxyCodeLine{10129 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTEN(x)                   (((uint32\_t)(((uint32\_t)(x)) << SDHC\_MMCBOOT\_BOOTEN\_SHIFT)) \& SDHC\_MMCBOOT\_BOOTEN\_MASK)}}
\DoxyCodeLine{10130 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_AUTOSABGEN\_MASK             (0x80U)}}
\DoxyCodeLine{10131 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_AUTOSABGEN\_SHIFT            (7U)}}
\DoxyCodeLine{10132 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_AUTOSABGEN(x)               (((uint32\_t)(((uint32\_t)(x)) << SDHC\_MMCBOOT\_AUTOSABGEN\_SHIFT)) \& SDHC\_MMCBOOT\_AUTOSABGEN\_MASK)}}
\DoxyCodeLine{10133 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTBLKCNT\_MASK             (0xFFFF0000U)}}
\DoxyCodeLine{10134 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTBLKCNT\_SHIFT            (16U)}}
\DoxyCodeLine{10135 \textcolor{preprocessor}{\#define SDHC\_MMCBOOT\_BOOTBLKCNT(x)               (((uint32\_t)(((uint32\_t)(x)) << SDHC\_MMCBOOT\_BOOTBLKCNT\_SHIFT)) \& SDHC\_MMCBOOT\_BOOTBLKCNT\_MASK)}}
\DoxyCodeLine{10136 }
\DoxyCodeLine{10138 \textcolor{preprocessor}{\#define SDHC\_HOSTVER\_SVN\_MASK                    (0xFFU)}}
\DoxyCodeLine{10139 \textcolor{preprocessor}{\#define SDHC\_HOSTVER\_SVN\_SHIFT                   (0U)}}
\DoxyCodeLine{10140 \textcolor{preprocessor}{\#define SDHC\_HOSTVER\_SVN(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HOSTVER\_SVN\_SHIFT)) \& SDHC\_HOSTVER\_SVN\_MASK)}}
\DoxyCodeLine{10141 \textcolor{preprocessor}{\#define SDHC\_HOSTVER\_VVN\_MASK                    (0xFF00U)}}
\DoxyCodeLine{10142 \textcolor{preprocessor}{\#define SDHC\_HOSTVER\_VVN\_SHIFT                   (8U)}}
\DoxyCodeLine{10143 \textcolor{preprocessor}{\#define SDHC\_HOSTVER\_VVN(x)                      (((uint32\_t)(((uint32\_t)(x)) << SDHC\_HOSTVER\_VVN\_SHIFT)) \& SDHC\_HOSTVER\_VVN\_MASK)}}
\DoxyCodeLine{10144 }
\DoxyCodeLine{10145  \textcolor{comment}{/* end of group SDHC\_Register\_Masks */}}
\DoxyCodeLine{10149 }
\DoxyCodeLine{10150 }
\DoxyCodeLine{10151 \textcolor{comment}{/* SDHC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{10153 \textcolor{preprocessor}{\#define SDHC\_BASE                                (0x400B1000u)}}
\DoxyCodeLine{10155 \textcolor{preprocessor}{\#define SDHC                                     ((SDHC\_Type *)SDHC\_BASE)}}
\DoxyCodeLine{10157 \textcolor{preprocessor}{\#define SDHC\_BASE\_ADDRS                          \{ SDHC\_BASE \}}}
\DoxyCodeLine{10159 \textcolor{preprocessor}{\#define SDHC\_BASE\_PTRS                           \{ SDHC \}}}
\DoxyCodeLine{10161 \textcolor{preprocessor}{\#define SDHC\_IRQS                                \{ SDHC\_IRQn \}}}
\DoxyCodeLine{10162  \textcolor{comment}{/* end of group SDHC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{10166 }
\DoxyCodeLine{10167 }
\DoxyCodeLine{10168 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{10169 \textcolor{comment}{   -\/-\/ SIM Peripheral Access Layer}}
\DoxyCodeLine{10170 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{10171 }
\DoxyCodeLine{10178 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{10179   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}{SOPT1}};                             }
\DoxyCodeLine{10180   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}{SOPT1CFG}};                          }
\DoxyCodeLine{10181        uint8\_t RESERVED\_0[4092];}
\DoxyCodeLine{10182   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}{SOPT2}};                             }
\DoxyCodeLine{10183        uint8\_t RESERVED\_1[4];}
\DoxyCodeLine{10184   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}{SOPT4}};                             }
\DoxyCodeLine{10185   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}{SOPT5}};                             }
\DoxyCodeLine{10186        uint8\_t RESERVED\_2[4];}
\DoxyCodeLine{10187   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}{SOPT7}};                             }
\DoxyCodeLine{10188        uint8\_t RESERVED\_3[8];}
\DoxyCodeLine{10189   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}{SDID}};                              }
\DoxyCodeLine{10190   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}{SCGC1}};                             }
\DoxyCodeLine{10191   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}{SCGC2}};                             }
\DoxyCodeLine{10192   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}{SCGC3}};                             }
\DoxyCodeLine{10193   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}{SCGC4}};                             }
\DoxyCodeLine{10194   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}{SCGC5}};                             }
\DoxyCodeLine{10195   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}{SCGC6}};                             }
\DoxyCodeLine{10196   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}{SCGC7}};                             }
\DoxyCodeLine{10197   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}{CLKDIV1}};                           }
\DoxyCodeLine{10198   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}{CLKDIV2}};                           }
\DoxyCodeLine{10199   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}{FCFG1}};                             }
\DoxyCodeLine{10200   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}{FCFG2}};                             }
\DoxyCodeLine{10201   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}{UIDH}};                              }
\DoxyCodeLine{10202   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}{UIDMH}};                             }
\DoxyCodeLine{10203   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}{UIDML}};                             }
\DoxyCodeLine{10204   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}{UIDL}};                              }
\DoxyCodeLine{10205 \} \mbox{\hyperlink{struct_s_i_m___type}{SIM\_Type}};}
\DoxyCodeLine{10206 }
\DoxyCodeLine{10207 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{10208 \textcolor{comment}{   -\/-\/ SIM Register Masks}}
\DoxyCodeLine{10209 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{10210 }
\DoxyCodeLine{10217 \textcolor{preprocessor}{\#define SIM\_SOPT1\_RAMSIZE\_MASK                   (0xF000U)}}
\DoxyCodeLine{10218 \textcolor{preprocessor}{\#define SIM\_SOPT1\_RAMSIZE\_SHIFT                  (12U)}}
\DoxyCodeLine{10219 \textcolor{preprocessor}{\#define SIM\_SOPT1\_RAMSIZE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1\_RAMSIZE\_SHIFT)) \& SIM\_SOPT1\_RAMSIZE\_MASK)}}
\DoxyCodeLine{10220 \textcolor{preprocessor}{\#define SIM\_SOPT1\_OSC32KSEL\_MASK                 (0xC0000U)}}
\DoxyCodeLine{10221 \textcolor{preprocessor}{\#define SIM\_SOPT1\_OSC32KSEL\_SHIFT                (18U)}}
\DoxyCodeLine{10222 \textcolor{preprocessor}{\#define SIM\_SOPT1\_OSC32KSEL(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1\_OSC32KSEL\_SHIFT)) \& SIM\_SOPT1\_OSC32KSEL\_MASK)}}
\DoxyCodeLine{10223 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBVSTBY\_MASK                  (0x20000000U)}}
\DoxyCodeLine{10224 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBVSTBY\_SHIFT                 (29U)}}
\DoxyCodeLine{10225 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBVSTBY(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1\_USBVSTBY\_SHIFT)) \& SIM\_SOPT1\_USBVSTBY\_MASK)}}
\DoxyCodeLine{10226 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBSSTBY\_MASK                  (0x40000000U)}}
\DoxyCodeLine{10227 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBSSTBY\_SHIFT                 (30U)}}
\DoxyCodeLine{10228 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBSSTBY(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1\_USBSSTBY\_SHIFT)) \& SIM\_SOPT1\_USBSSTBY\_MASK)}}
\DoxyCodeLine{10229 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBREGEN\_MASK                  (0x80000000U)}}
\DoxyCodeLine{10230 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBREGEN\_SHIFT                 (31U)}}
\DoxyCodeLine{10231 \textcolor{preprocessor}{\#define SIM\_SOPT1\_USBREGEN(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1\_USBREGEN\_SHIFT)) \& SIM\_SOPT1\_USBREGEN\_MASK)}}
\DoxyCodeLine{10232 }
\DoxyCodeLine{10234 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_URWE\_MASK                   (0x1000000U)}}
\DoxyCodeLine{10235 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_URWE\_SHIFT                  (24U)}}
\DoxyCodeLine{10236 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_URWE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1CFG\_URWE\_SHIFT)) \& SIM\_SOPT1CFG\_URWE\_MASK)}}
\DoxyCodeLine{10237 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_UVSWE\_MASK                  (0x2000000U)}}
\DoxyCodeLine{10238 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_UVSWE\_SHIFT                 (25U)}}
\DoxyCodeLine{10239 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_UVSWE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1CFG\_UVSWE\_SHIFT)) \& SIM\_SOPT1CFG\_UVSWE\_MASK)}}
\DoxyCodeLine{10240 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_USSWE\_MASK                  (0x4000000U)}}
\DoxyCodeLine{10241 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_USSWE\_SHIFT                 (26U)}}
\DoxyCodeLine{10242 \textcolor{preprocessor}{\#define SIM\_SOPT1CFG\_USSWE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT1CFG\_USSWE\_SHIFT)) \& SIM\_SOPT1CFG\_USSWE\_MASK)}}
\DoxyCodeLine{10243 }
\DoxyCodeLine{10245 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RTCCLKOUTSEL\_MASK              (0x10U)}}
\DoxyCodeLine{10246 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RTCCLKOUTSEL\_SHIFT             (4U)}}
\DoxyCodeLine{10247 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RTCCLKOUTSEL(x)                (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_RTCCLKOUTSEL\_SHIFT)) \& SIM\_SOPT2\_RTCCLKOUTSEL\_MASK)}}
\DoxyCodeLine{10248 \textcolor{preprocessor}{\#define SIM\_SOPT2\_CLKOUTSEL\_MASK                 (0xE0U)}}
\DoxyCodeLine{10249 \textcolor{preprocessor}{\#define SIM\_SOPT2\_CLKOUTSEL\_SHIFT                (5U)}}
\DoxyCodeLine{10250 \textcolor{preprocessor}{\#define SIM\_SOPT2\_CLKOUTSEL(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_CLKOUTSEL\_SHIFT)) \& SIM\_SOPT2\_CLKOUTSEL\_MASK)}}
\DoxyCodeLine{10251 \textcolor{preprocessor}{\#define SIM\_SOPT2\_FBSL\_MASK                      (0x300U)}}
\DoxyCodeLine{10252 \textcolor{preprocessor}{\#define SIM\_SOPT2\_FBSL\_SHIFT                     (8U)}}
\DoxyCodeLine{10253 \textcolor{preprocessor}{\#define SIM\_SOPT2\_FBSL(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_FBSL\_SHIFT)) \& SIM\_SOPT2\_FBSL\_MASK)}}
\DoxyCodeLine{10254 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PTD7PAD\_MASK                   (0x800U)}}
\DoxyCodeLine{10255 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PTD7PAD\_SHIFT                  (11U)}}
\DoxyCodeLine{10256 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PTD7PAD(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_PTD7PAD\_SHIFT)) \& SIM\_SOPT2\_PTD7PAD\_MASK)}}
\DoxyCodeLine{10257 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TRACECLKSEL\_MASK               (0x1000U)}}
\DoxyCodeLine{10258 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TRACECLKSEL\_SHIFT              (12U)}}
\DoxyCodeLine{10259 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TRACECLKSEL(x)                 (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_TRACECLKSEL\_SHIFT)) \& SIM\_SOPT2\_TRACECLKSEL\_MASK)}}
\DoxyCodeLine{10260 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PLLFLLSEL\_MASK                 (0x30000U)}}
\DoxyCodeLine{10261 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PLLFLLSEL\_SHIFT                (16U)}}
\DoxyCodeLine{10262 \textcolor{preprocessor}{\#define SIM\_SOPT2\_PLLFLLSEL(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_PLLFLLSEL\_SHIFT)) \& SIM\_SOPT2\_PLLFLLSEL\_MASK)}}
\DoxyCodeLine{10263 \textcolor{preprocessor}{\#define SIM\_SOPT2\_USBSRC\_MASK                    (0x40000U)}}
\DoxyCodeLine{10264 \textcolor{preprocessor}{\#define SIM\_SOPT2\_USBSRC\_SHIFT                   (18U)}}
\DoxyCodeLine{10265 \textcolor{preprocessor}{\#define SIM\_SOPT2\_USBSRC(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_USBSRC\_SHIFT)) \& SIM\_SOPT2\_USBSRC\_MASK)}}
\DoxyCodeLine{10266 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RMIISRC\_MASK                   (0x80000U)}}
\DoxyCodeLine{10267 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RMIISRC\_SHIFT                  (19U)}}
\DoxyCodeLine{10268 \textcolor{preprocessor}{\#define SIM\_SOPT2\_RMIISRC(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_RMIISRC\_SHIFT)) \& SIM\_SOPT2\_RMIISRC\_MASK)}}
\DoxyCodeLine{10269 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TIMESRC\_MASK                   (0x300000U)}}
\DoxyCodeLine{10270 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TIMESRC\_SHIFT                  (20U)}}
\DoxyCodeLine{10271 \textcolor{preprocessor}{\#define SIM\_SOPT2\_TIMESRC(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_TIMESRC\_SHIFT)) \& SIM\_SOPT2\_TIMESRC\_MASK)}}
\DoxyCodeLine{10272 \textcolor{preprocessor}{\#define SIM\_SOPT2\_SDHCSRC\_MASK                   (0x30000000U)}}
\DoxyCodeLine{10273 \textcolor{preprocessor}{\#define SIM\_SOPT2\_SDHCSRC\_SHIFT                  (28U)}}
\DoxyCodeLine{10274 \textcolor{preprocessor}{\#define SIM\_SOPT2\_SDHCSRC(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT2\_SDHCSRC\_SHIFT)) \& SIM\_SOPT2\_SDHCSRC\_MASK)}}
\DoxyCodeLine{10275 }
\DoxyCodeLine{10277 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT0\_MASK                  (0x1U)}}
\DoxyCodeLine{10278 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT0\_SHIFT                 (0U)}}
\DoxyCodeLine{10279 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT0(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM0FLT0\_SHIFT)) \& SIM\_SOPT4\_FTM0FLT0\_MASK)}}
\DoxyCodeLine{10280 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT1\_MASK                  (0x2U)}}
\DoxyCodeLine{10281 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT1\_SHIFT                 (1U)}}
\DoxyCodeLine{10282 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT1(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM0FLT1\_SHIFT)) \& SIM\_SOPT4\_FTM0FLT1\_MASK)}}
\DoxyCodeLine{10283 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT2\_MASK                  (0x4U)}}
\DoxyCodeLine{10284 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT2\_SHIFT                 (2U)}}
\DoxyCodeLine{10285 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0FLT2(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM0FLT2\_SHIFT)) \& SIM\_SOPT4\_FTM0FLT2\_MASK)}}
\DoxyCodeLine{10286 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1FLT0\_MASK                  (0x10U)}}
\DoxyCodeLine{10287 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1FLT0\_SHIFT                 (4U)}}
\DoxyCodeLine{10288 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1FLT0(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM1FLT0\_SHIFT)) \& SIM\_SOPT4\_FTM1FLT0\_MASK)}}
\DoxyCodeLine{10289 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2FLT0\_MASK                  (0x100U)}}
\DoxyCodeLine{10290 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2FLT0\_SHIFT                 (8U)}}
\DoxyCodeLine{10291 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2FLT0(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM2FLT0\_SHIFT)) \& SIM\_SOPT4\_FTM2FLT0\_MASK)}}
\DoxyCodeLine{10292 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3FLT0\_MASK                  (0x1000U)}}
\DoxyCodeLine{10293 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3FLT0\_SHIFT                 (12U)}}
\DoxyCodeLine{10294 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3FLT0(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM3FLT0\_SHIFT)) \& SIM\_SOPT4\_FTM3FLT0\_MASK)}}
\DoxyCodeLine{10295 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1CH0SRC\_MASK                (0xC0000U)}}
\DoxyCodeLine{10296 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1CH0SRC\_SHIFT               (18U)}}
\DoxyCodeLine{10297 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1CH0SRC(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM1CH0SRC\_SHIFT)) \& SIM\_SOPT4\_FTM1CH0SRC\_MASK)}}
\DoxyCodeLine{10298 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2CH0SRC\_MASK                (0x300000U)}}
\DoxyCodeLine{10299 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2CH0SRC\_SHIFT               (20U)}}
\DoxyCodeLine{10300 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2CH0SRC(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM2CH0SRC\_SHIFT)) \& SIM\_SOPT4\_FTM2CH0SRC\_MASK)}}
\DoxyCodeLine{10301 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0CLKSEL\_MASK                (0x1000000U)}}
\DoxyCodeLine{10302 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0CLKSEL\_SHIFT               (24U)}}
\DoxyCodeLine{10303 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0CLKSEL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM0CLKSEL\_SHIFT)) \& SIM\_SOPT4\_FTM0CLKSEL\_MASK)}}
\DoxyCodeLine{10304 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1CLKSEL\_MASK                (0x2000000U)}}
\DoxyCodeLine{10305 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1CLKSEL\_SHIFT               (25U)}}
\DoxyCodeLine{10306 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM1CLKSEL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM1CLKSEL\_SHIFT)) \& SIM\_SOPT4\_FTM1CLKSEL\_MASK)}}
\DoxyCodeLine{10307 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2CLKSEL\_MASK                (0x4000000U)}}
\DoxyCodeLine{10308 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2CLKSEL\_SHIFT               (26U)}}
\DoxyCodeLine{10309 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM2CLKSEL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM2CLKSEL\_SHIFT)) \& SIM\_SOPT4\_FTM2CLKSEL\_MASK)}}
\DoxyCodeLine{10310 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3CLKSEL\_MASK                (0x8000000U)}}
\DoxyCodeLine{10311 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3CLKSEL\_SHIFT               (27U)}}
\DoxyCodeLine{10312 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3CLKSEL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM3CLKSEL\_SHIFT)) \& SIM\_SOPT4\_FTM3CLKSEL\_MASK)}}
\DoxyCodeLine{10313 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0TRG0SRC\_MASK               (0x10000000U)}}
\DoxyCodeLine{10314 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0TRG0SRC\_SHIFT              (28U)}}
\DoxyCodeLine{10315 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0TRG0SRC(x)                 (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM0TRG0SRC\_SHIFT)) \& SIM\_SOPT4\_FTM0TRG0SRC\_MASK)}}
\DoxyCodeLine{10316 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0TRG1SRC\_MASK               (0x20000000U)}}
\DoxyCodeLine{10317 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0TRG1SRC\_SHIFT              (29U)}}
\DoxyCodeLine{10318 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM0TRG1SRC(x)                 (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM0TRG1SRC\_SHIFT)) \& SIM\_SOPT4\_FTM0TRG1SRC\_MASK)}}
\DoxyCodeLine{10319 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3TRG0SRC\_MASK               (0x40000000U)}}
\DoxyCodeLine{10320 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3TRG0SRC\_SHIFT              (30U)}}
\DoxyCodeLine{10321 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3TRG0SRC(x)                 (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM3TRG0SRC\_SHIFT)) \& SIM\_SOPT4\_FTM3TRG0SRC\_MASK)}}
\DoxyCodeLine{10322 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3TRG1SRC\_MASK               (0x80000000U)}}
\DoxyCodeLine{10323 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3TRG1SRC\_SHIFT              (31U)}}
\DoxyCodeLine{10324 \textcolor{preprocessor}{\#define SIM\_SOPT4\_FTM3TRG1SRC(x)                 (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT4\_FTM3TRG1SRC\_SHIFT)) \& SIM\_SOPT4\_FTM3TRG1SRC\_MASK)}}
\DoxyCodeLine{10325 }
\DoxyCodeLine{10327 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0TXSRC\_MASK                (0x3U)}}
\DoxyCodeLine{10328 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0TXSRC\_SHIFT               (0U)}}
\DoxyCodeLine{10329 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0TXSRC(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT5\_UART0TXSRC\_SHIFT)) \& SIM\_SOPT5\_UART0TXSRC\_MASK)}}
\DoxyCodeLine{10330 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0RXSRC\_MASK                (0xCU)}}
\DoxyCodeLine{10331 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0RXSRC\_SHIFT               (2U)}}
\DoxyCodeLine{10332 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART0RXSRC(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT5\_UART0RXSRC\_SHIFT)) \& SIM\_SOPT5\_UART0RXSRC\_MASK)}}
\DoxyCodeLine{10333 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1TXSRC\_MASK                (0x30U)}}
\DoxyCodeLine{10334 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1TXSRC\_SHIFT               (4U)}}
\DoxyCodeLine{10335 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1TXSRC(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT5\_UART1TXSRC\_SHIFT)) \& SIM\_SOPT5\_UART1TXSRC\_MASK)}}
\DoxyCodeLine{10336 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1RXSRC\_MASK                (0xC0U)}}
\DoxyCodeLine{10337 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1RXSRC\_SHIFT               (6U)}}
\DoxyCodeLine{10338 \textcolor{preprocessor}{\#define SIM\_SOPT5\_UART1RXSRC(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT5\_UART1RXSRC\_SHIFT)) \& SIM\_SOPT5\_UART1RXSRC\_MASK)}}
\DoxyCodeLine{10339 }
\DoxyCodeLine{10341 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0TRGSEL\_MASK                (0xFU)}}
\DoxyCodeLine{10342 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0TRGSEL\_SHIFT               (0U)}}
\DoxyCodeLine{10343 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0TRGSEL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT7\_ADC0TRGSEL\_SHIFT)) \& SIM\_SOPT7\_ADC0TRGSEL\_MASK)}}
\DoxyCodeLine{10344 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0PRETRGSEL\_MASK             (0x10U)}}
\DoxyCodeLine{10345 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0PRETRGSEL\_SHIFT            (4U)}}
\DoxyCodeLine{10346 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0PRETRGSEL(x)               (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT7\_ADC0PRETRGSEL\_SHIFT)) \& SIM\_SOPT7\_ADC0PRETRGSEL\_MASK)}}
\DoxyCodeLine{10347 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0ALTTRGEN\_MASK              (0x80U)}}
\DoxyCodeLine{10348 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0ALTTRGEN\_SHIFT             (7U)}}
\DoxyCodeLine{10349 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC0ALTTRGEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT7\_ADC0ALTTRGEN\_SHIFT)) \& SIM\_SOPT7\_ADC0ALTTRGEN\_MASK)}}
\DoxyCodeLine{10350 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1TRGSEL\_MASK                (0xF00U)}}
\DoxyCodeLine{10351 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1TRGSEL\_SHIFT               (8U)}}
\DoxyCodeLine{10352 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1TRGSEL(x)                  (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT7\_ADC1TRGSEL\_SHIFT)) \& SIM\_SOPT7\_ADC1TRGSEL\_MASK)}}
\DoxyCodeLine{10353 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1PRETRGSEL\_MASK             (0x1000U)}}
\DoxyCodeLine{10354 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1PRETRGSEL\_SHIFT            (12U)}}
\DoxyCodeLine{10355 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1PRETRGSEL(x)               (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT7\_ADC1PRETRGSEL\_SHIFT)) \& SIM\_SOPT7\_ADC1PRETRGSEL\_MASK)}}
\DoxyCodeLine{10356 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1ALTTRGEN\_MASK              (0x8000U)}}
\DoxyCodeLine{10357 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1ALTTRGEN\_SHIFT             (15U)}}
\DoxyCodeLine{10358 \textcolor{preprocessor}{\#define SIM\_SOPT7\_ADC1ALTTRGEN(x)                (((uint32\_t)(((uint32\_t)(x)) << SIM\_SOPT7\_ADC1ALTTRGEN\_SHIFT)) \& SIM\_SOPT7\_ADC1ALTTRGEN\_MASK)}}
\DoxyCodeLine{10359 }
\DoxyCodeLine{10361 \textcolor{preprocessor}{\#define SIM\_SDID\_PINID\_MASK                      (0xFU)}}
\DoxyCodeLine{10362 \textcolor{preprocessor}{\#define SIM\_SDID\_PINID\_SHIFT                     (0U)}}
\DoxyCodeLine{10363 \textcolor{preprocessor}{\#define SIM\_SDID\_PINID(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_PINID\_SHIFT)) \& SIM\_SDID\_PINID\_MASK)}}
\DoxyCodeLine{10364 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMID\_MASK                      (0x70U)}}
\DoxyCodeLine{10365 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMID\_SHIFT                     (4U)}}
\DoxyCodeLine{10366 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMID(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_FAMID\_SHIFT)) \& SIM\_SDID\_FAMID\_MASK)}}
\DoxyCodeLine{10367 \textcolor{preprocessor}{\#define SIM\_SDID\_DIEID\_MASK                      (0xF80U)}}
\DoxyCodeLine{10368 \textcolor{preprocessor}{\#define SIM\_SDID\_DIEID\_SHIFT                     (7U)}}
\DoxyCodeLine{10369 \textcolor{preprocessor}{\#define SIM\_SDID\_DIEID(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_DIEID\_SHIFT)) \& SIM\_SDID\_DIEID\_MASK)}}
\DoxyCodeLine{10370 \textcolor{preprocessor}{\#define SIM\_SDID\_REVID\_MASK                      (0xF000U)}}
\DoxyCodeLine{10371 \textcolor{preprocessor}{\#define SIM\_SDID\_REVID\_SHIFT                     (12U)}}
\DoxyCodeLine{10372 \textcolor{preprocessor}{\#define SIM\_SDID\_REVID(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_REVID\_SHIFT)) \& SIM\_SDID\_REVID\_MASK)}}
\DoxyCodeLine{10373 \textcolor{preprocessor}{\#define SIM\_SDID\_SERIESID\_MASK                   (0xF00000U)}}
\DoxyCodeLine{10374 \textcolor{preprocessor}{\#define SIM\_SDID\_SERIESID\_SHIFT                  (20U)}}
\DoxyCodeLine{10375 \textcolor{preprocessor}{\#define SIM\_SDID\_SERIESID(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_SERIESID\_SHIFT)) \& SIM\_SDID\_SERIESID\_MASK)}}
\DoxyCodeLine{10376 \textcolor{preprocessor}{\#define SIM\_SDID\_SUBFAMID\_MASK                   (0xF000000U)}}
\DoxyCodeLine{10377 \textcolor{preprocessor}{\#define SIM\_SDID\_SUBFAMID\_SHIFT                  (24U)}}
\DoxyCodeLine{10378 \textcolor{preprocessor}{\#define SIM\_SDID\_SUBFAMID(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_SUBFAMID\_SHIFT)) \& SIM\_SDID\_SUBFAMID\_MASK)}}
\DoxyCodeLine{10379 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMILYID\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{10380 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMILYID\_SHIFT                  (28U)}}
\DoxyCodeLine{10381 \textcolor{preprocessor}{\#define SIM\_SDID\_FAMILYID(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SDID\_FAMILYID\_SHIFT)) \& SIM\_SDID\_FAMILYID\_MASK)}}
\DoxyCodeLine{10382 }
\DoxyCodeLine{10384 \textcolor{preprocessor}{\#define SIM\_SCGC1\_I2C2\_MASK                      (0x40U)}}
\DoxyCodeLine{10385 \textcolor{preprocessor}{\#define SIM\_SCGC1\_I2C2\_SHIFT                     (6U)}}
\DoxyCodeLine{10386 \textcolor{preprocessor}{\#define SIM\_SCGC1\_I2C2(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC1\_I2C2\_SHIFT)) \& SIM\_SCGC1\_I2C2\_MASK)}}
\DoxyCodeLine{10387 \textcolor{preprocessor}{\#define SIM\_SCGC1\_UART4\_MASK                     (0x400U)}}
\DoxyCodeLine{10388 \textcolor{preprocessor}{\#define SIM\_SCGC1\_UART4\_SHIFT                    (10U)}}
\DoxyCodeLine{10389 \textcolor{preprocessor}{\#define SIM\_SCGC1\_UART4(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC1\_UART4\_SHIFT)) \& SIM\_SCGC1\_UART4\_MASK)}}
\DoxyCodeLine{10390 \textcolor{preprocessor}{\#define SIM\_SCGC1\_UART5\_MASK                     (0x800U)}}
\DoxyCodeLine{10391 \textcolor{preprocessor}{\#define SIM\_SCGC1\_UART5\_SHIFT                    (11U)}}
\DoxyCodeLine{10392 \textcolor{preprocessor}{\#define SIM\_SCGC1\_UART5(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC1\_UART5\_SHIFT)) \& SIM\_SCGC1\_UART5\_MASK)}}
\DoxyCodeLine{10393 }
\DoxyCodeLine{10395 \textcolor{preprocessor}{\#define SIM\_SCGC2\_ENET\_MASK                      (0x1U)}}
\DoxyCodeLine{10396 \textcolor{preprocessor}{\#define SIM\_SCGC2\_ENET\_SHIFT                     (0U)}}
\DoxyCodeLine{10397 \textcolor{preprocessor}{\#define SIM\_SCGC2\_ENET(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC2\_ENET\_SHIFT)) \& SIM\_SCGC2\_ENET\_MASK)}}
\DoxyCodeLine{10398 \textcolor{preprocessor}{\#define SIM\_SCGC2\_DAC0\_MASK                      (0x1000U)}}
\DoxyCodeLine{10399 \textcolor{preprocessor}{\#define SIM\_SCGC2\_DAC0\_SHIFT                     (12U)}}
\DoxyCodeLine{10400 \textcolor{preprocessor}{\#define SIM\_SCGC2\_DAC0(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC2\_DAC0\_SHIFT)) \& SIM\_SCGC2\_DAC0\_MASK)}}
\DoxyCodeLine{10401 \textcolor{preprocessor}{\#define SIM\_SCGC2\_DAC1\_MASK                      (0x2000U)}}
\DoxyCodeLine{10402 \textcolor{preprocessor}{\#define SIM\_SCGC2\_DAC1\_SHIFT                     (13U)}}
\DoxyCodeLine{10403 \textcolor{preprocessor}{\#define SIM\_SCGC2\_DAC1(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC2\_DAC1\_SHIFT)) \& SIM\_SCGC2\_DAC1\_MASK)}}
\DoxyCodeLine{10404 }
\DoxyCodeLine{10406 \textcolor{preprocessor}{\#define SIM\_SCGC3\_RNGA\_MASK                      (0x1U)}}
\DoxyCodeLine{10407 \textcolor{preprocessor}{\#define SIM\_SCGC3\_RNGA\_SHIFT                     (0U)}}
\DoxyCodeLine{10408 \textcolor{preprocessor}{\#define SIM\_SCGC3\_RNGA(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC3\_RNGA\_SHIFT)) \& SIM\_SCGC3\_RNGA\_MASK)}}
\DoxyCodeLine{10409 \textcolor{preprocessor}{\#define SIM\_SCGC3\_SPI2\_MASK                      (0x1000U)}}
\DoxyCodeLine{10410 \textcolor{preprocessor}{\#define SIM\_SCGC3\_SPI2\_SHIFT                     (12U)}}
\DoxyCodeLine{10411 \textcolor{preprocessor}{\#define SIM\_SCGC3\_SPI2(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC3\_SPI2\_SHIFT)) \& SIM\_SCGC3\_SPI2\_MASK)}}
\DoxyCodeLine{10412 \textcolor{preprocessor}{\#define SIM\_SCGC3\_SDHC\_MASK                      (0x20000U)}}
\DoxyCodeLine{10413 \textcolor{preprocessor}{\#define SIM\_SCGC3\_SDHC\_SHIFT                     (17U)}}
\DoxyCodeLine{10414 \textcolor{preprocessor}{\#define SIM\_SCGC3\_SDHC(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC3\_SDHC\_SHIFT)) \& SIM\_SCGC3\_SDHC\_MASK)}}
\DoxyCodeLine{10415 \textcolor{preprocessor}{\#define SIM\_SCGC3\_FTM2\_MASK                      (0x1000000U)}}
\DoxyCodeLine{10416 \textcolor{preprocessor}{\#define SIM\_SCGC3\_FTM2\_SHIFT                     (24U)}}
\DoxyCodeLine{10417 \textcolor{preprocessor}{\#define SIM\_SCGC3\_FTM2(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC3\_FTM2\_SHIFT)) \& SIM\_SCGC3\_FTM2\_MASK)}}
\DoxyCodeLine{10418 \textcolor{preprocessor}{\#define SIM\_SCGC3\_FTM3\_MASK                      (0x2000000U)}}
\DoxyCodeLine{10419 \textcolor{preprocessor}{\#define SIM\_SCGC3\_FTM3\_SHIFT                     (25U)}}
\DoxyCodeLine{10420 \textcolor{preprocessor}{\#define SIM\_SCGC3\_FTM3(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC3\_FTM3\_SHIFT)) \& SIM\_SCGC3\_FTM3\_MASK)}}
\DoxyCodeLine{10421 \textcolor{preprocessor}{\#define SIM\_SCGC3\_ADC1\_MASK                      (0x8000000U)}}
\DoxyCodeLine{10422 \textcolor{preprocessor}{\#define SIM\_SCGC3\_ADC1\_SHIFT                     (27U)}}
\DoxyCodeLine{10423 \textcolor{preprocessor}{\#define SIM\_SCGC3\_ADC1(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC3\_ADC1\_SHIFT)) \& SIM\_SCGC3\_ADC1\_MASK)}}
\DoxyCodeLine{10424 }
\DoxyCodeLine{10426 \textcolor{preprocessor}{\#define SIM\_SCGC4\_EWM\_MASK                       (0x2U)}}
\DoxyCodeLine{10427 \textcolor{preprocessor}{\#define SIM\_SCGC4\_EWM\_SHIFT                      (1U)}}
\DoxyCodeLine{10428 \textcolor{preprocessor}{\#define SIM\_SCGC4\_EWM(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_EWM\_SHIFT)) \& SIM\_SCGC4\_EWM\_MASK)}}
\DoxyCodeLine{10429 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMT\_MASK                       (0x4U)}}
\DoxyCodeLine{10430 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMT\_SHIFT                      (2U)}}
\DoxyCodeLine{10431 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMT(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_CMT\_SHIFT)) \& SIM\_SCGC4\_CMT\_MASK)}}
\DoxyCodeLine{10432 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C0\_MASK                      (0x40U)}}
\DoxyCodeLine{10433 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C0\_SHIFT                     (6U)}}
\DoxyCodeLine{10434 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C0(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_I2C0\_SHIFT)) \& SIM\_SCGC4\_I2C0\_MASK)}}
\DoxyCodeLine{10435 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C1\_MASK                      (0x80U)}}
\DoxyCodeLine{10436 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C1\_SHIFT                     (7U)}}
\DoxyCodeLine{10437 \textcolor{preprocessor}{\#define SIM\_SCGC4\_I2C1(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_I2C1\_SHIFT)) \& SIM\_SCGC4\_I2C1\_MASK)}}
\DoxyCodeLine{10438 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART0\_MASK                     (0x400U)}}
\DoxyCodeLine{10439 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART0\_SHIFT                    (10U)}}
\DoxyCodeLine{10440 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART0(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_UART0\_SHIFT)) \& SIM\_SCGC4\_UART0\_MASK)}}
\DoxyCodeLine{10441 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART1\_MASK                     (0x800U)}}
\DoxyCodeLine{10442 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART1\_SHIFT                    (11U)}}
\DoxyCodeLine{10443 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART1(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_UART1\_SHIFT)) \& SIM\_SCGC4\_UART1\_MASK)}}
\DoxyCodeLine{10444 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART2\_MASK                     (0x1000U)}}
\DoxyCodeLine{10445 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART2\_SHIFT                    (12U)}}
\DoxyCodeLine{10446 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART2(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_UART2\_SHIFT)) \& SIM\_SCGC4\_UART2\_MASK)}}
\DoxyCodeLine{10447 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART3\_MASK                     (0x2000U)}}
\DoxyCodeLine{10448 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART3\_SHIFT                    (13U)}}
\DoxyCodeLine{10449 \textcolor{preprocessor}{\#define SIM\_SCGC4\_UART3(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_UART3\_SHIFT)) \& SIM\_SCGC4\_UART3\_MASK)}}
\DoxyCodeLine{10450 \textcolor{preprocessor}{\#define SIM\_SCGC4\_USBOTG\_MASK                    (0x40000U)}}
\DoxyCodeLine{10451 \textcolor{preprocessor}{\#define SIM\_SCGC4\_USBOTG\_SHIFT                   (18U)}}
\DoxyCodeLine{10452 \textcolor{preprocessor}{\#define SIM\_SCGC4\_USBOTG(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_USBOTG\_SHIFT)) \& SIM\_SCGC4\_USBOTG\_MASK)}}
\DoxyCodeLine{10453 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMP\_MASK                       (0x80000U)}}
\DoxyCodeLine{10454 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMP\_SHIFT                      (19U)}}
\DoxyCodeLine{10455 \textcolor{preprocessor}{\#define SIM\_SCGC4\_CMP(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_CMP\_SHIFT)) \& SIM\_SCGC4\_CMP\_MASK)}}
\DoxyCodeLine{10456 \textcolor{preprocessor}{\#define SIM\_SCGC4\_VREF\_MASK                      (0x100000U)}}
\DoxyCodeLine{10457 \textcolor{preprocessor}{\#define SIM\_SCGC4\_VREF\_SHIFT                     (20U)}}
\DoxyCodeLine{10458 \textcolor{preprocessor}{\#define SIM\_SCGC4\_VREF(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_VREF\_SHIFT)) \& SIM\_SCGC4\_VREF\_MASK)}}
\DoxyCodeLine{10459 }
\DoxyCodeLine{10461 \textcolor{preprocessor}{\#define SIM\_SCGC5\_LPTMR\_MASK                     (0x1U)}}
\DoxyCodeLine{10462 \textcolor{preprocessor}{\#define SIM\_SCGC5\_LPTMR\_SHIFT                    (0U)}}
\DoxyCodeLine{10463 \textcolor{preprocessor}{\#define SIM\_SCGC5\_LPTMR(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC5\_LPTMR\_SHIFT)) \& SIM\_SCGC5\_LPTMR\_MASK)}}
\DoxyCodeLine{10464 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTA\_MASK                     (0x200U)}}
\DoxyCodeLine{10465 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTA\_SHIFT                    (9U)}}
\DoxyCodeLine{10466 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTA(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC5\_PORTA\_SHIFT)) \& SIM\_SCGC5\_PORTA\_MASK)}}
\DoxyCodeLine{10467 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTB\_MASK                     (0x400U)}}
\DoxyCodeLine{10468 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTB\_SHIFT                    (10U)}}
\DoxyCodeLine{10469 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTB(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC5\_PORTB\_SHIFT)) \& SIM\_SCGC5\_PORTB\_MASK)}}
\DoxyCodeLine{10470 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTC\_MASK                     (0x800U)}}
\DoxyCodeLine{10471 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTC\_SHIFT                    (11U)}}
\DoxyCodeLine{10472 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTC(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC5\_PORTC\_SHIFT)) \& SIM\_SCGC5\_PORTC\_MASK)}}
\DoxyCodeLine{10473 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTD\_MASK                     (0x1000U)}}
\DoxyCodeLine{10474 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTD\_SHIFT                    (12U)}}
\DoxyCodeLine{10475 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTD(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC5\_PORTD\_SHIFT)) \& SIM\_SCGC5\_PORTD\_MASK)}}
\DoxyCodeLine{10476 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTE\_MASK                     (0x2000U)}}
\DoxyCodeLine{10477 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTE\_SHIFT                    (13U)}}
\DoxyCodeLine{10478 \textcolor{preprocessor}{\#define SIM\_SCGC5\_PORTE(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC5\_PORTE\_SHIFT)) \& SIM\_SCGC5\_PORTE\_MASK)}}
\DoxyCodeLine{10479 }
\DoxyCodeLine{10481 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTF\_MASK                       (0x1U)}}
\DoxyCodeLine{10482 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTF\_SHIFT                      (0U)}}
\DoxyCodeLine{10483 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTF(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_FTF\_SHIFT)) \& SIM\_SCGC6\_FTF\_MASK)}}
\DoxyCodeLine{10484 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DMAMUX\_MASK                    (0x2U)}}
\DoxyCodeLine{10485 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DMAMUX\_SHIFT                   (1U)}}
\DoxyCodeLine{10486 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DMAMUX(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_DMAMUX\_SHIFT)) \& SIM\_SCGC6\_DMAMUX\_MASK)}}
\DoxyCodeLine{10487 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FLEXCAN0\_MASK                  (0x10U)}}
\DoxyCodeLine{10488 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FLEXCAN0\_SHIFT                 (4U)}}
\DoxyCodeLine{10489 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FLEXCAN0(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_FLEXCAN0\_SHIFT)) \& SIM\_SCGC6\_FLEXCAN0\_MASK)}}
\DoxyCodeLine{10490 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RNGA\_MASK                      (0x200U)}}
\DoxyCodeLine{10491 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RNGA\_SHIFT                     (9U)}}
\DoxyCodeLine{10492 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RNGA(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_RNGA\_SHIFT)) \& SIM\_SCGC6\_RNGA\_MASK)}}
\DoxyCodeLine{10493 \textcolor{preprocessor}{\#define SIM\_SCGC6\_SPI0\_MASK                      (0x1000U)}}
\DoxyCodeLine{10494 \textcolor{preprocessor}{\#define SIM\_SCGC6\_SPI0\_SHIFT                     (12U)}}
\DoxyCodeLine{10495 \textcolor{preprocessor}{\#define SIM\_SCGC6\_SPI0(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_SPI0\_SHIFT)) \& SIM\_SCGC6\_SPI0\_MASK)}}
\DoxyCodeLine{10496 \textcolor{preprocessor}{\#define SIM\_SCGC6\_SPI1\_MASK                      (0x2000U)}}
\DoxyCodeLine{10497 \textcolor{preprocessor}{\#define SIM\_SCGC6\_SPI1\_SHIFT                     (13U)}}
\DoxyCodeLine{10498 \textcolor{preprocessor}{\#define SIM\_SCGC6\_SPI1(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_SPI1\_SHIFT)) \& SIM\_SCGC6\_SPI1\_MASK)}}
\DoxyCodeLine{10499 \textcolor{preprocessor}{\#define SIM\_SCGC6\_I2S\_MASK                       (0x8000U)}}
\DoxyCodeLine{10500 \textcolor{preprocessor}{\#define SIM\_SCGC6\_I2S\_SHIFT                      (15U)}}
\DoxyCodeLine{10501 \textcolor{preprocessor}{\#define SIM\_SCGC6\_I2S(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_I2S\_SHIFT)) \& SIM\_SCGC6\_I2S\_MASK)}}
\DoxyCodeLine{10502 \textcolor{preprocessor}{\#define SIM\_SCGC6\_CRC\_MASK                       (0x40000U)}}
\DoxyCodeLine{10503 \textcolor{preprocessor}{\#define SIM\_SCGC6\_CRC\_SHIFT                      (18U)}}
\DoxyCodeLine{10504 \textcolor{preprocessor}{\#define SIM\_SCGC6\_CRC(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_CRC\_SHIFT)) \& SIM\_SCGC6\_CRC\_MASK)}}
\DoxyCodeLine{10505 \textcolor{preprocessor}{\#define SIM\_SCGC6\_USBDCD\_MASK                    (0x200000U)}}
\DoxyCodeLine{10506 \textcolor{preprocessor}{\#define SIM\_SCGC6\_USBDCD\_SHIFT                   (21U)}}
\DoxyCodeLine{10507 \textcolor{preprocessor}{\#define SIM\_SCGC6\_USBDCD(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_USBDCD\_SHIFT)) \& SIM\_SCGC6\_USBDCD\_MASK)}}
\DoxyCodeLine{10508 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PDB\_MASK                       (0x400000U)}}
\DoxyCodeLine{10509 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PDB\_SHIFT                      (22U)}}
\DoxyCodeLine{10510 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PDB(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_PDB\_SHIFT)) \& SIM\_SCGC6\_PDB\_MASK)}}
\DoxyCodeLine{10511 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PIT\_MASK                       (0x800000U)}}
\DoxyCodeLine{10512 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PIT\_SHIFT                      (23U)}}
\DoxyCodeLine{10513 \textcolor{preprocessor}{\#define SIM\_SCGC6\_PIT(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_PIT\_SHIFT)) \& SIM\_SCGC6\_PIT\_MASK)}}
\DoxyCodeLine{10514 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM0\_MASK                      (0x1000000U)}}
\DoxyCodeLine{10515 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM0\_SHIFT                     (24U)}}
\DoxyCodeLine{10516 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM0(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_FTM0\_SHIFT)) \& SIM\_SCGC6\_FTM0\_MASK)}}
\DoxyCodeLine{10517 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM1\_MASK                      (0x2000000U)}}
\DoxyCodeLine{10518 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM1\_SHIFT                     (25U)}}
\DoxyCodeLine{10519 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM1(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_FTM1\_SHIFT)) \& SIM\_SCGC6\_FTM1\_MASK)}}
\DoxyCodeLine{10520 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM2\_MASK                      (0x4000000U)}}
\DoxyCodeLine{10521 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM2\_SHIFT                     (26U)}}
\DoxyCodeLine{10522 \textcolor{preprocessor}{\#define SIM\_SCGC6\_FTM2(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_FTM2\_SHIFT)) \& SIM\_SCGC6\_FTM2\_MASK)}}
\DoxyCodeLine{10523 \textcolor{preprocessor}{\#define SIM\_SCGC6\_ADC0\_MASK                      (0x8000000U)}}
\DoxyCodeLine{10524 \textcolor{preprocessor}{\#define SIM\_SCGC6\_ADC0\_SHIFT                     (27U)}}
\DoxyCodeLine{10525 \textcolor{preprocessor}{\#define SIM\_SCGC6\_ADC0(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_ADC0\_SHIFT)) \& SIM\_SCGC6\_ADC0\_MASK)}}
\DoxyCodeLine{10526 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RTC\_MASK                       (0x20000000U)}}
\DoxyCodeLine{10527 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RTC\_SHIFT                      (29U)}}
\DoxyCodeLine{10528 \textcolor{preprocessor}{\#define SIM\_SCGC6\_RTC(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_RTC\_SHIFT)) \& SIM\_SCGC6\_RTC\_MASK)}}
\DoxyCodeLine{10529 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DAC0\_MASK                      (0x80000000U)}}
\DoxyCodeLine{10530 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DAC0\_SHIFT                     (31U)}}
\DoxyCodeLine{10531 \textcolor{preprocessor}{\#define SIM\_SCGC6\_DAC0(x)                        (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_DAC0\_SHIFT)) \& SIM\_SCGC6\_DAC0\_MASK)}}
\DoxyCodeLine{10532 }
\DoxyCodeLine{10534 \textcolor{preprocessor}{\#define SIM\_SCGC7\_FLEXBUS\_MASK                   (0x1U)}}
\DoxyCodeLine{10535 \textcolor{preprocessor}{\#define SIM\_SCGC7\_FLEXBUS\_SHIFT                  (0U)}}
\DoxyCodeLine{10536 \textcolor{preprocessor}{\#define SIM\_SCGC7\_FLEXBUS(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC7\_FLEXBUS\_SHIFT)) \& SIM\_SCGC7\_FLEXBUS\_MASK)}}
\DoxyCodeLine{10537 \textcolor{preprocessor}{\#define SIM\_SCGC7\_DMA\_MASK                       (0x2U)}}
\DoxyCodeLine{10538 \textcolor{preprocessor}{\#define SIM\_SCGC7\_DMA\_SHIFT                      (1U)}}
\DoxyCodeLine{10539 \textcolor{preprocessor}{\#define SIM\_SCGC7\_DMA(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC7\_DMA\_SHIFT)) \& SIM\_SCGC7\_DMA\_MASK)}}
\DoxyCodeLine{10540 \textcolor{preprocessor}{\#define SIM\_SCGC7\_MPU\_MASK                       (0x4U)}}
\DoxyCodeLine{10541 \textcolor{preprocessor}{\#define SIM\_SCGC7\_MPU\_SHIFT                      (2U)}}
\DoxyCodeLine{10542 \textcolor{preprocessor}{\#define SIM\_SCGC7\_MPU(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC7\_MPU\_SHIFT)) \& SIM\_SCGC7\_MPU\_MASK)}}
\DoxyCodeLine{10543 }
\DoxyCodeLine{10545 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV4\_MASK                 (0xF0000U)}}
\DoxyCodeLine{10546 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV4\_SHIFT                (16U)}}
\DoxyCodeLine{10547 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV4(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_CLKDIV1\_OUTDIV4\_SHIFT)) \& SIM\_CLKDIV1\_OUTDIV4\_MASK)}}
\DoxyCodeLine{10548 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV3\_MASK                 (0xF00000U)}}
\DoxyCodeLine{10549 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV3\_SHIFT                (20U)}}
\DoxyCodeLine{10550 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV3(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_CLKDIV1\_OUTDIV3\_SHIFT)) \& SIM\_CLKDIV1\_OUTDIV3\_MASK)}}
\DoxyCodeLine{10551 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV2\_MASK                 (0xF000000U)}}
\DoxyCodeLine{10552 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV2\_SHIFT                (24U)}}
\DoxyCodeLine{10553 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV2(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_CLKDIV1\_OUTDIV2\_SHIFT)) \& SIM\_CLKDIV1\_OUTDIV2\_MASK)}}
\DoxyCodeLine{10554 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV1\_MASK                 (0xF0000000U)}}
\DoxyCodeLine{10555 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV1\_SHIFT                (28U)}}
\DoxyCodeLine{10556 \textcolor{preprocessor}{\#define SIM\_CLKDIV1\_OUTDIV1(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_CLKDIV1\_OUTDIV1\_SHIFT)) \& SIM\_CLKDIV1\_OUTDIV1\_MASK)}}
\DoxyCodeLine{10557 }
\DoxyCodeLine{10559 \textcolor{preprocessor}{\#define SIM\_CLKDIV2\_USBFRAC\_MASK                 (0x1U)}}
\DoxyCodeLine{10560 \textcolor{preprocessor}{\#define SIM\_CLKDIV2\_USBFRAC\_SHIFT                (0U)}}
\DoxyCodeLine{10561 \textcolor{preprocessor}{\#define SIM\_CLKDIV2\_USBFRAC(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_CLKDIV2\_USBFRAC\_SHIFT)) \& SIM\_CLKDIV2\_USBFRAC\_MASK)}}
\DoxyCodeLine{10562 \textcolor{preprocessor}{\#define SIM\_CLKDIV2\_USBDIV\_MASK                  (0xEU)}}
\DoxyCodeLine{10563 \textcolor{preprocessor}{\#define SIM\_CLKDIV2\_USBDIV\_SHIFT                 (1U)}}
\DoxyCodeLine{10564 \textcolor{preprocessor}{\#define SIM\_CLKDIV2\_USBDIV(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_CLKDIV2\_USBDIV\_SHIFT)) \& SIM\_CLKDIV2\_USBDIV\_MASK)}}
\DoxyCodeLine{10565 }
\DoxyCodeLine{10567 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDIS\_MASK                  (0x1U)}}
\DoxyCodeLine{10568 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDIS\_SHIFT                 (0U)}}
\DoxyCodeLine{10569 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDIS(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG1\_FLASHDIS\_SHIFT)) \& SIM\_FCFG1\_FLASHDIS\_MASK)}}
\DoxyCodeLine{10570 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDOZE\_MASK                 (0x2U)}}
\DoxyCodeLine{10571 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDOZE\_SHIFT                (1U)}}
\DoxyCodeLine{10572 \textcolor{preprocessor}{\#define SIM\_FCFG1\_FLASHDOZE(x)                   (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG1\_FLASHDOZE\_SHIFT)) \& SIM\_FCFG1\_FLASHDOZE\_MASK)}}
\DoxyCodeLine{10573 \textcolor{preprocessor}{\#define SIM\_FCFG1\_DEPART\_MASK                    (0xF00U)}}
\DoxyCodeLine{10574 \textcolor{preprocessor}{\#define SIM\_FCFG1\_DEPART\_SHIFT                   (8U)}}
\DoxyCodeLine{10575 \textcolor{preprocessor}{\#define SIM\_FCFG1\_DEPART(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG1\_DEPART\_SHIFT)) \& SIM\_FCFG1\_DEPART\_MASK)}}
\DoxyCodeLine{10576 \textcolor{preprocessor}{\#define SIM\_FCFG1\_EESIZE\_MASK                    (0xF0000U)}}
\DoxyCodeLine{10577 \textcolor{preprocessor}{\#define SIM\_FCFG1\_EESIZE\_SHIFT                   (16U)}}
\DoxyCodeLine{10578 \textcolor{preprocessor}{\#define SIM\_FCFG1\_EESIZE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG1\_EESIZE\_SHIFT)) \& SIM\_FCFG1\_EESIZE\_MASK)}}
\DoxyCodeLine{10579 \textcolor{preprocessor}{\#define SIM\_FCFG1\_PFSIZE\_MASK                    (0xF000000U)}}
\DoxyCodeLine{10580 \textcolor{preprocessor}{\#define SIM\_FCFG1\_PFSIZE\_SHIFT                   (24U)}}
\DoxyCodeLine{10581 \textcolor{preprocessor}{\#define SIM\_FCFG1\_PFSIZE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG1\_PFSIZE\_SHIFT)) \& SIM\_FCFG1\_PFSIZE\_MASK)}}
\DoxyCodeLine{10582 \textcolor{preprocessor}{\#define SIM\_FCFG1\_NVMSIZE\_MASK                   (0xF0000000U)}}
\DoxyCodeLine{10583 \textcolor{preprocessor}{\#define SIM\_FCFG1\_NVMSIZE\_SHIFT                  (28U)}}
\DoxyCodeLine{10584 \textcolor{preprocessor}{\#define SIM\_FCFG1\_NVMSIZE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG1\_NVMSIZE\_SHIFT)) \& SIM\_FCFG1\_NVMSIZE\_MASK)}}
\DoxyCodeLine{10585 }
\DoxyCodeLine{10587 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR1\_MASK                  (0x7F0000U)}}
\DoxyCodeLine{10588 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR1\_SHIFT                 (16U)}}
\DoxyCodeLine{10589 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR1(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG2\_MAXADDR1\_SHIFT)) \& SIM\_FCFG2\_MAXADDR1\_MASK)}}
\DoxyCodeLine{10590 \textcolor{preprocessor}{\#define SIM\_FCFG2\_PFLSH\_MASK                     (0x800000U)}}
\DoxyCodeLine{10591 \textcolor{preprocessor}{\#define SIM\_FCFG2\_PFLSH\_SHIFT                    (23U)}}
\DoxyCodeLine{10592 \textcolor{preprocessor}{\#define SIM\_FCFG2\_PFLSH(x)                       (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG2\_PFLSH\_SHIFT)) \& SIM\_FCFG2\_PFLSH\_MASK)}}
\DoxyCodeLine{10593 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR0\_MASK                  (0x7F000000U)}}
\DoxyCodeLine{10594 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR0\_SHIFT                 (24U)}}
\DoxyCodeLine{10595 \textcolor{preprocessor}{\#define SIM\_FCFG2\_MAXADDR0(x)                    (((uint32\_t)(((uint32\_t)(x)) << SIM\_FCFG2\_MAXADDR0\_SHIFT)) \& SIM\_FCFG2\_MAXADDR0\_MASK)}}
\DoxyCodeLine{10596 }
\DoxyCodeLine{10598 \textcolor{preprocessor}{\#define SIM\_UIDH\_UID\_MASK                        (0xFFFFFFFFU)}}
\DoxyCodeLine{10599 \textcolor{preprocessor}{\#define SIM\_UIDH\_UID\_SHIFT                       (0U)}}
\DoxyCodeLine{10600 \textcolor{preprocessor}{\#define SIM\_UIDH\_UID(x)                          (((uint32\_t)(((uint32\_t)(x)) << SIM\_UIDH\_UID\_SHIFT)) \& SIM\_UIDH\_UID\_MASK)}}
\DoxyCodeLine{10601 }
\DoxyCodeLine{10603 \textcolor{preprocessor}{\#define SIM\_UIDMH\_UID\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{10604 \textcolor{preprocessor}{\#define SIM\_UIDMH\_UID\_SHIFT                      (0U)}}
\DoxyCodeLine{10605 \textcolor{preprocessor}{\#define SIM\_UIDMH\_UID(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_UIDMH\_UID\_SHIFT)) \& SIM\_UIDMH\_UID\_MASK)}}
\DoxyCodeLine{10606 }
\DoxyCodeLine{10608 \textcolor{preprocessor}{\#define SIM\_UIDML\_UID\_MASK                       (0xFFFFFFFFU)}}
\DoxyCodeLine{10609 \textcolor{preprocessor}{\#define SIM\_UIDML\_UID\_SHIFT                      (0U)}}
\DoxyCodeLine{10610 \textcolor{preprocessor}{\#define SIM\_UIDML\_UID(x)                         (((uint32\_t)(((uint32\_t)(x)) << SIM\_UIDML\_UID\_SHIFT)) \& SIM\_UIDML\_UID\_MASK)}}
\DoxyCodeLine{10611 }
\DoxyCodeLine{10613 \textcolor{preprocessor}{\#define SIM\_UIDL\_UID\_MASK                        (0xFFFFFFFFU)}}
\DoxyCodeLine{10614 \textcolor{preprocessor}{\#define SIM\_UIDL\_UID\_SHIFT                       (0U)}}
\DoxyCodeLine{10615 \textcolor{preprocessor}{\#define SIM\_UIDL\_UID(x)                          (((uint32\_t)(((uint32\_t)(x)) << SIM\_UIDL\_UID\_SHIFT)) \& SIM\_UIDL\_UID\_MASK)}}
\DoxyCodeLine{10616 }
\DoxyCodeLine{10617  \textcolor{comment}{/* end of group SIM\_Register\_Masks */}}
\DoxyCodeLine{10621 }
\DoxyCodeLine{10622 }
\DoxyCodeLine{10623 \textcolor{comment}{/* SIM -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{10625 \textcolor{preprocessor}{\#define SIM\_BASE                                 (0x40047000u)}}
\DoxyCodeLine{10627 \textcolor{preprocessor}{\#define SIM                                      ((SIM\_Type *)SIM\_BASE)}}
\DoxyCodeLine{10629 \textcolor{preprocessor}{\#define SIM\_BASE\_ADDRS                           \{ SIM\_BASE \}}}
\DoxyCodeLine{10631 \textcolor{preprocessor}{\#define SIM\_BASE\_PTRS                            \{ SIM \}}}
\DoxyCodeLine{10632  \textcolor{comment}{/* end of group SIM\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{10636 }
\DoxyCodeLine{10637 }
\DoxyCodeLine{10638 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{10639 \textcolor{comment}{   -\/-\/ SMC Peripheral Access Layer}}
\DoxyCodeLine{10640 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{10641 }
\DoxyCodeLine{10648 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{10649   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}{PMPROT}};                             }
\DoxyCodeLine{10650   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}{PMCTRL}};                             }
\DoxyCodeLine{10651   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}{VLLSCTRL}};                           }
\DoxyCodeLine{10652   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}{PMSTAT}};                             }
\DoxyCodeLine{10653 \} \mbox{\hyperlink{struct_s_m_c___type}{SMC\_Type}};}
\DoxyCodeLine{10654 }
\DoxyCodeLine{10655 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{10656 \textcolor{comment}{   -\/-\/ SMC Register Masks}}
\DoxyCodeLine{10657 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{10658 }
\DoxyCodeLine{10665 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLLS\_MASK                    (0x2U)}}
\DoxyCodeLine{10666 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLLS\_SHIFT                   (1U)}}
\DoxyCodeLine{10667 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLLS(x)                      (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMPROT\_AVLLS\_SHIFT)) \& SMC\_PMPROT\_AVLLS\_MASK)}}
\DoxyCodeLine{10668 \textcolor{preprocessor}{\#define SMC\_PMPROT\_ALLS\_MASK                     (0x8U)}}
\DoxyCodeLine{10669 \textcolor{preprocessor}{\#define SMC\_PMPROT\_ALLS\_SHIFT                    (3U)}}
\DoxyCodeLine{10670 \textcolor{preprocessor}{\#define SMC\_PMPROT\_ALLS(x)                       (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMPROT\_ALLS\_SHIFT)) \& SMC\_PMPROT\_ALLS\_MASK)}}
\DoxyCodeLine{10671 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLP\_MASK                     (0x20U)}}
\DoxyCodeLine{10672 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLP\_SHIFT                    (5U)}}
\DoxyCodeLine{10673 \textcolor{preprocessor}{\#define SMC\_PMPROT\_AVLP(x)                       (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMPROT\_AVLP\_SHIFT)) \& SMC\_PMPROT\_AVLP\_MASK)}}
\DoxyCodeLine{10674 }
\DoxyCodeLine{10676 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPM\_MASK                    (0x7U)}}
\DoxyCodeLine{10677 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPM\_SHIFT                   (0U)}}
\DoxyCodeLine{10678 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPM(x)                      (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMCTRL\_STOPM\_SHIFT)) \& SMC\_PMCTRL\_STOPM\_MASK)}}
\DoxyCodeLine{10679 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPA\_MASK                    (0x8U)}}
\DoxyCodeLine{10680 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPA\_SHIFT                   (3U)}}
\DoxyCodeLine{10681 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_STOPA(x)                      (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMCTRL\_STOPA\_SHIFT)) \& SMC\_PMCTRL\_STOPA\_MASK)}}
\DoxyCodeLine{10682 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_RUNM\_MASK                     (0x60U)}}
\DoxyCodeLine{10683 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_RUNM\_SHIFT                    (5U)}}
\DoxyCodeLine{10684 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_RUNM(x)                       (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMCTRL\_RUNM\_SHIFT)) \& SMC\_PMCTRL\_RUNM\_MASK)}}
\DoxyCodeLine{10685 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_LPWUI\_MASK                    (0x80U)}}
\DoxyCodeLine{10686 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_LPWUI\_SHIFT                   (7U)}}
\DoxyCodeLine{10687 \textcolor{preprocessor}{\#define SMC\_PMCTRL\_LPWUI(x)                      (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMCTRL\_LPWUI\_SHIFT)) \& SMC\_PMCTRL\_LPWUI\_MASK)}}
\DoxyCodeLine{10688 }
\DoxyCodeLine{10690 \textcolor{preprocessor}{\#define SMC\_VLLSCTRL\_VLLSM\_MASK                  (0x7U)}}
\DoxyCodeLine{10691 \textcolor{preprocessor}{\#define SMC\_VLLSCTRL\_VLLSM\_SHIFT                 (0U)}}
\DoxyCodeLine{10692 \textcolor{preprocessor}{\#define SMC\_VLLSCTRL\_VLLSM(x)                    (((uint8\_t)(((uint8\_t)(x)) << SMC\_VLLSCTRL\_VLLSM\_SHIFT)) \& SMC\_VLLSCTRL\_VLLSM\_MASK)}}
\DoxyCodeLine{10693 \textcolor{preprocessor}{\#define SMC\_VLLSCTRL\_PORPO\_MASK                  (0x20U)}}
\DoxyCodeLine{10694 \textcolor{preprocessor}{\#define SMC\_VLLSCTRL\_PORPO\_SHIFT                 (5U)}}
\DoxyCodeLine{10695 \textcolor{preprocessor}{\#define SMC\_VLLSCTRL\_PORPO(x)                    (((uint8\_t)(((uint8\_t)(x)) << SMC\_VLLSCTRL\_PORPO\_SHIFT)) \& SMC\_VLLSCTRL\_PORPO\_MASK)}}
\DoxyCodeLine{10696 }
\DoxyCodeLine{10698 \textcolor{preprocessor}{\#define SMC\_PMSTAT\_PMSTAT\_MASK                   (0x7FU)}}
\DoxyCodeLine{10699 \textcolor{preprocessor}{\#define SMC\_PMSTAT\_PMSTAT\_SHIFT                  (0U)}}
\DoxyCodeLine{10700 \textcolor{preprocessor}{\#define SMC\_PMSTAT\_PMSTAT(x)                     (((uint8\_t)(((uint8\_t)(x)) << SMC\_PMSTAT\_PMSTAT\_SHIFT)) \& SMC\_PMSTAT\_PMSTAT\_MASK)}}
\DoxyCodeLine{10701 }
\DoxyCodeLine{10702  \textcolor{comment}{/* end of group SMC\_Register\_Masks */}}
\DoxyCodeLine{10706 }
\DoxyCodeLine{10707 }
\DoxyCodeLine{10708 \textcolor{comment}{/* SMC -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{10710 \textcolor{preprocessor}{\#define SMC\_BASE                                 (0x4007E000u)}}
\DoxyCodeLine{10712 \textcolor{preprocessor}{\#define SMC                                      ((SMC\_Type *)SMC\_BASE)}}
\DoxyCodeLine{10714 \textcolor{preprocessor}{\#define SMC\_BASE\_ADDRS                           \{ SMC\_BASE \}}}
\DoxyCodeLine{10716 \textcolor{preprocessor}{\#define SMC\_BASE\_PTRS                            \{ SMC \}}}
\DoxyCodeLine{10717  \textcolor{comment}{/* end of group SMC\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{10721 }
\DoxyCodeLine{10722 }
\DoxyCodeLine{10723 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{10724 \textcolor{comment}{   -\/-\/ SPI Peripheral Access Layer}}
\DoxyCodeLine{10725 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{10726 }
\DoxyCodeLine{10733 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{10734   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}};                               }
\DoxyCodeLine{10735        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{10736   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}};                               }
\DoxyCodeLine{10737   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0xC */}}
\DoxyCodeLine{10738     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTAR[2];                           }
\DoxyCodeLine{10739     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTAR\_SLAVE[1];                     }
\DoxyCodeLine{10740   \};}
\DoxyCodeLine{10741        uint8\_t RESERVED\_1[24];}
\DoxyCodeLine{10742   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}};                                }
\DoxyCodeLine{10743   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}{RSER}};                              }
\DoxyCodeLine{10744   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x34 */}}
\DoxyCodeLine{10745     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}{PUSHR}};                             }
\DoxyCodeLine{10746     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}{PUSHR\_SLAVE}};                       }
\DoxyCodeLine{10747   \};}
\DoxyCodeLine{10748   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}{POPR}};                              }
\DoxyCodeLine{10749   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}{TXFR0}};                             }
\DoxyCodeLine{10750   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}{TXFR1}};                             }
\DoxyCodeLine{10751   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}{TXFR2}};                             }
\DoxyCodeLine{10752   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}{TXFR3}};                             }
\DoxyCodeLine{10753        uint8\_t RESERVED\_2[48];}
\DoxyCodeLine{10754   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}{RXFR0}};                             }
\DoxyCodeLine{10755   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}{RXFR1}};                             }
\DoxyCodeLine{10756   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}{RXFR2}};                             }
\DoxyCodeLine{10757   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}{RXFR3}};                             }
\DoxyCodeLine{10758 \} \mbox{\hyperlink{struct_s_p_i___type}{SPI\_Type}};}
\DoxyCodeLine{10759 }
\DoxyCodeLine{10760 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{10761 \textcolor{comment}{   -\/-\/ SPI Register Masks}}
\DoxyCodeLine{10762 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{10763 }
\DoxyCodeLine{10770 \textcolor{preprocessor}{\#define SPI\_MCR\_HALT\_MASK                        (0x1U)}}
\DoxyCodeLine{10771 \textcolor{preprocessor}{\#define SPI\_MCR\_HALT\_SHIFT                       (0U)}}
\DoxyCodeLine{10772 \textcolor{preprocessor}{\#define SPI\_MCR\_HALT(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_HALT\_SHIFT)) \& SPI\_MCR\_HALT\_MASK)}}
\DoxyCodeLine{10773 \textcolor{preprocessor}{\#define SPI\_MCR\_SMPL\_PT\_MASK                     (0x300U)}}
\DoxyCodeLine{10774 \textcolor{preprocessor}{\#define SPI\_MCR\_SMPL\_PT\_SHIFT                    (8U)}}
\DoxyCodeLine{10775 \textcolor{preprocessor}{\#define SPI\_MCR\_SMPL\_PT(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_SMPL\_PT\_SHIFT)) \& SPI\_MCR\_SMPL\_PT\_MASK)}}
\DoxyCodeLine{10776 \textcolor{preprocessor}{\#define SPI\_MCR\_CLR\_RXF\_MASK                     (0x400U)}}
\DoxyCodeLine{10777 \textcolor{preprocessor}{\#define SPI\_MCR\_CLR\_RXF\_SHIFT                    (10U)}}
\DoxyCodeLine{10778 \textcolor{preprocessor}{\#define SPI\_MCR\_CLR\_RXF(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_CLR\_RXF\_SHIFT)) \& SPI\_MCR\_CLR\_RXF\_MASK)}}
\DoxyCodeLine{10779 \textcolor{preprocessor}{\#define SPI\_MCR\_CLR\_TXF\_MASK                     (0x800U)}}
\DoxyCodeLine{10780 \textcolor{preprocessor}{\#define SPI\_MCR\_CLR\_TXF\_SHIFT                    (11U)}}
\DoxyCodeLine{10781 \textcolor{preprocessor}{\#define SPI\_MCR\_CLR\_TXF(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_CLR\_TXF\_SHIFT)) \& SPI\_MCR\_CLR\_TXF\_MASK)}}
\DoxyCodeLine{10782 \textcolor{preprocessor}{\#define SPI\_MCR\_DIS\_RXF\_MASK                     (0x1000U)}}
\DoxyCodeLine{10783 \textcolor{preprocessor}{\#define SPI\_MCR\_DIS\_RXF\_SHIFT                    (12U)}}
\DoxyCodeLine{10784 \textcolor{preprocessor}{\#define SPI\_MCR\_DIS\_RXF(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_DIS\_RXF\_SHIFT)) \& SPI\_MCR\_DIS\_RXF\_MASK)}}
\DoxyCodeLine{10785 \textcolor{preprocessor}{\#define SPI\_MCR\_DIS\_TXF\_MASK                     (0x2000U)}}
\DoxyCodeLine{10786 \textcolor{preprocessor}{\#define SPI\_MCR\_DIS\_TXF\_SHIFT                    (13U)}}
\DoxyCodeLine{10787 \textcolor{preprocessor}{\#define SPI\_MCR\_DIS\_TXF(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_DIS\_TXF\_SHIFT)) \& SPI\_MCR\_DIS\_TXF\_MASK)}}
\DoxyCodeLine{10788 \textcolor{preprocessor}{\#define SPI\_MCR\_MDIS\_MASK                        (0x4000U)}}
\DoxyCodeLine{10789 \textcolor{preprocessor}{\#define SPI\_MCR\_MDIS\_SHIFT                       (14U)}}
\DoxyCodeLine{10790 \textcolor{preprocessor}{\#define SPI\_MCR\_MDIS(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_MDIS\_SHIFT)) \& SPI\_MCR\_MDIS\_MASK)}}
\DoxyCodeLine{10791 \textcolor{preprocessor}{\#define SPI\_MCR\_DOZE\_MASK                        (0x8000U)}}
\DoxyCodeLine{10792 \textcolor{preprocessor}{\#define SPI\_MCR\_DOZE\_SHIFT                       (15U)}}
\DoxyCodeLine{10793 \textcolor{preprocessor}{\#define SPI\_MCR\_DOZE(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_DOZE\_SHIFT)) \& SPI\_MCR\_DOZE\_MASK)}}
\DoxyCodeLine{10794 \textcolor{preprocessor}{\#define SPI\_MCR\_PCSIS\_MASK                       (0x3F0000U)}}
\DoxyCodeLine{10795 \textcolor{preprocessor}{\#define SPI\_MCR\_PCSIS\_SHIFT                      (16U)}}
\DoxyCodeLine{10796 \textcolor{preprocessor}{\#define SPI\_MCR\_PCSIS(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_PCSIS\_SHIFT)) \& SPI\_MCR\_PCSIS\_MASK)}}
\DoxyCodeLine{10797 \textcolor{preprocessor}{\#define SPI\_MCR\_ROOE\_MASK                        (0x1000000U)}}
\DoxyCodeLine{10798 \textcolor{preprocessor}{\#define SPI\_MCR\_ROOE\_SHIFT                       (24U)}}
\DoxyCodeLine{10799 \textcolor{preprocessor}{\#define SPI\_MCR\_ROOE(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_ROOE\_SHIFT)) \& SPI\_MCR\_ROOE\_MASK)}}
\DoxyCodeLine{10800 \textcolor{preprocessor}{\#define SPI\_MCR\_PCSSE\_MASK                       (0x2000000U)}}
\DoxyCodeLine{10801 \textcolor{preprocessor}{\#define SPI\_MCR\_PCSSE\_SHIFT                      (25U)}}
\DoxyCodeLine{10802 \textcolor{preprocessor}{\#define SPI\_MCR\_PCSSE(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_PCSSE\_SHIFT)) \& SPI\_MCR\_PCSSE\_MASK)}}
\DoxyCodeLine{10803 \textcolor{preprocessor}{\#define SPI\_MCR\_MTFE\_MASK                        (0x4000000U)}}
\DoxyCodeLine{10804 \textcolor{preprocessor}{\#define SPI\_MCR\_MTFE\_SHIFT                       (26U)}}
\DoxyCodeLine{10805 \textcolor{preprocessor}{\#define SPI\_MCR\_MTFE(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_MTFE\_SHIFT)) \& SPI\_MCR\_MTFE\_MASK)}}
\DoxyCodeLine{10806 \textcolor{preprocessor}{\#define SPI\_MCR\_FRZ\_MASK                         (0x8000000U)}}
\DoxyCodeLine{10807 \textcolor{preprocessor}{\#define SPI\_MCR\_FRZ\_SHIFT                        (27U)}}
\DoxyCodeLine{10808 \textcolor{preprocessor}{\#define SPI\_MCR\_FRZ(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_FRZ\_SHIFT)) \& SPI\_MCR\_FRZ\_MASK)}}
\DoxyCodeLine{10809 \textcolor{preprocessor}{\#define SPI\_MCR\_DCONF\_MASK                       (0x30000000U)}}
\DoxyCodeLine{10810 \textcolor{preprocessor}{\#define SPI\_MCR\_DCONF\_SHIFT                      (28U)}}
\DoxyCodeLine{10811 \textcolor{preprocessor}{\#define SPI\_MCR\_DCONF(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_DCONF\_SHIFT)) \& SPI\_MCR\_DCONF\_MASK)}}
\DoxyCodeLine{10812 \textcolor{preprocessor}{\#define SPI\_MCR\_CONT\_SCKE\_MASK                   (0x40000000U)}}
\DoxyCodeLine{10813 \textcolor{preprocessor}{\#define SPI\_MCR\_CONT\_SCKE\_SHIFT                  (30U)}}
\DoxyCodeLine{10814 \textcolor{preprocessor}{\#define SPI\_MCR\_CONT\_SCKE(x)                     (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_CONT\_SCKE\_SHIFT)) \& SPI\_MCR\_CONT\_SCKE\_MASK)}}
\DoxyCodeLine{10815 \textcolor{preprocessor}{\#define SPI\_MCR\_MSTR\_MASK                        (0x80000000U)}}
\DoxyCodeLine{10816 \textcolor{preprocessor}{\#define SPI\_MCR\_MSTR\_SHIFT                       (31U)}}
\DoxyCodeLine{10817 \textcolor{preprocessor}{\#define SPI\_MCR\_MSTR(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_MCR\_MSTR\_SHIFT)) \& SPI\_MCR\_MSTR\_MASK)}}
\DoxyCodeLine{10818 }
\DoxyCodeLine{10820 \textcolor{preprocessor}{\#define SPI\_TCR\_SPI\_TCNT\_MASK                    (0xFFFF0000U)}}
\DoxyCodeLine{10821 \textcolor{preprocessor}{\#define SPI\_TCR\_SPI\_TCNT\_SHIFT                   (16U)}}
\DoxyCodeLine{10822 \textcolor{preprocessor}{\#define SPI\_TCR\_SPI\_TCNT(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_TCR\_SPI\_TCNT\_SHIFT)) \& SPI\_TCR\_SPI\_TCNT\_MASK)}}
\DoxyCodeLine{10823 }
\DoxyCodeLine{10825 \textcolor{preprocessor}{\#define SPI\_CTAR\_BR\_MASK                         (0xFU)}}
\DoxyCodeLine{10826 \textcolor{preprocessor}{\#define SPI\_CTAR\_BR\_SHIFT                        (0U)}}
\DoxyCodeLine{10827 \textcolor{preprocessor}{\#define SPI\_CTAR\_BR(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_BR\_SHIFT)) \& SPI\_CTAR\_BR\_MASK)}}
\DoxyCodeLine{10828 \textcolor{preprocessor}{\#define SPI\_CTAR\_DT\_MASK                         (0xF0U)}}
\DoxyCodeLine{10829 \textcolor{preprocessor}{\#define SPI\_CTAR\_DT\_SHIFT                        (4U)}}
\DoxyCodeLine{10830 \textcolor{preprocessor}{\#define SPI\_CTAR\_DT(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_DT\_SHIFT)) \& SPI\_CTAR\_DT\_MASK)}}
\DoxyCodeLine{10831 \textcolor{preprocessor}{\#define SPI\_CTAR\_ASC\_MASK                        (0xF00U)}}
\DoxyCodeLine{10832 \textcolor{preprocessor}{\#define SPI\_CTAR\_ASC\_SHIFT                       (8U)}}
\DoxyCodeLine{10833 \textcolor{preprocessor}{\#define SPI\_CTAR\_ASC(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_ASC\_SHIFT)) \& SPI\_CTAR\_ASC\_MASK)}}
\DoxyCodeLine{10834 \textcolor{preprocessor}{\#define SPI\_CTAR\_CSSCK\_MASK                      (0xF000U)}}
\DoxyCodeLine{10835 \textcolor{preprocessor}{\#define SPI\_CTAR\_CSSCK\_SHIFT                     (12U)}}
\DoxyCodeLine{10836 \textcolor{preprocessor}{\#define SPI\_CTAR\_CSSCK(x)                        (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_CSSCK\_SHIFT)) \& SPI\_CTAR\_CSSCK\_MASK)}}
\DoxyCodeLine{10837 \textcolor{preprocessor}{\#define SPI\_CTAR\_PBR\_MASK                        (0x30000U)}}
\DoxyCodeLine{10838 \textcolor{preprocessor}{\#define SPI\_CTAR\_PBR\_SHIFT                       (16U)}}
\DoxyCodeLine{10839 \textcolor{preprocessor}{\#define SPI\_CTAR\_PBR(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_PBR\_SHIFT)) \& SPI\_CTAR\_PBR\_MASK)}}
\DoxyCodeLine{10840 \textcolor{preprocessor}{\#define SPI\_CTAR\_PDT\_MASK                        (0xC0000U)}}
\DoxyCodeLine{10841 \textcolor{preprocessor}{\#define SPI\_CTAR\_PDT\_SHIFT                       (18U)}}
\DoxyCodeLine{10842 \textcolor{preprocessor}{\#define SPI\_CTAR\_PDT(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_PDT\_SHIFT)) \& SPI\_CTAR\_PDT\_MASK)}}
\DoxyCodeLine{10843 \textcolor{preprocessor}{\#define SPI\_CTAR\_PASC\_MASK                       (0x300000U)}}
\DoxyCodeLine{10844 \textcolor{preprocessor}{\#define SPI\_CTAR\_PASC\_SHIFT                      (20U)}}
\DoxyCodeLine{10845 \textcolor{preprocessor}{\#define SPI\_CTAR\_PASC(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_PASC\_SHIFT)) \& SPI\_CTAR\_PASC\_MASK)}}
\DoxyCodeLine{10846 \textcolor{preprocessor}{\#define SPI\_CTAR\_PCSSCK\_MASK                     (0xC00000U)}}
\DoxyCodeLine{10847 \textcolor{preprocessor}{\#define SPI\_CTAR\_PCSSCK\_SHIFT                    (22U)}}
\DoxyCodeLine{10848 \textcolor{preprocessor}{\#define SPI\_CTAR\_PCSSCK(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_PCSSCK\_SHIFT)) \& SPI\_CTAR\_PCSSCK\_MASK)}}
\DoxyCodeLine{10849 \textcolor{preprocessor}{\#define SPI\_CTAR\_LSBFE\_MASK                      (0x1000000U)}}
\DoxyCodeLine{10850 \textcolor{preprocessor}{\#define SPI\_CTAR\_LSBFE\_SHIFT                     (24U)}}
\DoxyCodeLine{10851 \textcolor{preprocessor}{\#define SPI\_CTAR\_LSBFE(x)                        (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_LSBFE\_SHIFT)) \& SPI\_CTAR\_LSBFE\_MASK)}}
\DoxyCodeLine{10852 \textcolor{preprocessor}{\#define SPI\_CTAR\_CPHA\_MASK                       (0x2000000U)}}
\DoxyCodeLine{10853 \textcolor{preprocessor}{\#define SPI\_CTAR\_CPHA\_SHIFT                      (25U)}}
\DoxyCodeLine{10854 \textcolor{preprocessor}{\#define SPI\_CTAR\_CPHA(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_CPHA\_SHIFT)) \& SPI\_CTAR\_CPHA\_MASK)}}
\DoxyCodeLine{10855 \textcolor{preprocessor}{\#define SPI\_CTAR\_CPOL\_MASK                       (0x4000000U)}}
\DoxyCodeLine{10856 \textcolor{preprocessor}{\#define SPI\_CTAR\_CPOL\_SHIFT                      (26U)}}
\DoxyCodeLine{10857 \textcolor{preprocessor}{\#define SPI\_CTAR\_CPOL(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_CPOL\_SHIFT)) \& SPI\_CTAR\_CPOL\_MASK)}}
\DoxyCodeLine{10858 \textcolor{preprocessor}{\#define SPI\_CTAR\_FMSZ\_MASK                       (0x78000000U)}}
\DoxyCodeLine{10859 \textcolor{preprocessor}{\#define SPI\_CTAR\_FMSZ\_SHIFT                      (27U)}}
\DoxyCodeLine{10860 \textcolor{preprocessor}{\#define SPI\_CTAR\_FMSZ(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_FMSZ\_SHIFT)) \& SPI\_CTAR\_FMSZ\_MASK)}}
\DoxyCodeLine{10861 \textcolor{preprocessor}{\#define SPI\_CTAR\_DBR\_MASK                        (0x80000000U)}}
\DoxyCodeLine{10862 \textcolor{preprocessor}{\#define SPI\_CTAR\_DBR\_SHIFT                       (31U)}}
\DoxyCodeLine{10863 \textcolor{preprocessor}{\#define SPI\_CTAR\_DBR(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_DBR\_SHIFT)) \& SPI\_CTAR\_DBR\_MASK)}}
\DoxyCodeLine{10864 }
\DoxyCodeLine{10865 \textcolor{comment}{/* The count of SPI\_CTAR */}}
\DoxyCodeLine{10866 \textcolor{preprocessor}{\#define SPI\_CTAR\_COUNT                           (2U)}}
\DoxyCodeLine{10867 }
\DoxyCodeLine{10869 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_CPHA\_MASK                 (0x2000000U)}}
\DoxyCodeLine{10870 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_CPHA\_SHIFT                (25U)}}
\DoxyCodeLine{10871 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_CPHA(x)                   (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_SLAVE\_CPHA\_SHIFT)) \& SPI\_CTAR\_SLAVE\_CPHA\_MASK)}}
\DoxyCodeLine{10872 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_CPOL\_MASK                 (0x4000000U)}}
\DoxyCodeLine{10873 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_CPOL\_SHIFT                (26U)}}
\DoxyCodeLine{10874 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_CPOL(x)                   (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_SLAVE\_CPOL\_SHIFT)) \& SPI\_CTAR\_SLAVE\_CPOL\_MASK)}}
\DoxyCodeLine{10875 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_FMSZ\_MASK                 (0xF8000000U)}}
\DoxyCodeLine{10876 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_FMSZ\_SHIFT                (27U)}}
\DoxyCodeLine{10877 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_FMSZ(x)                   (((uint32\_t)(((uint32\_t)(x)) << SPI\_CTAR\_SLAVE\_FMSZ\_SHIFT)) \& SPI\_CTAR\_SLAVE\_FMSZ\_MASK)}}
\DoxyCodeLine{10878 }
\DoxyCodeLine{10879 \textcolor{comment}{/* The count of SPI\_CTAR\_SLAVE */}}
\DoxyCodeLine{10880 \textcolor{preprocessor}{\#define SPI\_CTAR\_SLAVE\_COUNT                     (1U)}}
\DoxyCodeLine{10881 }
\DoxyCodeLine{10883 \textcolor{preprocessor}{\#define SPI\_SR\_POPNXTPTR\_MASK                    (0xFU)}}
\DoxyCodeLine{10884 \textcolor{preprocessor}{\#define SPI\_SR\_POPNXTPTR\_SHIFT                   (0U)}}
\DoxyCodeLine{10885 \textcolor{preprocessor}{\#define SPI\_SR\_POPNXTPTR(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_POPNXTPTR\_SHIFT)) \& SPI\_SR\_POPNXTPTR\_MASK)}}
\DoxyCodeLine{10886 \textcolor{preprocessor}{\#define SPI\_SR\_RXCTR\_MASK                        (0xF0U)}}
\DoxyCodeLine{10887 \textcolor{preprocessor}{\#define SPI\_SR\_RXCTR\_SHIFT                       (4U)}}
\DoxyCodeLine{10888 \textcolor{preprocessor}{\#define SPI\_SR\_RXCTR(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_RXCTR\_SHIFT)) \& SPI\_SR\_RXCTR\_MASK)}}
\DoxyCodeLine{10889 \textcolor{preprocessor}{\#define SPI\_SR\_TXNXTPTR\_MASK                     (0xF00U)}}
\DoxyCodeLine{10890 \textcolor{preprocessor}{\#define SPI\_SR\_TXNXTPTR\_SHIFT                    (8U)}}
\DoxyCodeLine{10891 \textcolor{preprocessor}{\#define SPI\_SR\_TXNXTPTR(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_TXNXTPTR\_SHIFT)) \& SPI\_SR\_TXNXTPTR\_MASK)}}
\DoxyCodeLine{10892 \textcolor{preprocessor}{\#define SPI\_SR\_TXCTR\_MASK                        (0xF000U)}}
\DoxyCodeLine{10893 \textcolor{preprocessor}{\#define SPI\_SR\_TXCTR\_SHIFT                       (12U)}}
\DoxyCodeLine{10894 \textcolor{preprocessor}{\#define SPI\_SR\_TXCTR(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_TXCTR\_SHIFT)) \& SPI\_SR\_TXCTR\_MASK)}}
\DoxyCodeLine{10895 \textcolor{preprocessor}{\#define SPI\_SR\_RFDF\_MASK                         (0x20000U)}}
\DoxyCodeLine{10896 \textcolor{preprocessor}{\#define SPI\_SR\_RFDF\_SHIFT                        (17U)}}
\DoxyCodeLine{10897 \textcolor{preprocessor}{\#define SPI\_SR\_RFDF(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_RFDF\_SHIFT)) \& SPI\_SR\_RFDF\_MASK)}}
\DoxyCodeLine{10898 \textcolor{preprocessor}{\#define SPI\_SR\_RFOF\_MASK                         (0x80000U)}}
\DoxyCodeLine{10899 \textcolor{preprocessor}{\#define SPI\_SR\_RFOF\_SHIFT                        (19U)}}
\DoxyCodeLine{10900 \textcolor{preprocessor}{\#define SPI\_SR\_RFOF(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_RFOF\_SHIFT)) \& SPI\_SR\_RFOF\_MASK)}}
\DoxyCodeLine{10901 \textcolor{preprocessor}{\#define SPI\_SR\_TFFF\_MASK                         (0x2000000U)}}
\DoxyCodeLine{10902 \textcolor{preprocessor}{\#define SPI\_SR\_TFFF\_SHIFT                        (25U)}}
\DoxyCodeLine{10903 \textcolor{preprocessor}{\#define SPI\_SR\_TFFF(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_TFFF\_SHIFT)) \& SPI\_SR\_TFFF\_MASK)}}
\DoxyCodeLine{10904 \textcolor{preprocessor}{\#define SPI\_SR\_TFUF\_MASK                         (0x8000000U)}}
\DoxyCodeLine{10905 \textcolor{preprocessor}{\#define SPI\_SR\_TFUF\_SHIFT                        (27U)}}
\DoxyCodeLine{10906 \textcolor{preprocessor}{\#define SPI\_SR\_TFUF(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_TFUF\_SHIFT)) \& SPI\_SR\_TFUF\_MASK)}}
\DoxyCodeLine{10907 \textcolor{preprocessor}{\#define SPI\_SR\_EOQF\_MASK                         (0x10000000U)}}
\DoxyCodeLine{10908 \textcolor{preprocessor}{\#define SPI\_SR\_EOQF\_SHIFT                        (28U)}}
\DoxyCodeLine{10909 \textcolor{preprocessor}{\#define SPI\_SR\_EOQF(x)                           (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_EOQF\_SHIFT)) \& SPI\_SR\_EOQF\_MASK)}}
\DoxyCodeLine{10910 \textcolor{preprocessor}{\#define SPI\_SR\_TXRXS\_MASK                        (0x40000000U)}}
\DoxyCodeLine{10911 \textcolor{preprocessor}{\#define SPI\_SR\_TXRXS\_SHIFT                       (30U)}}
\DoxyCodeLine{10912 \textcolor{preprocessor}{\#define SPI\_SR\_TXRXS(x)                          (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_TXRXS\_SHIFT)) \& SPI\_SR\_TXRXS\_MASK)}}
\DoxyCodeLine{10913 \textcolor{preprocessor}{\#define SPI\_SR\_TCF\_MASK                          (0x80000000U)}}
\DoxyCodeLine{10914 \textcolor{preprocessor}{\#define SPI\_SR\_TCF\_SHIFT                         (31U)}}
\DoxyCodeLine{10915 \textcolor{preprocessor}{\#define SPI\_SR\_TCF(x)                            (((uint32\_t)(((uint32\_t)(x)) << SPI\_SR\_TCF\_SHIFT)) \& SPI\_SR\_TCF\_MASK)}}
\DoxyCodeLine{10916 }
\DoxyCodeLine{10918 \textcolor{preprocessor}{\#define SPI\_RSER\_RFDF\_DIRS\_MASK                  (0x10000U)}}
\DoxyCodeLine{10919 \textcolor{preprocessor}{\#define SPI\_RSER\_RFDF\_DIRS\_SHIFT                 (16U)}}
\DoxyCodeLine{10920 \textcolor{preprocessor}{\#define SPI\_RSER\_RFDF\_DIRS(x)                    (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_RFDF\_DIRS\_SHIFT)) \& SPI\_RSER\_RFDF\_DIRS\_MASK)}}
\DoxyCodeLine{10921 \textcolor{preprocessor}{\#define SPI\_RSER\_RFDF\_RE\_MASK                    (0x20000U)}}
\DoxyCodeLine{10922 \textcolor{preprocessor}{\#define SPI\_RSER\_RFDF\_RE\_SHIFT                   (17U)}}
\DoxyCodeLine{10923 \textcolor{preprocessor}{\#define SPI\_RSER\_RFDF\_RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_RFDF\_RE\_SHIFT)) \& SPI\_RSER\_RFDF\_RE\_MASK)}}
\DoxyCodeLine{10924 \textcolor{preprocessor}{\#define SPI\_RSER\_RFOF\_RE\_MASK                    (0x80000U)}}
\DoxyCodeLine{10925 \textcolor{preprocessor}{\#define SPI\_RSER\_RFOF\_RE\_SHIFT                   (19U)}}
\DoxyCodeLine{10926 \textcolor{preprocessor}{\#define SPI\_RSER\_RFOF\_RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_RFOF\_RE\_SHIFT)) \& SPI\_RSER\_RFOF\_RE\_MASK)}}
\DoxyCodeLine{10927 \textcolor{preprocessor}{\#define SPI\_RSER\_TFFF\_DIRS\_MASK                  (0x1000000U)}}
\DoxyCodeLine{10928 \textcolor{preprocessor}{\#define SPI\_RSER\_TFFF\_DIRS\_SHIFT                 (24U)}}
\DoxyCodeLine{10929 \textcolor{preprocessor}{\#define SPI\_RSER\_TFFF\_DIRS(x)                    (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_TFFF\_DIRS\_SHIFT)) \& SPI\_RSER\_TFFF\_DIRS\_MASK)}}
\DoxyCodeLine{10930 \textcolor{preprocessor}{\#define SPI\_RSER\_TFFF\_RE\_MASK                    (0x2000000U)}}
\DoxyCodeLine{10931 \textcolor{preprocessor}{\#define SPI\_RSER\_TFFF\_RE\_SHIFT                   (25U)}}
\DoxyCodeLine{10932 \textcolor{preprocessor}{\#define SPI\_RSER\_TFFF\_RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_TFFF\_RE\_SHIFT)) \& SPI\_RSER\_TFFF\_RE\_MASK)}}
\DoxyCodeLine{10933 \textcolor{preprocessor}{\#define SPI\_RSER\_TFUF\_RE\_MASK                    (0x8000000U)}}
\DoxyCodeLine{10934 \textcolor{preprocessor}{\#define SPI\_RSER\_TFUF\_RE\_SHIFT                   (27U)}}
\DoxyCodeLine{10935 \textcolor{preprocessor}{\#define SPI\_RSER\_TFUF\_RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_TFUF\_RE\_SHIFT)) \& SPI\_RSER\_TFUF\_RE\_MASK)}}
\DoxyCodeLine{10936 \textcolor{preprocessor}{\#define SPI\_RSER\_EOQF\_RE\_MASK                    (0x10000000U)}}
\DoxyCodeLine{10937 \textcolor{preprocessor}{\#define SPI\_RSER\_EOQF\_RE\_SHIFT                   (28U)}}
\DoxyCodeLine{10938 \textcolor{preprocessor}{\#define SPI\_RSER\_EOQF\_RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_EOQF\_RE\_SHIFT)) \& SPI\_RSER\_EOQF\_RE\_MASK)}}
\DoxyCodeLine{10939 \textcolor{preprocessor}{\#define SPI\_RSER\_TCF\_RE\_MASK                     (0x80000000U)}}
\DoxyCodeLine{10940 \textcolor{preprocessor}{\#define SPI\_RSER\_TCF\_RE\_SHIFT                    (31U)}}
\DoxyCodeLine{10941 \textcolor{preprocessor}{\#define SPI\_RSER\_TCF\_RE(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_RSER\_TCF\_RE\_SHIFT)) \& SPI\_RSER\_TCF\_RE\_MASK)}}
\DoxyCodeLine{10942 }
\DoxyCodeLine{10944 \textcolor{preprocessor}{\#define SPI\_PUSHR\_TXDATA\_MASK                    (0xFFFFU)}}
\DoxyCodeLine{10945 \textcolor{preprocessor}{\#define SPI\_PUSHR\_TXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{10946 \textcolor{preprocessor}{\#define SPI\_PUSHR\_TXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_TXDATA\_SHIFT)) \& SPI\_PUSHR\_TXDATA\_MASK)}}
\DoxyCodeLine{10947 \textcolor{preprocessor}{\#define SPI\_PUSHR\_PCS\_MASK                       (0x3F0000U)}}
\DoxyCodeLine{10948 \textcolor{preprocessor}{\#define SPI\_PUSHR\_PCS\_SHIFT                      (16U)}}
\DoxyCodeLine{10949 \textcolor{preprocessor}{\#define SPI\_PUSHR\_PCS(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_PCS\_SHIFT)) \& SPI\_PUSHR\_PCS\_MASK)}}
\DoxyCodeLine{10950 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CTCNT\_MASK                     (0x4000000U)}}
\DoxyCodeLine{10951 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CTCNT\_SHIFT                    (26U)}}
\DoxyCodeLine{10952 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CTCNT(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_CTCNT\_SHIFT)) \& SPI\_PUSHR\_CTCNT\_MASK)}}
\DoxyCodeLine{10953 \textcolor{preprocessor}{\#define SPI\_PUSHR\_EOQ\_MASK                       (0x8000000U)}}
\DoxyCodeLine{10954 \textcolor{preprocessor}{\#define SPI\_PUSHR\_EOQ\_SHIFT                      (27U)}}
\DoxyCodeLine{10955 \textcolor{preprocessor}{\#define SPI\_PUSHR\_EOQ(x)                         (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_EOQ\_SHIFT)) \& SPI\_PUSHR\_EOQ\_MASK)}}
\DoxyCodeLine{10956 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CTAS\_MASK                      (0x70000000U)}}
\DoxyCodeLine{10957 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CTAS\_SHIFT                     (28U)}}
\DoxyCodeLine{10958 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CTAS(x)                        (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_CTAS\_SHIFT)) \& SPI\_PUSHR\_CTAS\_MASK)}}
\DoxyCodeLine{10959 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CONT\_MASK                      (0x80000000U)}}
\DoxyCodeLine{10960 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CONT\_SHIFT                     (31U)}}
\DoxyCodeLine{10961 \textcolor{preprocessor}{\#define SPI\_PUSHR\_CONT(x)                        (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_CONT\_SHIFT)) \& SPI\_PUSHR\_CONT\_MASK)}}
\DoxyCodeLine{10962 }
\DoxyCodeLine{10964 \textcolor{preprocessor}{\#define SPI\_PUSHR\_SLAVE\_TXDATA\_MASK              (0xFFFFFFFFU)}}
\DoxyCodeLine{10965 \textcolor{preprocessor}{\#define SPI\_PUSHR\_SLAVE\_TXDATA\_SHIFT             (0U)}}
\DoxyCodeLine{10966 \textcolor{preprocessor}{\#define SPI\_PUSHR\_SLAVE\_TXDATA(x)                (((uint32\_t)(((uint32\_t)(x)) << SPI\_PUSHR\_SLAVE\_TXDATA\_SHIFT)) \& SPI\_PUSHR\_SLAVE\_TXDATA\_MASK)}}
\DoxyCodeLine{10967 }
\DoxyCodeLine{10969 \textcolor{preprocessor}{\#define SPI\_POPR\_RXDATA\_MASK                     (0xFFFFFFFFU)}}
\DoxyCodeLine{10970 \textcolor{preprocessor}{\#define SPI\_POPR\_RXDATA\_SHIFT                    (0U)}}
\DoxyCodeLine{10971 \textcolor{preprocessor}{\#define SPI\_POPR\_RXDATA(x)                       (((uint32\_t)(((uint32\_t)(x)) << SPI\_POPR\_RXDATA\_SHIFT)) \& SPI\_POPR\_RXDATA\_MASK)}}
\DoxyCodeLine{10972 }
\DoxyCodeLine{10974 \textcolor{preprocessor}{\#define SPI\_TXFR0\_TXDATA\_MASK                    (0xFFFFU)}}
\DoxyCodeLine{10975 \textcolor{preprocessor}{\#define SPI\_TXFR0\_TXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{10976 \textcolor{preprocessor}{\#define SPI\_TXFR0\_TXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR0\_TXDATA\_SHIFT)) \& SPI\_TXFR0\_TXDATA\_MASK)}}
\DoxyCodeLine{10977 \textcolor{preprocessor}{\#define SPI\_TXFR0\_TXCMD\_TXDATA\_MASK              (0xFFFF0000U)}}
\DoxyCodeLine{10978 \textcolor{preprocessor}{\#define SPI\_TXFR0\_TXCMD\_TXDATA\_SHIFT             (16U)}}
\DoxyCodeLine{10979 \textcolor{preprocessor}{\#define SPI\_TXFR0\_TXCMD\_TXDATA(x)                (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR0\_TXCMD\_TXDATA\_SHIFT)) \& SPI\_TXFR0\_TXCMD\_TXDATA\_MASK)}}
\DoxyCodeLine{10980 }
\DoxyCodeLine{10982 \textcolor{preprocessor}{\#define SPI\_TXFR1\_TXDATA\_MASK                    (0xFFFFU)}}
\DoxyCodeLine{10983 \textcolor{preprocessor}{\#define SPI\_TXFR1\_TXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{10984 \textcolor{preprocessor}{\#define SPI\_TXFR1\_TXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR1\_TXDATA\_SHIFT)) \& SPI\_TXFR1\_TXDATA\_MASK)}}
\DoxyCodeLine{10985 \textcolor{preprocessor}{\#define SPI\_TXFR1\_TXCMD\_TXDATA\_MASK              (0xFFFF0000U)}}
\DoxyCodeLine{10986 \textcolor{preprocessor}{\#define SPI\_TXFR1\_TXCMD\_TXDATA\_SHIFT             (16U)}}
\DoxyCodeLine{10987 \textcolor{preprocessor}{\#define SPI\_TXFR1\_TXCMD\_TXDATA(x)                (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR1\_TXCMD\_TXDATA\_SHIFT)) \& SPI\_TXFR1\_TXCMD\_TXDATA\_MASK)}}
\DoxyCodeLine{10988 }
\DoxyCodeLine{10990 \textcolor{preprocessor}{\#define SPI\_TXFR2\_TXDATA\_MASK                    (0xFFFFU)}}
\DoxyCodeLine{10991 \textcolor{preprocessor}{\#define SPI\_TXFR2\_TXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{10992 \textcolor{preprocessor}{\#define SPI\_TXFR2\_TXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR2\_TXDATA\_SHIFT)) \& SPI\_TXFR2\_TXDATA\_MASK)}}
\DoxyCodeLine{10993 \textcolor{preprocessor}{\#define SPI\_TXFR2\_TXCMD\_TXDATA\_MASK              (0xFFFF0000U)}}
\DoxyCodeLine{10994 \textcolor{preprocessor}{\#define SPI\_TXFR2\_TXCMD\_TXDATA\_SHIFT             (16U)}}
\DoxyCodeLine{10995 \textcolor{preprocessor}{\#define SPI\_TXFR2\_TXCMD\_TXDATA(x)                (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR2\_TXCMD\_TXDATA\_SHIFT)) \& SPI\_TXFR2\_TXCMD\_TXDATA\_MASK)}}
\DoxyCodeLine{10996 }
\DoxyCodeLine{10998 \textcolor{preprocessor}{\#define SPI\_TXFR3\_TXDATA\_MASK                    (0xFFFFU)}}
\DoxyCodeLine{10999 \textcolor{preprocessor}{\#define SPI\_TXFR3\_TXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{11000 \textcolor{preprocessor}{\#define SPI\_TXFR3\_TXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR3\_TXDATA\_SHIFT)) \& SPI\_TXFR3\_TXDATA\_MASK)}}
\DoxyCodeLine{11001 \textcolor{preprocessor}{\#define SPI\_TXFR3\_TXCMD\_TXDATA\_MASK              (0xFFFF0000U)}}
\DoxyCodeLine{11002 \textcolor{preprocessor}{\#define SPI\_TXFR3\_TXCMD\_TXDATA\_SHIFT             (16U)}}
\DoxyCodeLine{11003 \textcolor{preprocessor}{\#define SPI\_TXFR3\_TXCMD\_TXDATA(x)                (((uint32\_t)(((uint32\_t)(x)) << SPI\_TXFR3\_TXCMD\_TXDATA\_SHIFT)) \& SPI\_TXFR3\_TXCMD\_TXDATA\_MASK)}}
\DoxyCodeLine{11004 }
\DoxyCodeLine{11006 \textcolor{preprocessor}{\#define SPI\_RXFR0\_RXDATA\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{11007 \textcolor{preprocessor}{\#define SPI\_RXFR0\_RXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{11008 \textcolor{preprocessor}{\#define SPI\_RXFR0\_RXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RXFR0\_RXDATA\_SHIFT)) \& SPI\_RXFR0\_RXDATA\_MASK)}}
\DoxyCodeLine{11009 }
\DoxyCodeLine{11011 \textcolor{preprocessor}{\#define SPI\_RXFR1\_RXDATA\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{11012 \textcolor{preprocessor}{\#define SPI\_RXFR1\_RXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{11013 \textcolor{preprocessor}{\#define SPI\_RXFR1\_RXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RXFR1\_RXDATA\_SHIFT)) \& SPI\_RXFR1\_RXDATA\_MASK)}}
\DoxyCodeLine{11014 }
\DoxyCodeLine{11016 \textcolor{preprocessor}{\#define SPI\_RXFR2\_RXDATA\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{11017 \textcolor{preprocessor}{\#define SPI\_RXFR2\_RXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{11018 \textcolor{preprocessor}{\#define SPI\_RXFR2\_RXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RXFR2\_RXDATA\_SHIFT)) \& SPI\_RXFR2\_RXDATA\_MASK)}}
\DoxyCodeLine{11019 }
\DoxyCodeLine{11021 \textcolor{preprocessor}{\#define SPI\_RXFR3\_RXDATA\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{11022 \textcolor{preprocessor}{\#define SPI\_RXFR3\_RXDATA\_SHIFT                   (0U)}}
\DoxyCodeLine{11023 \textcolor{preprocessor}{\#define SPI\_RXFR3\_RXDATA(x)                      (((uint32\_t)(((uint32\_t)(x)) << SPI\_RXFR3\_RXDATA\_SHIFT)) \& SPI\_RXFR3\_RXDATA\_MASK)}}
\DoxyCodeLine{11024 }
\DoxyCodeLine{11025  \textcolor{comment}{/* end of group SPI\_Register\_Masks */}}
\DoxyCodeLine{11029 }
\DoxyCodeLine{11030 }
\DoxyCodeLine{11031 \textcolor{comment}{/* SPI -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{11033 \textcolor{preprocessor}{\#define SPI0\_BASE                                (0x4002C000u)}}
\DoxyCodeLine{11035 \textcolor{preprocessor}{\#define SPI0                                     ((SPI\_Type *)SPI0\_BASE)}}
\DoxyCodeLine{11037 \textcolor{preprocessor}{\#define SPI1\_BASE                                (0x4002D000u)}}
\DoxyCodeLine{11039 \textcolor{preprocessor}{\#define SPI1                                     ((SPI\_Type *)SPI1\_BASE)}}
\DoxyCodeLine{11041 \textcolor{preprocessor}{\#define SPI2\_BASE                                (0x400AC000u)}}
\DoxyCodeLine{11043 \textcolor{preprocessor}{\#define SPI2                                     ((SPI\_Type *)SPI2\_BASE)}}
\DoxyCodeLine{11045 \textcolor{preprocessor}{\#define SPI\_BASE\_ADDRS                           \{ SPI0\_BASE, SPI1\_BASE, SPI2\_BASE \}}}
\DoxyCodeLine{11047 \textcolor{preprocessor}{\#define SPI\_BASE\_PTRS                            \{ SPI0, SPI1, SPI2 \}}}
\DoxyCodeLine{11049 \textcolor{preprocessor}{\#define SPI\_IRQS                                 \{ SPI0\_IRQn, SPI1\_IRQn, SPI2\_IRQn \}}}
\DoxyCodeLine{11050  \textcolor{comment}{/* end of group SPI\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{11054 }
\DoxyCodeLine{11055 }
\DoxyCodeLine{11056 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{11057 \textcolor{comment}{   -\/-\/ SYSMPU Peripheral Access Layer}}
\DoxyCodeLine{11058 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{11059 }
\DoxyCodeLine{11066 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{11067   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}{CESR}};                              }
\DoxyCodeLine{11068        uint8\_t RESERVED\_0[12];}
\DoxyCodeLine{11069   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0x10, array step: 0x8 */}}
\DoxyCodeLine{11070     \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}{EAR}};                               }
\DoxyCodeLine{11071     \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}{EDR}};                               }
\DoxyCodeLine{11072   \} SP[5];}
\DoxyCodeLine{11073        uint8\_t RESERVED\_1[968];}
\DoxyCodeLine{11074   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t WORD[12][4];                       }
\DoxyCodeLine{11075        uint8\_t RESERVED\_2[832];}
\DoxyCodeLine{11076   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RGDAAC[12];                        }
\DoxyCodeLine{11077 \} \mbox{\hyperlink{struct_s_y_s_m_p_u___type}{SYSMPU\_Type}};}
\DoxyCodeLine{11078 }
\DoxyCodeLine{11079 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{11080 \textcolor{comment}{   -\/-\/ SYSMPU Register Masks}}
\DoxyCodeLine{11081 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{11082 }
\DoxyCodeLine{11089 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_VLD\_MASK                     (0x1U)}}
\DoxyCodeLine{11090 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_VLD\_SHIFT                    (0U)}}
\DoxyCodeLine{11091 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_VLD(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_CESR\_VLD\_SHIFT)) \& SYSMPU\_CESR\_VLD\_MASK)}}
\DoxyCodeLine{11092 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_NRGD\_MASK                    (0xF00U)}}
\DoxyCodeLine{11093 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_NRGD\_SHIFT                   (8U)}}
\DoxyCodeLine{11094 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_NRGD(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_CESR\_NRGD\_SHIFT)) \& SYSMPU\_CESR\_NRGD\_MASK)}}
\DoxyCodeLine{11095 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_NSP\_MASK                     (0xF000U)}}
\DoxyCodeLine{11096 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_NSP\_SHIFT                    (12U)}}
\DoxyCodeLine{11097 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_NSP(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_CESR\_NSP\_SHIFT)) \& SYSMPU\_CESR\_NSP\_MASK)}}
\DoxyCodeLine{11098 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_HRL\_MASK                     (0xF0000U)}}
\DoxyCodeLine{11099 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_HRL\_SHIFT                    (16U)}}
\DoxyCodeLine{11100 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_HRL(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_CESR\_HRL\_SHIFT)) \& SYSMPU\_CESR\_HRL\_MASK)}}
\DoxyCodeLine{11101 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_SPERR\_MASK                   (0xF8000000U)}}
\DoxyCodeLine{11102 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_SPERR\_SHIFT                  (27U)}}
\DoxyCodeLine{11103 \textcolor{preprocessor}{\#define SYSMPU\_CESR\_SPERR(x)                     (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_CESR\_SPERR\_SHIFT)) \& SYSMPU\_CESR\_SPERR\_MASK)}}
\DoxyCodeLine{11104 }
\DoxyCodeLine{11106 \textcolor{preprocessor}{\#define SYSMPU\_EAR\_EADDR\_MASK                    (0xFFFFFFFFU)}}
\DoxyCodeLine{11107 \textcolor{preprocessor}{\#define SYSMPU\_EAR\_EADDR\_SHIFT                   (0U)}}
\DoxyCodeLine{11108 \textcolor{preprocessor}{\#define SYSMPU\_EAR\_EADDR(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_EAR\_EADDR\_SHIFT)) \& SYSMPU\_EAR\_EADDR\_MASK)}}
\DoxyCodeLine{11109 }
\DoxyCodeLine{11110 \textcolor{comment}{/* The count of SYSMPU\_EAR */}}
\DoxyCodeLine{11111 \textcolor{preprocessor}{\#define SYSMPU\_EAR\_COUNT                         (5U)}}
\DoxyCodeLine{11112 }
\DoxyCodeLine{11114 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_ERW\_MASK                      (0x1U)}}
\DoxyCodeLine{11115 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_ERW\_SHIFT                     (0U)}}
\DoxyCodeLine{11116 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_ERW(x)                        (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_EDR\_ERW\_SHIFT)) \& SYSMPU\_EDR\_ERW\_MASK)}}
\DoxyCodeLine{11117 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EATTR\_MASK                    (0xEU)}}
\DoxyCodeLine{11118 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EATTR\_SHIFT                   (1U)}}
\DoxyCodeLine{11119 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EATTR(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_EDR\_EATTR\_SHIFT)) \& SYSMPU\_EDR\_EATTR\_MASK)}}
\DoxyCodeLine{11120 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EMN\_MASK                      (0xF0U)}}
\DoxyCodeLine{11121 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EMN\_SHIFT                     (4U)}}
\DoxyCodeLine{11122 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EMN(x)                        (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_EDR\_EMN\_SHIFT)) \& SYSMPU\_EDR\_EMN\_MASK)}}
\DoxyCodeLine{11123 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EPID\_MASK                     (0xFF00U)}}
\DoxyCodeLine{11124 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EPID\_SHIFT                    (8U)}}
\DoxyCodeLine{11125 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EPID(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_EDR\_EPID\_SHIFT)) \& SYSMPU\_EDR\_EPID\_MASK)}}
\DoxyCodeLine{11126 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EACD\_MASK                     (0xFFFF0000U)}}
\DoxyCodeLine{11127 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EACD\_SHIFT                    (16U)}}
\DoxyCodeLine{11128 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_EACD(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_EDR\_EACD\_SHIFT)) \& SYSMPU\_EDR\_EACD\_MASK)}}
\DoxyCodeLine{11129 }
\DoxyCodeLine{11130 \textcolor{comment}{/* The count of SYSMPU\_EDR */}}
\DoxyCodeLine{11131 \textcolor{preprocessor}{\#define SYSMPU\_EDR\_COUNT                         (5U)}}
\DoxyCodeLine{11132 }
\DoxyCodeLine{11134 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_VLD\_MASK                     (0x1U)}}
\DoxyCodeLine{11135 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_VLD\_SHIFT                    (0U)}}
\DoxyCodeLine{11136 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_VLD(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_VLD\_SHIFT)) \& SYSMPU\_WORD\_VLD\_MASK)}}
\DoxyCodeLine{11137 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0UM\_MASK                    (0x7U)}}
\DoxyCodeLine{11138 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0UM\_SHIFT                   (0U)}}
\DoxyCodeLine{11139 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0UM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M0UM\_SHIFT)) \& SYSMPU\_WORD\_M0UM\_MASK)}}
\DoxyCodeLine{11140 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0SM\_MASK                    (0x18U)}}
\DoxyCodeLine{11141 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0SM\_SHIFT                   (3U)}}
\DoxyCodeLine{11142 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0SM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M0SM\_SHIFT)) \& SYSMPU\_WORD\_M0SM\_MASK)}}
\DoxyCodeLine{11143 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0PE\_MASK                    (0x20U)}}
\DoxyCodeLine{11144 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0PE\_SHIFT                   (5U)}}
\DoxyCodeLine{11145 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M0PE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M0PE\_SHIFT)) \& SYSMPU\_WORD\_M0PE\_MASK)}}
\DoxyCodeLine{11146 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_ENDADDR\_MASK                 (0xFFFFFFE0U)}}
\DoxyCodeLine{11147 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_ENDADDR\_SHIFT                (5U)}}
\DoxyCodeLine{11148 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_ENDADDR(x)                   (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_ENDADDR\_SHIFT)) \& SYSMPU\_WORD\_ENDADDR\_MASK)}}
\DoxyCodeLine{11149 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_SRTADDR\_MASK                 (0xFFFFFFE0U)}}
\DoxyCodeLine{11150 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_SRTADDR\_SHIFT                (5U)}}
\DoxyCodeLine{11151 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_SRTADDR(x)                   (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_SRTADDR\_SHIFT)) \& SYSMPU\_WORD\_SRTADDR\_MASK)}}
\DoxyCodeLine{11152 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1UM\_MASK                    (0x1C0U)}}
\DoxyCodeLine{11153 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1UM\_SHIFT                   (6U)}}
\DoxyCodeLine{11154 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1UM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M1UM\_SHIFT)) \& SYSMPU\_WORD\_M1UM\_MASK)}}
\DoxyCodeLine{11155 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1SM\_MASK                    (0x600U)}}
\DoxyCodeLine{11156 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1SM\_SHIFT                   (9U)}}
\DoxyCodeLine{11157 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1SM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M1SM\_SHIFT)) \& SYSMPU\_WORD\_M1SM\_MASK)}}
\DoxyCodeLine{11158 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1PE\_MASK                    (0x800U)}}
\DoxyCodeLine{11159 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1PE\_SHIFT                   (11U)}}
\DoxyCodeLine{11160 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M1PE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M1PE\_SHIFT)) \& SYSMPU\_WORD\_M1PE\_MASK)}}
\DoxyCodeLine{11161 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2UM\_MASK                    (0x7000U)}}
\DoxyCodeLine{11162 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2UM\_SHIFT                   (12U)}}
\DoxyCodeLine{11163 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2UM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M2UM\_SHIFT)) \& SYSMPU\_WORD\_M2UM\_MASK)}}
\DoxyCodeLine{11164 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2SM\_MASK                    (0x18000U)}}
\DoxyCodeLine{11165 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2SM\_SHIFT                   (15U)}}
\DoxyCodeLine{11166 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2SM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M2SM\_SHIFT)) \& SYSMPU\_WORD\_M2SM\_MASK)}}
\DoxyCodeLine{11167 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_PIDMASK\_MASK                 (0xFF0000U)}}
\DoxyCodeLine{11168 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_PIDMASK\_SHIFT                (16U)}}
\DoxyCodeLine{11169 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_PIDMASK(x)                   (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_PIDMASK\_SHIFT)) \& SYSMPU\_WORD\_PIDMASK\_MASK)}}
\DoxyCodeLine{11170 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2PE\_MASK                    (0x20000U)}}
\DoxyCodeLine{11171 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2PE\_SHIFT                   (17U)}}
\DoxyCodeLine{11172 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M2PE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M2PE\_SHIFT)) \& SYSMPU\_WORD\_M2PE\_MASK)}}
\DoxyCodeLine{11173 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3UM\_MASK                    (0x1C0000U)}}
\DoxyCodeLine{11174 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3UM\_SHIFT                   (18U)}}
\DoxyCodeLine{11175 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3UM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M3UM\_SHIFT)) \& SYSMPU\_WORD\_M3UM\_MASK)}}
\DoxyCodeLine{11176 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3SM\_MASK                    (0x600000U)}}
\DoxyCodeLine{11177 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3SM\_SHIFT                   (21U)}}
\DoxyCodeLine{11178 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3SM(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M3SM\_SHIFT)) \& SYSMPU\_WORD\_M3SM\_MASK)}}
\DoxyCodeLine{11179 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3PE\_MASK                    (0x800000U)}}
\DoxyCodeLine{11180 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3PE\_SHIFT                   (23U)}}
\DoxyCodeLine{11181 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M3PE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M3PE\_SHIFT)) \& SYSMPU\_WORD\_M3PE\_MASK)}}
\DoxyCodeLine{11182 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_PID\_MASK                     (0xFF000000U)}}
\DoxyCodeLine{11183 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_PID\_SHIFT                    (24U)}}
\DoxyCodeLine{11184 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_PID(x)                       (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_PID\_SHIFT)) \& SYSMPU\_WORD\_PID\_MASK)}}
\DoxyCodeLine{11185 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M4WE\_MASK                    (0x1000000U)}}
\DoxyCodeLine{11186 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M4WE\_SHIFT                   (24U)}}
\DoxyCodeLine{11187 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M4WE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M4WE\_SHIFT)) \& SYSMPU\_WORD\_M4WE\_MASK)}}
\DoxyCodeLine{11188 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M4RE\_MASK                    (0x2000000U)}}
\DoxyCodeLine{11189 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M4RE\_SHIFT                   (25U)}}
\DoxyCodeLine{11190 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M4RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M4RE\_SHIFT)) \& SYSMPU\_WORD\_M4RE\_MASK)}}
\DoxyCodeLine{11191 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M5WE\_MASK                    (0x4000000U)}}
\DoxyCodeLine{11192 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M5WE\_SHIFT                   (26U)}}
\DoxyCodeLine{11193 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M5WE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M5WE\_SHIFT)) \& SYSMPU\_WORD\_M5WE\_MASK)}}
\DoxyCodeLine{11194 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M5RE\_MASK                    (0x8000000U)}}
\DoxyCodeLine{11195 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M5RE\_SHIFT                   (27U)}}
\DoxyCodeLine{11196 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M5RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M5RE\_SHIFT)) \& SYSMPU\_WORD\_M5RE\_MASK)}}
\DoxyCodeLine{11197 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M6WE\_MASK                    (0x10000000U)}}
\DoxyCodeLine{11198 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M6WE\_SHIFT                   (28U)}}
\DoxyCodeLine{11199 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M6WE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M6WE\_SHIFT)) \& SYSMPU\_WORD\_M6WE\_MASK)}}
\DoxyCodeLine{11200 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M6RE\_MASK                    (0x20000000U)}}
\DoxyCodeLine{11201 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M6RE\_SHIFT                   (29U)}}
\DoxyCodeLine{11202 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M6RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M6RE\_SHIFT)) \& SYSMPU\_WORD\_M6RE\_MASK)}}
\DoxyCodeLine{11203 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M7WE\_MASK                    (0x40000000U)}}
\DoxyCodeLine{11204 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M7WE\_SHIFT                   (30U)}}
\DoxyCodeLine{11205 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M7WE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M7WE\_SHIFT)) \& SYSMPU\_WORD\_M7WE\_MASK)}}
\DoxyCodeLine{11206 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M7RE\_MASK                    (0x80000000U)}}
\DoxyCodeLine{11207 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M7RE\_SHIFT                   (31U)}}
\DoxyCodeLine{11208 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_M7RE(x)                      (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_WORD\_M7RE\_SHIFT)) \& SYSMPU\_WORD\_M7RE\_MASK)}}
\DoxyCodeLine{11209 }
\DoxyCodeLine{11210 \textcolor{comment}{/* The count of SYSMPU\_WORD */}}
\DoxyCodeLine{11211 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_COUNT                        (12U)}}
\DoxyCodeLine{11212 }
\DoxyCodeLine{11213 \textcolor{comment}{/* The count of SYSMPU\_WORD */}}
\DoxyCodeLine{11214 \textcolor{preprocessor}{\#define SYSMPU\_WORD\_COUNT2                       (4U)}}
\DoxyCodeLine{11215 }
\DoxyCodeLine{11217 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0UM\_MASK                  (0x7U)}}
\DoxyCodeLine{11218 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0UM\_SHIFT                 (0U)}}
\DoxyCodeLine{11219 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0UM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M0UM\_SHIFT)) \& SYSMPU\_RGDAAC\_M0UM\_MASK)}}
\DoxyCodeLine{11220 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0SM\_MASK                  (0x18U)}}
\DoxyCodeLine{11221 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0SM\_SHIFT                 (3U)}}
\DoxyCodeLine{11222 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0SM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M0SM\_SHIFT)) \& SYSMPU\_RGDAAC\_M0SM\_MASK)}}
\DoxyCodeLine{11223 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0PE\_MASK                  (0x20U)}}
\DoxyCodeLine{11224 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0PE\_SHIFT                 (5U)}}
\DoxyCodeLine{11225 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M0PE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M0PE\_SHIFT)) \& SYSMPU\_RGDAAC\_M0PE\_MASK)}}
\DoxyCodeLine{11226 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1UM\_MASK                  (0x1C0U)}}
\DoxyCodeLine{11227 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1UM\_SHIFT                 (6U)}}
\DoxyCodeLine{11228 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1UM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M1UM\_SHIFT)) \& SYSMPU\_RGDAAC\_M1UM\_MASK)}}
\DoxyCodeLine{11229 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1SM\_MASK                  (0x600U)}}
\DoxyCodeLine{11230 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1SM\_SHIFT                 (9U)}}
\DoxyCodeLine{11231 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1SM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M1SM\_SHIFT)) \& SYSMPU\_RGDAAC\_M1SM\_MASK)}}
\DoxyCodeLine{11232 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1PE\_MASK                  (0x800U)}}
\DoxyCodeLine{11233 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1PE\_SHIFT                 (11U)}}
\DoxyCodeLine{11234 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M1PE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M1PE\_SHIFT)) \& SYSMPU\_RGDAAC\_M1PE\_MASK)}}
\DoxyCodeLine{11235 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2UM\_MASK                  (0x7000U)}}
\DoxyCodeLine{11236 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2UM\_SHIFT                 (12U)}}
\DoxyCodeLine{11237 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2UM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M2UM\_SHIFT)) \& SYSMPU\_RGDAAC\_M2UM\_MASK)}}
\DoxyCodeLine{11238 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2SM\_MASK                  (0x18000U)}}
\DoxyCodeLine{11239 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2SM\_SHIFT                 (15U)}}
\DoxyCodeLine{11240 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2SM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M2SM\_SHIFT)) \& SYSMPU\_RGDAAC\_M2SM\_MASK)}}
\DoxyCodeLine{11241 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2PE\_MASK                  (0x20000U)}}
\DoxyCodeLine{11242 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2PE\_SHIFT                 (17U)}}
\DoxyCodeLine{11243 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M2PE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M2PE\_SHIFT)) \& SYSMPU\_RGDAAC\_M2PE\_MASK)}}
\DoxyCodeLine{11244 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3UM\_MASK                  (0x1C0000U)}}
\DoxyCodeLine{11245 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3UM\_SHIFT                 (18U)}}
\DoxyCodeLine{11246 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3UM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M3UM\_SHIFT)) \& SYSMPU\_RGDAAC\_M3UM\_MASK)}}
\DoxyCodeLine{11247 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3SM\_MASK                  (0x600000U)}}
\DoxyCodeLine{11248 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3SM\_SHIFT                 (21U)}}
\DoxyCodeLine{11249 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3SM(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M3SM\_SHIFT)) \& SYSMPU\_RGDAAC\_M3SM\_MASK)}}
\DoxyCodeLine{11250 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3PE\_MASK                  (0x800000U)}}
\DoxyCodeLine{11251 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3PE\_SHIFT                 (23U)}}
\DoxyCodeLine{11252 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M3PE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M3PE\_SHIFT)) \& SYSMPU\_RGDAAC\_M3PE\_MASK)}}
\DoxyCodeLine{11253 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M4WE\_MASK                  (0x1000000U)}}
\DoxyCodeLine{11254 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M4WE\_SHIFT                 (24U)}}
\DoxyCodeLine{11255 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M4WE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M4WE\_SHIFT)) \& SYSMPU\_RGDAAC\_M4WE\_MASK)}}
\DoxyCodeLine{11256 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M4RE\_MASK                  (0x2000000U)}}
\DoxyCodeLine{11257 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M4RE\_SHIFT                 (25U)}}
\DoxyCodeLine{11258 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M4RE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M4RE\_SHIFT)) \& SYSMPU\_RGDAAC\_M4RE\_MASK)}}
\DoxyCodeLine{11259 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M5WE\_MASK                  (0x4000000U)}}
\DoxyCodeLine{11260 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M5WE\_SHIFT                 (26U)}}
\DoxyCodeLine{11261 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M5WE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M5WE\_SHIFT)) \& SYSMPU\_RGDAAC\_M5WE\_MASK)}}
\DoxyCodeLine{11262 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M5RE\_MASK                  (0x8000000U)}}
\DoxyCodeLine{11263 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M5RE\_SHIFT                 (27U)}}
\DoxyCodeLine{11264 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M5RE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M5RE\_SHIFT)) \& SYSMPU\_RGDAAC\_M5RE\_MASK)}}
\DoxyCodeLine{11265 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M6WE\_MASK                  (0x10000000U)}}
\DoxyCodeLine{11266 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M6WE\_SHIFT                 (28U)}}
\DoxyCodeLine{11267 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M6WE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M6WE\_SHIFT)) \& SYSMPU\_RGDAAC\_M6WE\_MASK)}}
\DoxyCodeLine{11268 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M6RE\_MASK                  (0x20000000U)}}
\DoxyCodeLine{11269 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M6RE\_SHIFT                 (29U)}}
\DoxyCodeLine{11270 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M6RE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M6RE\_SHIFT)) \& SYSMPU\_RGDAAC\_M6RE\_MASK)}}
\DoxyCodeLine{11271 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M7WE\_MASK                  (0x40000000U)}}
\DoxyCodeLine{11272 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M7WE\_SHIFT                 (30U)}}
\DoxyCodeLine{11273 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M7WE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M7WE\_SHIFT)) \& SYSMPU\_RGDAAC\_M7WE\_MASK)}}
\DoxyCodeLine{11274 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M7RE\_MASK                  (0x80000000U)}}
\DoxyCodeLine{11275 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M7RE\_SHIFT                 (31U)}}
\DoxyCodeLine{11276 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_M7RE(x)                    (((uint32\_t)(((uint32\_t)(x)) << SYSMPU\_RGDAAC\_M7RE\_SHIFT)) \& SYSMPU\_RGDAAC\_M7RE\_MASK)}}
\DoxyCodeLine{11277 }
\DoxyCodeLine{11278 \textcolor{comment}{/* The count of SYSMPU\_RGDAAC */}}
\DoxyCodeLine{11279 \textcolor{preprocessor}{\#define SYSMPU\_RGDAAC\_COUNT                      (12U)}}
\DoxyCodeLine{11280 }
\DoxyCodeLine{11281  \textcolor{comment}{/* end of group SYSMPU\_Register\_Masks */}}
\DoxyCodeLine{11285 }
\DoxyCodeLine{11286 }
\DoxyCodeLine{11287 \textcolor{comment}{/* SYSMPU -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{11289 \textcolor{preprocessor}{\#define SYSMPU\_BASE                              (0x4000D000u)}}
\DoxyCodeLine{11291 \textcolor{preprocessor}{\#define SYSMPU                                   ((SYSMPU\_Type *)SYSMPU\_BASE)}}
\DoxyCodeLine{11293 \textcolor{preprocessor}{\#define SYSMPU\_BASE\_ADDRS                        \{ SYSMPU\_BASE \}}}
\DoxyCodeLine{11295 \textcolor{preprocessor}{\#define SYSMPU\_BASE\_PTRS                         \{ SYSMPU \}}}
\DoxyCodeLine{11296  \textcolor{comment}{/* end of group SYSMPU\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{11300 }
\DoxyCodeLine{11301 }
\DoxyCodeLine{11302 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{11303 \textcolor{comment}{   -\/-\/ UART Peripheral Access Layer}}
\DoxyCodeLine{11304 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{11305 }
\DoxyCodeLine{11312 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{11313   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}{BDH}};                                }
\DoxyCodeLine{11314   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}{BDL}};                                }
\DoxyCodeLine{11315   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}};                                 }
\DoxyCodeLine{11316   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}};                                 }
\DoxyCodeLine{11317   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}{S1}};                                 }
\DoxyCodeLine{11318   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}{S2}};                                 }
\DoxyCodeLine{11319   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}{C3}};                                 }
\DoxyCodeLine{11320   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}};                                  }
\DoxyCodeLine{11321   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}{MA1}};                                }
\DoxyCodeLine{11322   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}{MA2}};                                }
\DoxyCodeLine{11323   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}{C4}};                                 }
\DoxyCodeLine{11324   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}{C5}};                                 }
\DoxyCodeLine{11325   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}{ED}};                                 }
\DoxyCodeLine{11326   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}{MODEM}};                              }
\DoxyCodeLine{11327   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}{IR}};                                 }
\DoxyCodeLine{11328        uint8\_t RESERVED\_0[1];}
\DoxyCodeLine{11329   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}{PFIFO}};                              }
\DoxyCodeLine{11330   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}{CFIFO}};                              }
\DoxyCodeLine{11331   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}{SFIFO}};                              }
\DoxyCodeLine{11332   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}{TWFIFO}};                             }
\DoxyCodeLine{11333   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}{TCFIFO}};                             }
\DoxyCodeLine{11334   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}{RWFIFO}};                             }
\DoxyCodeLine{11335   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}{RCFIFO}};                             }
\DoxyCodeLine{11336        uint8\_t RESERVED\_1[1];}
\DoxyCodeLine{11337   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}{C7816}};                              }
\DoxyCodeLine{11338   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}{IE7816}};                             }
\DoxyCodeLine{11339   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}{IS7816}};                             }
\DoxyCodeLine{11340   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x1B */}}
\DoxyCodeLine{11341     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}{WP7816T0}};                           }
\DoxyCodeLine{11342     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}{WP7816T1}};                           }
\DoxyCodeLine{11343   \};}
\DoxyCodeLine{11344   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}{WN7816}};                             }
\DoxyCodeLine{11345   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}{WF7816}};                             }
\DoxyCodeLine{11346   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}{ET7816}};                             }
\DoxyCodeLine{11347   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}{TL7816}};                             }
\DoxyCodeLine{11348 \} \mbox{\hyperlink{struct_u_a_r_t___type}{UART\_Type}};}
\DoxyCodeLine{11349 }
\DoxyCodeLine{11350 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{11351 \textcolor{comment}{   -\/-\/ UART Register Masks}}
\DoxyCodeLine{11352 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{11353 }
\DoxyCodeLine{11360 \textcolor{preprocessor}{\#define UART\_BDH\_SBR\_MASK                        (0x1FU)}}
\DoxyCodeLine{11361 \textcolor{preprocessor}{\#define UART\_BDH\_SBR\_SHIFT                       (0U)}}
\DoxyCodeLine{11362 \textcolor{preprocessor}{\#define UART\_BDH\_SBR(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_BDH\_SBR\_SHIFT)) \& UART\_BDH\_SBR\_MASK)}}
\DoxyCodeLine{11363 \textcolor{preprocessor}{\#define UART\_BDH\_SBNS\_MASK                       (0x20U)}}
\DoxyCodeLine{11364 \textcolor{preprocessor}{\#define UART\_BDH\_SBNS\_SHIFT                      (5U)}}
\DoxyCodeLine{11365 \textcolor{preprocessor}{\#define UART\_BDH\_SBNS(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_BDH\_SBNS\_SHIFT)) \& UART\_BDH\_SBNS\_MASK)}}
\DoxyCodeLine{11366 \textcolor{preprocessor}{\#define UART\_BDH\_RXEDGIE\_MASK                    (0x40U)}}
\DoxyCodeLine{11367 \textcolor{preprocessor}{\#define UART\_BDH\_RXEDGIE\_SHIFT                   (6U)}}
\DoxyCodeLine{11368 \textcolor{preprocessor}{\#define UART\_BDH\_RXEDGIE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_BDH\_RXEDGIE\_SHIFT)) \& UART\_BDH\_RXEDGIE\_MASK)}}
\DoxyCodeLine{11369 \textcolor{preprocessor}{\#define UART\_BDH\_LBKDIE\_MASK                     (0x80U)}}
\DoxyCodeLine{11370 \textcolor{preprocessor}{\#define UART\_BDH\_LBKDIE\_SHIFT                    (7U)}}
\DoxyCodeLine{11371 \textcolor{preprocessor}{\#define UART\_BDH\_LBKDIE(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_BDH\_LBKDIE\_SHIFT)) \& UART\_BDH\_LBKDIE\_MASK)}}
\DoxyCodeLine{11372 }
\DoxyCodeLine{11374 \textcolor{preprocessor}{\#define UART\_BDL\_SBR\_MASK                        (0xFFU)}}
\DoxyCodeLine{11375 \textcolor{preprocessor}{\#define UART\_BDL\_SBR\_SHIFT                       (0U)}}
\DoxyCodeLine{11376 \textcolor{preprocessor}{\#define UART\_BDL\_SBR(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_BDL\_SBR\_SHIFT)) \& UART\_BDL\_SBR\_MASK)}}
\DoxyCodeLine{11377 }
\DoxyCodeLine{11379 \textcolor{preprocessor}{\#define UART\_C1\_PT\_MASK                          (0x1U)}}
\DoxyCodeLine{11380 \textcolor{preprocessor}{\#define UART\_C1\_PT\_SHIFT                         (0U)}}
\DoxyCodeLine{11381 \textcolor{preprocessor}{\#define UART\_C1\_PT(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_PT\_SHIFT)) \& UART\_C1\_PT\_MASK)}}
\DoxyCodeLine{11382 \textcolor{preprocessor}{\#define UART\_C1\_PE\_MASK                          (0x2U)}}
\DoxyCodeLine{11383 \textcolor{preprocessor}{\#define UART\_C1\_PE\_SHIFT                         (1U)}}
\DoxyCodeLine{11384 \textcolor{preprocessor}{\#define UART\_C1\_PE(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_PE\_SHIFT)) \& UART\_C1\_PE\_MASK)}}
\DoxyCodeLine{11385 \textcolor{preprocessor}{\#define UART\_C1\_ILT\_MASK                         (0x4U)}}
\DoxyCodeLine{11386 \textcolor{preprocessor}{\#define UART\_C1\_ILT\_SHIFT                        (2U)}}
\DoxyCodeLine{11387 \textcolor{preprocessor}{\#define UART\_C1\_ILT(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_ILT\_SHIFT)) \& UART\_C1\_ILT\_MASK)}}
\DoxyCodeLine{11388 \textcolor{preprocessor}{\#define UART\_C1\_WAKE\_MASK                        (0x8U)}}
\DoxyCodeLine{11389 \textcolor{preprocessor}{\#define UART\_C1\_WAKE\_SHIFT                       (3U)}}
\DoxyCodeLine{11390 \textcolor{preprocessor}{\#define UART\_C1\_WAKE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_WAKE\_SHIFT)) \& UART\_C1\_WAKE\_MASK)}}
\DoxyCodeLine{11391 \textcolor{preprocessor}{\#define UART\_C1\_M\_MASK                           (0x10U)}}
\DoxyCodeLine{11392 \textcolor{preprocessor}{\#define UART\_C1\_M\_SHIFT                          (4U)}}
\DoxyCodeLine{11393 \textcolor{preprocessor}{\#define UART\_C1\_M(x)                             (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_M\_SHIFT)) \& UART\_C1\_M\_MASK)}}
\DoxyCodeLine{11394 \textcolor{preprocessor}{\#define UART\_C1\_RSRC\_MASK                        (0x20U)}}
\DoxyCodeLine{11395 \textcolor{preprocessor}{\#define UART\_C1\_RSRC\_SHIFT                       (5U)}}
\DoxyCodeLine{11396 \textcolor{preprocessor}{\#define UART\_C1\_RSRC(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_RSRC\_SHIFT)) \& UART\_C1\_RSRC\_MASK)}}
\DoxyCodeLine{11397 \textcolor{preprocessor}{\#define UART\_C1\_UARTSWAI\_MASK                    (0x40U)}}
\DoxyCodeLine{11398 \textcolor{preprocessor}{\#define UART\_C1\_UARTSWAI\_SHIFT                   (6U)}}
\DoxyCodeLine{11399 \textcolor{preprocessor}{\#define UART\_C1\_UARTSWAI(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_UARTSWAI\_SHIFT)) \& UART\_C1\_UARTSWAI\_MASK)}}
\DoxyCodeLine{11400 \textcolor{preprocessor}{\#define UART\_C1\_LOOPS\_MASK                       (0x80U)}}
\DoxyCodeLine{11401 \textcolor{preprocessor}{\#define UART\_C1\_LOOPS\_SHIFT                      (7U)}}
\DoxyCodeLine{11402 \textcolor{preprocessor}{\#define UART\_C1\_LOOPS(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C1\_LOOPS\_SHIFT)) \& UART\_C1\_LOOPS\_MASK)}}
\DoxyCodeLine{11403 }
\DoxyCodeLine{11405 \textcolor{preprocessor}{\#define UART\_C2\_SBK\_MASK                         (0x1U)}}
\DoxyCodeLine{11406 \textcolor{preprocessor}{\#define UART\_C2\_SBK\_SHIFT                        (0U)}}
\DoxyCodeLine{11407 \textcolor{preprocessor}{\#define UART\_C2\_SBK(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_SBK\_SHIFT)) \& UART\_C2\_SBK\_MASK)}}
\DoxyCodeLine{11408 \textcolor{preprocessor}{\#define UART\_C2\_RWU\_MASK                         (0x2U)}}
\DoxyCodeLine{11409 \textcolor{preprocessor}{\#define UART\_C2\_RWU\_SHIFT                        (1U)}}
\DoxyCodeLine{11410 \textcolor{preprocessor}{\#define UART\_C2\_RWU(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_RWU\_SHIFT)) \& UART\_C2\_RWU\_MASK)}}
\DoxyCodeLine{11411 \textcolor{preprocessor}{\#define UART\_C2\_RE\_MASK                          (0x4U)}}
\DoxyCodeLine{11412 \textcolor{preprocessor}{\#define UART\_C2\_RE\_SHIFT                         (2U)}}
\DoxyCodeLine{11413 \textcolor{preprocessor}{\#define UART\_C2\_RE(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_RE\_SHIFT)) \& UART\_C2\_RE\_MASK)}}
\DoxyCodeLine{11414 \textcolor{preprocessor}{\#define UART\_C2\_TE\_MASK                          (0x8U)}}
\DoxyCodeLine{11415 \textcolor{preprocessor}{\#define UART\_C2\_TE\_SHIFT                         (3U)}}
\DoxyCodeLine{11416 \textcolor{preprocessor}{\#define UART\_C2\_TE(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_TE\_SHIFT)) \& UART\_C2\_TE\_MASK)}}
\DoxyCodeLine{11417 \textcolor{preprocessor}{\#define UART\_C2\_ILIE\_MASK                        (0x10U)}}
\DoxyCodeLine{11418 \textcolor{preprocessor}{\#define UART\_C2\_ILIE\_SHIFT                       (4U)}}
\DoxyCodeLine{11419 \textcolor{preprocessor}{\#define UART\_C2\_ILIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_ILIE\_SHIFT)) \& UART\_C2\_ILIE\_MASK)}}
\DoxyCodeLine{11420 \textcolor{preprocessor}{\#define UART\_C2\_RIE\_MASK                         (0x20U)}}
\DoxyCodeLine{11421 \textcolor{preprocessor}{\#define UART\_C2\_RIE\_SHIFT                        (5U)}}
\DoxyCodeLine{11422 \textcolor{preprocessor}{\#define UART\_C2\_RIE(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_RIE\_SHIFT)) \& UART\_C2\_RIE\_MASK)}}
\DoxyCodeLine{11423 \textcolor{preprocessor}{\#define UART\_C2\_TCIE\_MASK                        (0x40U)}}
\DoxyCodeLine{11424 \textcolor{preprocessor}{\#define UART\_C2\_TCIE\_SHIFT                       (6U)}}
\DoxyCodeLine{11425 \textcolor{preprocessor}{\#define UART\_C2\_TCIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_TCIE\_SHIFT)) \& UART\_C2\_TCIE\_MASK)}}
\DoxyCodeLine{11426 \textcolor{preprocessor}{\#define UART\_C2\_TIE\_MASK                         (0x80U)}}
\DoxyCodeLine{11427 \textcolor{preprocessor}{\#define UART\_C2\_TIE\_SHIFT                        (7U)}}
\DoxyCodeLine{11428 \textcolor{preprocessor}{\#define UART\_C2\_TIE(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_C2\_TIE\_SHIFT)) \& UART\_C2\_TIE\_MASK)}}
\DoxyCodeLine{11429 }
\DoxyCodeLine{11431 \textcolor{preprocessor}{\#define UART\_S1\_PF\_MASK                          (0x1U)}}
\DoxyCodeLine{11432 \textcolor{preprocessor}{\#define UART\_S1\_PF\_SHIFT                         (0U)}}
\DoxyCodeLine{11433 \textcolor{preprocessor}{\#define UART\_S1\_PF(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_PF\_SHIFT)) \& UART\_S1\_PF\_MASK)}}
\DoxyCodeLine{11434 \textcolor{preprocessor}{\#define UART\_S1\_FE\_MASK                          (0x2U)}}
\DoxyCodeLine{11435 \textcolor{preprocessor}{\#define UART\_S1\_FE\_SHIFT                         (1U)}}
\DoxyCodeLine{11436 \textcolor{preprocessor}{\#define UART\_S1\_FE(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_FE\_SHIFT)) \& UART\_S1\_FE\_MASK)}}
\DoxyCodeLine{11437 \textcolor{preprocessor}{\#define UART\_S1\_NF\_MASK                          (0x4U)}}
\DoxyCodeLine{11438 \textcolor{preprocessor}{\#define UART\_S1\_NF\_SHIFT                         (2U)}}
\DoxyCodeLine{11439 \textcolor{preprocessor}{\#define UART\_S1\_NF(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_NF\_SHIFT)) \& UART\_S1\_NF\_MASK)}}
\DoxyCodeLine{11440 \textcolor{preprocessor}{\#define UART\_S1\_OR\_MASK                          (0x8U)}}
\DoxyCodeLine{11441 \textcolor{preprocessor}{\#define UART\_S1\_OR\_SHIFT                         (3U)}}
\DoxyCodeLine{11442 \textcolor{preprocessor}{\#define UART\_S1\_OR(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_OR\_SHIFT)) \& UART\_S1\_OR\_MASK)}}
\DoxyCodeLine{11443 \textcolor{preprocessor}{\#define UART\_S1\_IDLE\_MASK                        (0x10U)}}
\DoxyCodeLine{11444 \textcolor{preprocessor}{\#define UART\_S1\_IDLE\_SHIFT                       (4U)}}
\DoxyCodeLine{11445 \textcolor{preprocessor}{\#define UART\_S1\_IDLE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_IDLE\_SHIFT)) \& UART\_S1\_IDLE\_MASK)}}
\DoxyCodeLine{11446 \textcolor{preprocessor}{\#define UART\_S1\_RDRF\_MASK                        (0x20U)}}
\DoxyCodeLine{11447 \textcolor{preprocessor}{\#define UART\_S1\_RDRF\_SHIFT                       (5U)}}
\DoxyCodeLine{11448 \textcolor{preprocessor}{\#define UART\_S1\_RDRF(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_RDRF\_SHIFT)) \& UART\_S1\_RDRF\_MASK)}}
\DoxyCodeLine{11449 \textcolor{preprocessor}{\#define UART\_S1\_TC\_MASK                          (0x40U)}}
\DoxyCodeLine{11450 \textcolor{preprocessor}{\#define UART\_S1\_TC\_SHIFT                         (6U)}}
\DoxyCodeLine{11451 \textcolor{preprocessor}{\#define UART\_S1\_TC(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_TC\_SHIFT)) \& UART\_S1\_TC\_MASK)}}
\DoxyCodeLine{11452 \textcolor{preprocessor}{\#define UART\_S1\_TDRE\_MASK                        (0x80U)}}
\DoxyCodeLine{11453 \textcolor{preprocessor}{\#define UART\_S1\_TDRE\_SHIFT                       (7U)}}
\DoxyCodeLine{11454 \textcolor{preprocessor}{\#define UART\_S1\_TDRE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_S1\_TDRE\_SHIFT)) \& UART\_S1\_TDRE\_MASK)}}
\DoxyCodeLine{11455 }
\DoxyCodeLine{11457 \textcolor{preprocessor}{\#define UART\_S2\_RAF\_MASK                         (0x1U)}}
\DoxyCodeLine{11458 \textcolor{preprocessor}{\#define UART\_S2\_RAF\_SHIFT                        (0U)}}
\DoxyCodeLine{11459 \textcolor{preprocessor}{\#define UART\_S2\_RAF(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_RAF\_SHIFT)) \& UART\_S2\_RAF\_MASK)}}
\DoxyCodeLine{11460 \textcolor{preprocessor}{\#define UART\_S2\_LBKDE\_MASK                       (0x2U)}}
\DoxyCodeLine{11461 \textcolor{preprocessor}{\#define UART\_S2\_LBKDE\_SHIFT                      (1U)}}
\DoxyCodeLine{11462 \textcolor{preprocessor}{\#define UART\_S2\_LBKDE(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_LBKDE\_SHIFT)) \& UART\_S2\_LBKDE\_MASK)}}
\DoxyCodeLine{11463 \textcolor{preprocessor}{\#define UART\_S2\_BRK13\_MASK                       (0x4U)}}
\DoxyCodeLine{11464 \textcolor{preprocessor}{\#define UART\_S2\_BRK13\_SHIFT                      (2U)}}
\DoxyCodeLine{11465 \textcolor{preprocessor}{\#define UART\_S2\_BRK13(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_BRK13\_SHIFT)) \& UART\_S2\_BRK13\_MASK)}}
\DoxyCodeLine{11466 \textcolor{preprocessor}{\#define UART\_S2\_RWUID\_MASK                       (0x8U)}}
\DoxyCodeLine{11467 \textcolor{preprocessor}{\#define UART\_S2\_RWUID\_SHIFT                      (3U)}}
\DoxyCodeLine{11468 \textcolor{preprocessor}{\#define UART\_S2\_RWUID(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_RWUID\_SHIFT)) \& UART\_S2\_RWUID\_MASK)}}
\DoxyCodeLine{11469 \textcolor{preprocessor}{\#define UART\_S2\_RXINV\_MASK                       (0x10U)}}
\DoxyCodeLine{11470 \textcolor{preprocessor}{\#define UART\_S2\_RXINV\_SHIFT                      (4U)}}
\DoxyCodeLine{11471 \textcolor{preprocessor}{\#define UART\_S2\_RXINV(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_RXINV\_SHIFT)) \& UART\_S2\_RXINV\_MASK)}}
\DoxyCodeLine{11472 \textcolor{preprocessor}{\#define UART\_S2\_MSBF\_MASK                        (0x20U)}}
\DoxyCodeLine{11473 \textcolor{preprocessor}{\#define UART\_S2\_MSBF\_SHIFT                       (5U)}}
\DoxyCodeLine{11474 \textcolor{preprocessor}{\#define UART\_S2\_MSBF(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_MSBF\_SHIFT)) \& UART\_S2\_MSBF\_MASK)}}
\DoxyCodeLine{11475 \textcolor{preprocessor}{\#define UART\_S2\_RXEDGIF\_MASK                     (0x40U)}}
\DoxyCodeLine{11476 \textcolor{preprocessor}{\#define UART\_S2\_RXEDGIF\_SHIFT                    (6U)}}
\DoxyCodeLine{11477 \textcolor{preprocessor}{\#define UART\_S2\_RXEDGIF(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_RXEDGIF\_SHIFT)) \& UART\_S2\_RXEDGIF\_MASK)}}
\DoxyCodeLine{11478 \textcolor{preprocessor}{\#define UART\_S2\_LBKDIF\_MASK                      (0x80U)}}
\DoxyCodeLine{11479 \textcolor{preprocessor}{\#define UART\_S2\_LBKDIF\_SHIFT                     (7U)}}
\DoxyCodeLine{11480 \textcolor{preprocessor}{\#define UART\_S2\_LBKDIF(x)                        (((uint8\_t)(((uint8\_t)(x)) << UART\_S2\_LBKDIF\_SHIFT)) \& UART\_S2\_LBKDIF\_MASK)}}
\DoxyCodeLine{11481 }
\DoxyCodeLine{11483 \textcolor{preprocessor}{\#define UART\_C3\_PEIE\_MASK                        (0x1U)}}
\DoxyCodeLine{11484 \textcolor{preprocessor}{\#define UART\_C3\_PEIE\_SHIFT                       (0U)}}
\DoxyCodeLine{11485 \textcolor{preprocessor}{\#define UART\_C3\_PEIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_PEIE\_SHIFT)) \& UART\_C3\_PEIE\_MASK)}}
\DoxyCodeLine{11486 \textcolor{preprocessor}{\#define UART\_C3\_FEIE\_MASK                        (0x2U)}}
\DoxyCodeLine{11487 \textcolor{preprocessor}{\#define UART\_C3\_FEIE\_SHIFT                       (1U)}}
\DoxyCodeLine{11488 \textcolor{preprocessor}{\#define UART\_C3\_FEIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_FEIE\_SHIFT)) \& UART\_C3\_FEIE\_MASK)}}
\DoxyCodeLine{11489 \textcolor{preprocessor}{\#define UART\_C3\_NEIE\_MASK                        (0x4U)}}
\DoxyCodeLine{11490 \textcolor{preprocessor}{\#define UART\_C3\_NEIE\_SHIFT                       (2U)}}
\DoxyCodeLine{11491 \textcolor{preprocessor}{\#define UART\_C3\_NEIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_NEIE\_SHIFT)) \& UART\_C3\_NEIE\_MASK)}}
\DoxyCodeLine{11492 \textcolor{preprocessor}{\#define UART\_C3\_ORIE\_MASK                        (0x8U)}}
\DoxyCodeLine{11493 \textcolor{preprocessor}{\#define UART\_C3\_ORIE\_SHIFT                       (3U)}}
\DoxyCodeLine{11494 \textcolor{preprocessor}{\#define UART\_C3\_ORIE(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_ORIE\_SHIFT)) \& UART\_C3\_ORIE\_MASK)}}
\DoxyCodeLine{11495 \textcolor{preprocessor}{\#define UART\_C3\_TXINV\_MASK                       (0x10U)}}
\DoxyCodeLine{11496 \textcolor{preprocessor}{\#define UART\_C3\_TXINV\_SHIFT                      (4U)}}
\DoxyCodeLine{11497 \textcolor{preprocessor}{\#define UART\_C3\_TXINV(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_TXINV\_SHIFT)) \& UART\_C3\_TXINV\_MASK)}}
\DoxyCodeLine{11498 \textcolor{preprocessor}{\#define UART\_C3\_TXDIR\_MASK                       (0x20U)}}
\DoxyCodeLine{11499 \textcolor{preprocessor}{\#define UART\_C3\_TXDIR\_SHIFT                      (5U)}}
\DoxyCodeLine{11500 \textcolor{preprocessor}{\#define UART\_C3\_TXDIR(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_TXDIR\_SHIFT)) \& UART\_C3\_TXDIR\_MASK)}}
\DoxyCodeLine{11501 \textcolor{preprocessor}{\#define UART\_C3\_T8\_MASK                          (0x40U)}}
\DoxyCodeLine{11502 \textcolor{preprocessor}{\#define UART\_C3\_T8\_SHIFT                         (6U)}}
\DoxyCodeLine{11503 \textcolor{preprocessor}{\#define UART\_C3\_T8(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_T8\_SHIFT)) \& UART\_C3\_T8\_MASK)}}
\DoxyCodeLine{11504 \textcolor{preprocessor}{\#define UART\_C3\_R8\_MASK                          (0x80U)}}
\DoxyCodeLine{11505 \textcolor{preprocessor}{\#define UART\_C3\_R8\_SHIFT                         (7U)}}
\DoxyCodeLine{11506 \textcolor{preprocessor}{\#define UART\_C3\_R8(x)                            (((uint8\_t)(((uint8\_t)(x)) << UART\_C3\_R8\_SHIFT)) \& UART\_C3\_R8\_MASK)}}
\DoxyCodeLine{11507 }
\DoxyCodeLine{11509 \textcolor{preprocessor}{\#define UART\_D\_RT\_MASK                           (0xFFU)}}
\DoxyCodeLine{11510 \textcolor{preprocessor}{\#define UART\_D\_RT\_SHIFT                          (0U)}}
\DoxyCodeLine{11511 \textcolor{preprocessor}{\#define UART\_D\_RT(x)                             (((uint8\_t)(((uint8\_t)(x)) << UART\_D\_RT\_SHIFT)) \& UART\_D\_RT\_MASK)}}
\DoxyCodeLine{11512 }
\DoxyCodeLine{11514 \textcolor{preprocessor}{\#define UART\_MA1\_MA\_MASK                         (0xFFU)}}
\DoxyCodeLine{11515 \textcolor{preprocessor}{\#define UART\_MA1\_MA\_SHIFT                        (0U)}}
\DoxyCodeLine{11516 \textcolor{preprocessor}{\#define UART\_MA1\_MA(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_MA1\_MA\_SHIFT)) \& UART\_MA1\_MA\_MASK)}}
\DoxyCodeLine{11517 }
\DoxyCodeLine{11519 \textcolor{preprocessor}{\#define UART\_MA2\_MA\_MASK                         (0xFFU)}}
\DoxyCodeLine{11520 \textcolor{preprocessor}{\#define UART\_MA2\_MA\_SHIFT                        (0U)}}
\DoxyCodeLine{11521 \textcolor{preprocessor}{\#define UART\_MA2\_MA(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_MA2\_MA\_SHIFT)) \& UART\_MA2\_MA\_MASK)}}
\DoxyCodeLine{11522 }
\DoxyCodeLine{11524 \textcolor{preprocessor}{\#define UART\_C4\_BRFA\_MASK                        (0x1FU)}}
\DoxyCodeLine{11525 \textcolor{preprocessor}{\#define UART\_C4\_BRFA\_SHIFT                       (0U)}}
\DoxyCodeLine{11526 \textcolor{preprocessor}{\#define UART\_C4\_BRFA(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_C4\_BRFA\_SHIFT)) \& UART\_C4\_BRFA\_MASK)}}
\DoxyCodeLine{11527 \textcolor{preprocessor}{\#define UART\_C4\_M10\_MASK                         (0x20U)}}
\DoxyCodeLine{11528 \textcolor{preprocessor}{\#define UART\_C4\_M10\_SHIFT                        (5U)}}
\DoxyCodeLine{11529 \textcolor{preprocessor}{\#define UART\_C4\_M10(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_C4\_M10\_SHIFT)) \& UART\_C4\_M10\_MASK)}}
\DoxyCodeLine{11530 \textcolor{preprocessor}{\#define UART\_C4\_MAEN2\_MASK                       (0x40U)}}
\DoxyCodeLine{11531 \textcolor{preprocessor}{\#define UART\_C4\_MAEN2\_SHIFT                      (6U)}}
\DoxyCodeLine{11532 \textcolor{preprocessor}{\#define UART\_C4\_MAEN2(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C4\_MAEN2\_SHIFT)) \& UART\_C4\_MAEN2\_MASK)}}
\DoxyCodeLine{11533 \textcolor{preprocessor}{\#define UART\_C4\_MAEN1\_MASK                       (0x80U)}}
\DoxyCodeLine{11534 \textcolor{preprocessor}{\#define UART\_C4\_MAEN1\_SHIFT                      (7U)}}
\DoxyCodeLine{11535 \textcolor{preprocessor}{\#define UART\_C4\_MAEN1(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C4\_MAEN1\_SHIFT)) \& UART\_C4\_MAEN1\_MASK)}}
\DoxyCodeLine{11536 }
\DoxyCodeLine{11538 \textcolor{preprocessor}{\#define UART\_C5\_LBKDDMAS\_MASK                    (0x8U)}}
\DoxyCodeLine{11539 \textcolor{preprocessor}{\#define UART\_C5\_LBKDDMAS\_SHIFT                   (3U)}}
\DoxyCodeLine{11540 \textcolor{preprocessor}{\#define UART\_C5\_LBKDDMAS(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_C5\_LBKDDMAS\_SHIFT)) \& UART\_C5\_LBKDDMAS\_MASK)}}
\DoxyCodeLine{11541 \textcolor{preprocessor}{\#define UART\_C5\_ILDMAS\_MASK                      (0x10U)}}
\DoxyCodeLine{11542 \textcolor{preprocessor}{\#define UART\_C5\_ILDMAS\_SHIFT                     (4U)}}
\DoxyCodeLine{11543 \textcolor{preprocessor}{\#define UART\_C5\_ILDMAS(x)                        (((uint8\_t)(((uint8\_t)(x)) << UART\_C5\_ILDMAS\_SHIFT)) \& UART\_C5\_ILDMAS\_MASK)}}
\DoxyCodeLine{11544 \textcolor{preprocessor}{\#define UART\_C5\_RDMAS\_MASK                       (0x20U)}}
\DoxyCodeLine{11545 \textcolor{preprocessor}{\#define UART\_C5\_RDMAS\_SHIFT                      (5U)}}
\DoxyCodeLine{11546 \textcolor{preprocessor}{\#define UART\_C5\_RDMAS(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C5\_RDMAS\_SHIFT)) \& UART\_C5\_RDMAS\_MASK)}}
\DoxyCodeLine{11547 \textcolor{preprocessor}{\#define UART\_C5\_TCDMAS\_MASK                      (0x40U)}}
\DoxyCodeLine{11548 \textcolor{preprocessor}{\#define UART\_C5\_TCDMAS\_SHIFT                     (6U)}}
\DoxyCodeLine{11549 \textcolor{preprocessor}{\#define UART\_C5\_TCDMAS(x)                        (((uint8\_t)(((uint8\_t)(x)) << UART\_C5\_TCDMAS\_SHIFT)) \& UART\_C5\_TCDMAS\_MASK)}}
\DoxyCodeLine{11550 \textcolor{preprocessor}{\#define UART\_C5\_TDMAS\_MASK                       (0x80U)}}
\DoxyCodeLine{11551 \textcolor{preprocessor}{\#define UART\_C5\_TDMAS\_SHIFT                      (7U)}}
\DoxyCodeLine{11552 \textcolor{preprocessor}{\#define UART\_C5\_TDMAS(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_C5\_TDMAS\_SHIFT)) \& UART\_C5\_TDMAS\_MASK)}}
\DoxyCodeLine{11553 }
\DoxyCodeLine{11555 \textcolor{preprocessor}{\#define UART\_ED\_PARITYE\_MASK                     (0x40U)}}
\DoxyCodeLine{11556 \textcolor{preprocessor}{\#define UART\_ED\_PARITYE\_SHIFT                    (6U)}}
\DoxyCodeLine{11557 \textcolor{preprocessor}{\#define UART\_ED\_PARITYE(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_ED\_PARITYE\_SHIFT)) \& UART\_ED\_PARITYE\_MASK)}}
\DoxyCodeLine{11558 \textcolor{preprocessor}{\#define UART\_ED\_NOISY\_MASK                       (0x80U)}}
\DoxyCodeLine{11559 \textcolor{preprocessor}{\#define UART\_ED\_NOISY\_SHIFT                      (7U)}}
\DoxyCodeLine{11560 \textcolor{preprocessor}{\#define UART\_ED\_NOISY(x)                         (((uint8\_t)(((uint8\_t)(x)) << UART\_ED\_NOISY\_SHIFT)) \& UART\_ED\_NOISY\_MASK)}}
\DoxyCodeLine{11561 }
\DoxyCodeLine{11563 \textcolor{preprocessor}{\#define UART\_MODEM\_TXCTSE\_MASK                   (0x1U)}}
\DoxyCodeLine{11564 \textcolor{preprocessor}{\#define UART\_MODEM\_TXCTSE\_SHIFT                  (0U)}}
\DoxyCodeLine{11565 \textcolor{preprocessor}{\#define UART\_MODEM\_TXCTSE(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_MODEM\_TXCTSE\_SHIFT)) \& UART\_MODEM\_TXCTSE\_MASK)}}
\DoxyCodeLine{11566 \textcolor{preprocessor}{\#define UART\_MODEM\_TXRTSE\_MASK                   (0x2U)}}
\DoxyCodeLine{11567 \textcolor{preprocessor}{\#define UART\_MODEM\_TXRTSE\_SHIFT                  (1U)}}
\DoxyCodeLine{11568 \textcolor{preprocessor}{\#define UART\_MODEM\_TXRTSE(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_MODEM\_TXRTSE\_SHIFT)) \& UART\_MODEM\_TXRTSE\_MASK)}}
\DoxyCodeLine{11569 \textcolor{preprocessor}{\#define UART\_MODEM\_TXRTSPOL\_MASK                 (0x4U)}}
\DoxyCodeLine{11570 \textcolor{preprocessor}{\#define UART\_MODEM\_TXRTSPOL\_SHIFT                (2U)}}
\DoxyCodeLine{11571 \textcolor{preprocessor}{\#define UART\_MODEM\_TXRTSPOL(x)                   (((uint8\_t)(((uint8\_t)(x)) << UART\_MODEM\_TXRTSPOL\_SHIFT)) \& UART\_MODEM\_TXRTSPOL\_MASK)}}
\DoxyCodeLine{11572 \textcolor{preprocessor}{\#define UART\_MODEM\_RXRTSE\_MASK                   (0x8U)}}
\DoxyCodeLine{11573 \textcolor{preprocessor}{\#define UART\_MODEM\_RXRTSE\_SHIFT                  (3U)}}
\DoxyCodeLine{11574 \textcolor{preprocessor}{\#define UART\_MODEM\_RXRTSE(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_MODEM\_RXRTSE\_SHIFT)) \& UART\_MODEM\_RXRTSE\_MASK)}}
\DoxyCodeLine{11575 }
\DoxyCodeLine{11577 \textcolor{preprocessor}{\#define UART\_IR\_TNP\_MASK                         (0x3U)}}
\DoxyCodeLine{11578 \textcolor{preprocessor}{\#define UART\_IR\_TNP\_SHIFT                        (0U)}}
\DoxyCodeLine{11579 \textcolor{preprocessor}{\#define UART\_IR\_TNP(x)                           (((uint8\_t)(((uint8\_t)(x)) << UART\_IR\_TNP\_SHIFT)) \& UART\_IR\_TNP\_MASK)}}
\DoxyCodeLine{11580 \textcolor{preprocessor}{\#define UART\_IR\_IREN\_MASK                        (0x4U)}}
\DoxyCodeLine{11581 \textcolor{preprocessor}{\#define UART\_IR\_IREN\_SHIFT                       (2U)}}
\DoxyCodeLine{11582 \textcolor{preprocessor}{\#define UART\_IR\_IREN(x)                          (((uint8\_t)(((uint8\_t)(x)) << UART\_IR\_IREN\_SHIFT)) \& UART\_IR\_IREN\_MASK)}}
\DoxyCodeLine{11583 }
\DoxyCodeLine{11585 \textcolor{preprocessor}{\#define UART\_PFIFO\_RXFIFOSIZE\_MASK               (0x7U)}}
\DoxyCodeLine{11586 \textcolor{preprocessor}{\#define UART\_PFIFO\_RXFIFOSIZE\_SHIFT              (0U)}}
\DoxyCodeLine{11587 \textcolor{preprocessor}{\#define UART\_PFIFO\_RXFIFOSIZE(x)                 (((uint8\_t)(((uint8\_t)(x)) << UART\_PFIFO\_RXFIFOSIZE\_SHIFT)) \& UART\_PFIFO\_RXFIFOSIZE\_MASK)}}
\DoxyCodeLine{11588 \textcolor{preprocessor}{\#define UART\_PFIFO\_RXFE\_MASK                     (0x8U)}}
\DoxyCodeLine{11589 \textcolor{preprocessor}{\#define UART\_PFIFO\_RXFE\_SHIFT                    (3U)}}
\DoxyCodeLine{11590 \textcolor{preprocessor}{\#define UART\_PFIFO\_RXFE(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_PFIFO\_RXFE\_SHIFT)) \& UART\_PFIFO\_RXFE\_MASK)}}
\DoxyCodeLine{11591 \textcolor{preprocessor}{\#define UART\_PFIFO\_TXFIFOSIZE\_MASK               (0x70U)}}
\DoxyCodeLine{11592 \textcolor{preprocessor}{\#define UART\_PFIFO\_TXFIFOSIZE\_SHIFT              (4U)}}
\DoxyCodeLine{11593 \textcolor{preprocessor}{\#define UART\_PFIFO\_TXFIFOSIZE(x)                 (((uint8\_t)(((uint8\_t)(x)) << UART\_PFIFO\_TXFIFOSIZE\_SHIFT)) \& UART\_PFIFO\_TXFIFOSIZE\_MASK)}}
\DoxyCodeLine{11594 \textcolor{preprocessor}{\#define UART\_PFIFO\_TXFE\_MASK                     (0x80U)}}
\DoxyCodeLine{11595 \textcolor{preprocessor}{\#define UART\_PFIFO\_TXFE\_SHIFT                    (7U)}}
\DoxyCodeLine{11596 \textcolor{preprocessor}{\#define UART\_PFIFO\_TXFE(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_PFIFO\_TXFE\_SHIFT)) \& UART\_PFIFO\_TXFE\_MASK)}}
\DoxyCodeLine{11597 }
\DoxyCodeLine{11599 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXUFE\_MASK                    (0x1U)}}
\DoxyCodeLine{11600 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXUFE\_SHIFT                   (0U)}}
\DoxyCodeLine{11601 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXUFE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_CFIFO\_RXUFE\_SHIFT)) \& UART\_CFIFO\_RXUFE\_MASK)}}
\DoxyCodeLine{11602 \textcolor{preprocessor}{\#define UART\_CFIFO\_TXOFE\_MASK                    (0x2U)}}
\DoxyCodeLine{11603 \textcolor{preprocessor}{\#define UART\_CFIFO\_TXOFE\_SHIFT                   (1U)}}
\DoxyCodeLine{11604 \textcolor{preprocessor}{\#define UART\_CFIFO\_TXOFE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_CFIFO\_TXOFE\_SHIFT)) \& UART\_CFIFO\_TXOFE\_MASK)}}
\DoxyCodeLine{11605 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXOFE\_MASK                    (0x4U)}}
\DoxyCodeLine{11606 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXOFE\_SHIFT                   (2U)}}
\DoxyCodeLine{11607 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXOFE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_CFIFO\_RXOFE\_SHIFT)) \& UART\_CFIFO\_RXOFE\_MASK)}}
\DoxyCodeLine{11608 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXFLUSH\_MASK                  (0x40U)}}
\DoxyCodeLine{11609 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXFLUSH\_SHIFT                 (6U)}}
\DoxyCodeLine{11610 \textcolor{preprocessor}{\#define UART\_CFIFO\_RXFLUSH(x)                    (((uint8\_t)(((uint8\_t)(x)) << UART\_CFIFO\_RXFLUSH\_SHIFT)) \& UART\_CFIFO\_RXFLUSH\_MASK)}}
\DoxyCodeLine{11611 \textcolor{preprocessor}{\#define UART\_CFIFO\_TXFLUSH\_MASK                  (0x80U)}}
\DoxyCodeLine{11612 \textcolor{preprocessor}{\#define UART\_CFIFO\_TXFLUSH\_SHIFT                 (7U)}}
\DoxyCodeLine{11613 \textcolor{preprocessor}{\#define UART\_CFIFO\_TXFLUSH(x)                    (((uint8\_t)(((uint8\_t)(x)) << UART\_CFIFO\_TXFLUSH\_SHIFT)) \& UART\_CFIFO\_TXFLUSH\_MASK)}}
\DoxyCodeLine{11614 }
\DoxyCodeLine{11616 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXUF\_MASK                     (0x1U)}}
\DoxyCodeLine{11617 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXUF\_SHIFT                    (0U)}}
\DoxyCodeLine{11618 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXUF(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_SFIFO\_RXUF\_SHIFT)) \& UART\_SFIFO\_RXUF\_MASK)}}
\DoxyCodeLine{11619 \textcolor{preprocessor}{\#define UART\_SFIFO\_TXOF\_MASK                     (0x2U)}}
\DoxyCodeLine{11620 \textcolor{preprocessor}{\#define UART\_SFIFO\_TXOF\_SHIFT                    (1U)}}
\DoxyCodeLine{11621 \textcolor{preprocessor}{\#define UART\_SFIFO\_TXOF(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_SFIFO\_TXOF\_SHIFT)) \& UART\_SFIFO\_TXOF\_MASK)}}
\DoxyCodeLine{11622 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXOF\_MASK                     (0x4U)}}
\DoxyCodeLine{11623 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXOF\_SHIFT                    (2U)}}
\DoxyCodeLine{11624 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXOF(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_SFIFO\_RXOF\_SHIFT)) \& UART\_SFIFO\_RXOF\_MASK)}}
\DoxyCodeLine{11625 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXEMPT\_MASK                   (0x40U)}}
\DoxyCodeLine{11626 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXEMPT\_SHIFT                  (6U)}}
\DoxyCodeLine{11627 \textcolor{preprocessor}{\#define UART\_SFIFO\_RXEMPT(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_SFIFO\_RXEMPT\_SHIFT)) \& UART\_SFIFO\_RXEMPT\_MASK)}}
\DoxyCodeLine{11628 \textcolor{preprocessor}{\#define UART\_SFIFO\_TXEMPT\_MASK                   (0x80U)}}
\DoxyCodeLine{11629 \textcolor{preprocessor}{\#define UART\_SFIFO\_TXEMPT\_SHIFT                  (7U)}}
\DoxyCodeLine{11630 \textcolor{preprocessor}{\#define UART\_SFIFO\_TXEMPT(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_SFIFO\_TXEMPT\_SHIFT)) \& UART\_SFIFO\_TXEMPT\_MASK)}}
\DoxyCodeLine{11631 }
\DoxyCodeLine{11633 \textcolor{preprocessor}{\#define UART\_TWFIFO\_TXWATER\_MASK                 (0xFFU)}}
\DoxyCodeLine{11634 \textcolor{preprocessor}{\#define UART\_TWFIFO\_TXWATER\_SHIFT                (0U)}}
\DoxyCodeLine{11635 \textcolor{preprocessor}{\#define UART\_TWFIFO\_TXWATER(x)                   (((uint8\_t)(((uint8\_t)(x)) << UART\_TWFIFO\_TXWATER\_SHIFT)) \& UART\_TWFIFO\_TXWATER\_MASK)}}
\DoxyCodeLine{11636 }
\DoxyCodeLine{11638 \textcolor{preprocessor}{\#define UART\_TCFIFO\_TXCOUNT\_MASK                 (0xFFU)}}
\DoxyCodeLine{11639 \textcolor{preprocessor}{\#define UART\_TCFIFO\_TXCOUNT\_SHIFT                (0U)}}
\DoxyCodeLine{11640 \textcolor{preprocessor}{\#define UART\_TCFIFO\_TXCOUNT(x)                   (((uint8\_t)(((uint8\_t)(x)) << UART\_TCFIFO\_TXCOUNT\_SHIFT)) \& UART\_TCFIFO\_TXCOUNT\_MASK)}}
\DoxyCodeLine{11641 }
\DoxyCodeLine{11643 \textcolor{preprocessor}{\#define UART\_RWFIFO\_RXWATER\_MASK                 (0xFFU)}}
\DoxyCodeLine{11644 \textcolor{preprocessor}{\#define UART\_RWFIFO\_RXWATER\_SHIFT                (0U)}}
\DoxyCodeLine{11645 \textcolor{preprocessor}{\#define UART\_RWFIFO\_RXWATER(x)                   (((uint8\_t)(((uint8\_t)(x)) << UART\_RWFIFO\_RXWATER\_SHIFT)) \& UART\_RWFIFO\_RXWATER\_MASK)}}
\DoxyCodeLine{11646 }
\DoxyCodeLine{11648 \textcolor{preprocessor}{\#define UART\_RCFIFO\_RXCOUNT\_MASK                 (0xFFU)}}
\DoxyCodeLine{11649 \textcolor{preprocessor}{\#define UART\_RCFIFO\_RXCOUNT\_SHIFT                (0U)}}
\DoxyCodeLine{11650 \textcolor{preprocessor}{\#define UART\_RCFIFO\_RXCOUNT(x)                   (((uint8\_t)(((uint8\_t)(x)) << UART\_RCFIFO\_RXCOUNT\_SHIFT)) \& UART\_RCFIFO\_RXCOUNT\_MASK)}}
\DoxyCodeLine{11651 }
\DoxyCodeLine{11653 \textcolor{preprocessor}{\#define UART\_C7816\_ISO\_7816E\_MASK                (0x1U)}}
\DoxyCodeLine{11654 \textcolor{preprocessor}{\#define UART\_C7816\_ISO\_7816E\_SHIFT               (0U)}}
\DoxyCodeLine{11655 \textcolor{preprocessor}{\#define UART\_C7816\_ISO\_7816E(x)                  (((uint8\_t)(((uint8\_t)(x)) << UART\_C7816\_ISO\_7816E\_SHIFT)) \& UART\_C7816\_ISO\_7816E\_MASK)}}
\DoxyCodeLine{11656 \textcolor{preprocessor}{\#define UART\_C7816\_TTYPE\_MASK                    (0x2U)}}
\DoxyCodeLine{11657 \textcolor{preprocessor}{\#define UART\_C7816\_TTYPE\_SHIFT                   (1U)}}
\DoxyCodeLine{11658 \textcolor{preprocessor}{\#define UART\_C7816\_TTYPE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_C7816\_TTYPE\_SHIFT)) \& UART\_C7816\_TTYPE\_MASK)}}
\DoxyCodeLine{11659 \textcolor{preprocessor}{\#define UART\_C7816\_INIT\_MASK                     (0x4U)}}
\DoxyCodeLine{11660 \textcolor{preprocessor}{\#define UART\_C7816\_INIT\_SHIFT                    (2U)}}
\DoxyCodeLine{11661 \textcolor{preprocessor}{\#define UART\_C7816\_INIT(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_C7816\_INIT\_SHIFT)) \& UART\_C7816\_INIT\_MASK)}}
\DoxyCodeLine{11662 \textcolor{preprocessor}{\#define UART\_C7816\_ANACK\_MASK                    (0x8U)}}
\DoxyCodeLine{11663 \textcolor{preprocessor}{\#define UART\_C7816\_ANACK\_SHIFT                   (3U)}}
\DoxyCodeLine{11664 \textcolor{preprocessor}{\#define UART\_C7816\_ANACK(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_C7816\_ANACK\_SHIFT)) \& UART\_C7816\_ANACK\_MASK)}}
\DoxyCodeLine{11665 \textcolor{preprocessor}{\#define UART\_C7816\_ONACK\_MASK                    (0x10U)}}
\DoxyCodeLine{11666 \textcolor{preprocessor}{\#define UART\_C7816\_ONACK\_SHIFT                   (4U)}}
\DoxyCodeLine{11667 \textcolor{preprocessor}{\#define UART\_C7816\_ONACK(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_C7816\_ONACK\_SHIFT)) \& UART\_C7816\_ONACK\_MASK)}}
\DoxyCodeLine{11668 }
\DoxyCodeLine{11670 \textcolor{preprocessor}{\#define UART\_IE7816\_RXTE\_MASK                    (0x1U)}}
\DoxyCodeLine{11671 \textcolor{preprocessor}{\#define UART\_IE7816\_RXTE\_SHIFT                   (0U)}}
\DoxyCodeLine{11672 \textcolor{preprocessor}{\#define UART\_IE7816\_RXTE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_RXTE\_SHIFT)) \& UART\_IE7816\_RXTE\_MASK)}}
\DoxyCodeLine{11673 \textcolor{preprocessor}{\#define UART\_IE7816\_TXTE\_MASK                    (0x2U)}}
\DoxyCodeLine{11674 \textcolor{preprocessor}{\#define UART\_IE7816\_TXTE\_SHIFT                   (1U)}}
\DoxyCodeLine{11675 \textcolor{preprocessor}{\#define UART\_IE7816\_TXTE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_TXTE\_SHIFT)) \& UART\_IE7816\_TXTE\_MASK)}}
\DoxyCodeLine{11676 \textcolor{preprocessor}{\#define UART\_IE7816\_GTVE\_MASK                    (0x4U)}}
\DoxyCodeLine{11677 \textcolor{preprocessor}{\#define UART\_IE7816\_GTVE\_SHIFT                   (2U)}}
\DoxyCodeLine{11678 \textcolor{preprocessor}{\#define UART\_IE7816\_GTVE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_GTVE\_SHIFT)) \& UART\_IE7816\_GTVE\_MASK)}}
\DoxyCodeLine{11679 \textcolor{preprocessor}{\#define UART\_IE7816\_INITDE\_MASK                  (0x10U)}}
\DoxyCodeLine{11680 \textcolor{preprocessor}{\#define UART\_IE7816\_INITDE\_SHIFT                 (4U)}}
\DoxyCodeLine{11681 \textcolor{preprocessor}{\#define UART\_IE7816\_INITDE(x)                    (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_INITDE\_SHIFT)) \& UART\_IE7816\_INITDE\_MASK)}}
\DoxyCodeLine{11682 \textcolor{preprocessor}{\#define UART\_IE7816\_BWTE\_MASK                    (0x20U)}}
\DoxyCodeLine{11683 \textcolor{preprocessor}{\#define UART\_IE7816\_BWTE\_SHIFT                   (5U)}}
\DoxyCodeLine{11684 \textcolor{preprocessor}{\#define UART\_IE7816\_BWTE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_BWTE\_SHIFT)) \& UART\_IE7816\_BWTE\_MASK)}}
\DoxyCodeLine{11685 \textcolor{preprocessor}{\#define UART\_IE7816\_CWTE\_MASK                    (0x40U)}}
\DoxyCodeLine{11686 \textcolor{preprocessor}{\#define UART\_IE7816\_CWTE\_SHIFT                   (6U)}}
\DoxyCodeLine{11687 \textcolor{preprocessor}{\#define UART\_IE7816\_CWTE(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_CWTE\_SHIFT)) \& UART\_IE7816\_CWTE\_MASK)}}
\DoxyCodeLine{11688 \textcolor{preprocessor}{\#define UART\_IE7816\_WTE\_MASK                     (0x80U)}}
\DoxyCodeLine{11689 \textcolor{preprocessor}{\#define UART\_IE7816\_WTE\_SHIFT                    (7U)}}
\DoxyCodeLine{11690 \textcolor{preprocessor}{\#define UART\_IE7816\_WTE(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_IE7816\_WTE\_SHIFT)) \& UART\_IE7816\_WTE\_MASK)}}
\DoxyCodeLine{11691 }
\DoxyCodeLine{11693 \textcolor{preprocessor}{\#define UART\_IS7816\_RXT\_MASK                     (0x1U)}}
\DoxyCodeLine{11694 \textcolor{preprocessor}{\#define UART\_IS7816\_RXT\_SHIFT                    (0U)}}
\DoxyCodeLine{11695 \textcolor{preprocessor}{\#define UART\_IS7816\_RXT(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_RXT\_SHIFT)) \& UART\_IS7816\_RXT\_MASK)}}
\DoxyCodeLine{11696 \textcolor{preprocessor}{\#define UART\_IS7816\_TXT\_MASK                     (0x2U)}}
\DoxyCodeLine{11697 \textcolor{preprocessor}{\#define UART\_IS7816\_TXT\_SHIFT                    (1U)}}
\DoxyCodeLine{11698 \textcolor{preprocessor}{\#define UART\_IS7816\_TXT(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_TXT\_SHIFT)) \& UART\_IS7816\_TXT\_MASK)}}
\DoxyCodeLine{11699 \textcolor{preprocessor}{\#define UART\_IS7816\_GTV\_MASK                     (0x4U)}}
\DoxyCodeLine{11700 \textcolor{preprocessor}{\#define UART\_IS7816\_GTV\_SHIFT                    (2U)}}
\DoxyCodeLine{11701 \textcolor{preprocessor}{\#define UART\_IS7816\_GTV(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_GTV\_SHIFT)) \& UART\_IS7816\_GTV\_MASK)}}
\DoxyCodeLine{11702 \textcolor{preprocessor}{\#define UART\_IS7816\_INITD\_MASK                   (0x10U)}}
\DoxyCodeLine{11703 \textcolor{preprocessor}{\#define UART\_IS7816\_INITD\_SHIFT                  (4U)}}
\DoxyCodeLine{11704 \textcolor{preprocessor}{\#define UART\_IS7816\_INITD(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_INITD\_SHIFT)) \& UART\_IS7816\_INITD\_MASK)}}
\DoxyCodeLine{11705 \textcolor{preprocessor}{\#define UART\_IS7816\_BWT\_MASK                     (0x20U)}}
\DoxyCodeLine{11706 \textcolor{preprocessor}{\#define UART\_IS7816\_BWT\_SHIFT                    (5U)}}
\DoxyCodeLine{11707 \textcolor{preprocessor}{\#define UART\_IS7816\_BWT(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_BWT\_SHIFT)) \& UART\_IS7816\_BWT\_MASK)}}
\DoxyCodeLine{11708 \textcolor{preprocessor}{\#define UART\_IS7816\_CWT\_MASK                     (0x40U)}}
\DoxyCodeLine{11709 \textcolor{preprocessor}{\#define UART\_IS7816\_CWT\_SHIFT                    (6U)}}
\DoxyCodeLine{11710 \textcolor{preprocessor}{\#define UART\_IS7816\_CWT(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_CWT\_SHIFT)) \& UART\_IS7816\_CWT\_MASK)}}
\DoxyCodeLine{11711 \textcolor{preprocessor}{\#define UART\_IS7816\_WT\_MASK                      (0x80U)}}
\DoxyCodeLine{11712 \textcolor{preprocessor}{\#define UART\_IS7816\_WT\_SHIFT                     (7U)}}
\DoxyCodeLine{11713 \textcolor{preprocessor}{\#define UART\_IS7816\_WT(x)                        (((uint8\_t)(((uint8\_t)(x)) << UART\_IS7816\_WT\_SHIFT)) \& UART\_IS7816\_WT\_MASK)}}
\DoxyCodeLine{11714 }
\DoxyCodeLine{11716 \textcolor{preprocessor}{\#define UART\_WP7816T0\_WI\_MASK                    (0xFFU)}}
\DoxyCodeLine{11717 \textcolor{preprocessor}{\#define UART\_WP7816T0\_WI\_SHIFT                   (0U)}}
\DoxyCodeLine{11718 \textcolor{preprocessor}{\#define UART\_WP7816T0\_WI(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_WP7816T0\_WI\_SHIFT)) \& UART\_WP7816T0\_WI\_MASK)}}
\DoxyCodeLine{11719 }
\DoxyCodeLine{11721 \textcolor{preprocessor}{\#define UART\_WP7816T1\_BWI\_MASK                   (0xFU)}}
\DoxyCodeLine{11722 \textcolor{preprocessor}{\#define UART\_WP7816T1\_BWI\_SHIFT                  (0U)}}
\DoxyCodeLine{11723 \textcolor{preprocessor}{\#define UART\_WP7816T1\_BWI(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_WP7816T1\_BWI\_SHIFT)) \& UART\_WP7816T1\_BWI\_MASK)}}
\DoxyCodeLine{11724 \textcolor{preprocessor}{\#define UART\_WP7816T1\_CWI\_MASK                   (0xF0U)}}
\DoxyCodeLine{11725 \textcolor{preprocessor}{\#define UART\_WP7816T1\_CWI\_SHIFT                  (4U)}}
\DoxyCodeLine{11726 \textcolor{preprocessor}{\#define UART\_WP7816T1\_CWI(x)                     (((uint8\_t)(((uint8\_t)(x)) << UART\_WP7816T1\_CWI\_SHIFT)) \& UART\_WP7816T1\_CWI\_MASK)}}
\DoxyCodeLine{11727 }
\DoxyCodeLine{11729 \textcolor{preprocessor}{\#define UART\_WN7816\_GTN\_MASK                     (0xFFU)}}
\DoxyCodeLine{11730 \textcolor{preprocessor}{\#define UART\_WN7816\_GTN\_SHIFT                    (0U)}}
\DoxyCodeLine{11731 \textcolor{preprocessor}{\#define UART\_WN7816\_GTN(x)                       (((uint8\_t)(((uint8\_t)(x)) << UART\_WN7816\_GTN\_SHIFT)) \& UART\_WN7816\_GTN\_MASK)}}
\DoxyCodeLine{11732 }
\DoxyCodeLine{11734 \textcolor{preprocessor}{\#define UART\_WF7816\_GTFD\_MASK                    (0xFFU)}}
\DoxyCodeLine{11735 \textcolor{preprocessor}{\#define UART\_WF7816\_GTFD\_SHIFT                   (0U)}}
\DoxyCodeLine{11736 \textcolor{preprocessor}{\#define UART\_WF7816\_GTFD(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_WF7816\_GTFD\_SHIFT)) \& UART\_WF7816\_GTFD\_MASK)}}
\DoxyCodeLine{11737 }
\DoxyCodeLine{11739 \textcolor{preprocessor}{\#define UART\_ET7816\_RXTHRESHOLD\_MASK             (0xFU)}}
\DoxyCodeLine{11740 \textcolor{preprocessor}{\#define UART\_ET7816\_RXTHRESHOLD\_SHIFT            (0U)}}
\DoxyCodeLine{11741 \textcolor{preprocessor}{\#define UART\_ET7816\_RXTHRESHOLD(x)               (((uint8\_t)(((uint8\_t)(x)) << UART\_ET7816\_RXTHRESHOLD\_SHIFT)) \& UART\_ET7816\_RXTHRESHOLD\_MASK)}}
\DoxyCodeLine{11742 \textcolor{preprocessor}{\#define UART\_ET7816\_TXTHRESHOLD\_MASK             (0xF0U)}}
\DoxyCodeLine{11743 \textcolor{preprocessor}{\#define UART\_ET7816\_TXTHRESHOLD\_SHIFT            (4U)}}
\DoxyCodeLine{11744 \textcolor{preprocessor}{\#define UART\_ET7816\_TXTHRESHOLD(x)               (((uint8\_t)(((uint8\_t)(x)) << UART\_ET7816\_TXTHRESHOLD\_SHIFT)) \& UART\_ET7816\_TXTHRESHOLD\_MASK)}}
\DoxyCodeLine{11745 }
\DoxyCodeLine{11747 \textcolor{preprocessor}{\#define UART\_TL7816\_TLEN\_MASK                    (0xFFU)}}
\DoxyCodeLine{11748 \textcolor{preprocessor}{\#define UART\_TL7816\_TLEN\_SHIFT                   (0U)}}
\DoxyCodeLine{11749 \textcolor{preprocessor}{\#define UART\_TL7816\_TLEN(x)                      (((uint8\_t)(((uint8\_t)(x)) << UART\_TL7816\_TLEN\_SHIFT)) \& UART\_TL7816\_TLEN\_MASK)}}
\DoxyCodeLine{11750 }
\DoxyCodeLine{11751  \textcolor{comment}{/* end of group UART\_Register\_Masks */}}
\DoxyCodeLine{11755 }
\DoxyCodeLine{11756 }
\DoxyCodeLine{11757 \textcolor{comment}{/* UART -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{11759 \textcolor{preprocessor}{\#define UART0\_BASE                               (0x4006A000u)}}
\DoxyCodeLine{11761 \textcolor{preprocessor}{\#define UART0                                    ((UART\_Type *)UART0\_BASE)}}
\DoxyCodeLine{11763 \textcolor{preprocessor}{\#define UART1\_BASE                               (0x4006B000u)}}
\DoxyCodeLine{11765 \textcolor{preprocessor}{\#define UART1                                    ((UART\_Type *)UART1\_BASE)}}
\DoxyCodeLine{11767 \textcolor{preprocessor}{\#define UART2\_BASE                               (0x4006C000u)}}
\DoxyCodeLine{11769 \textcolor{preprocessor}{\#define UART2                                    ((UART\_Type *)UART2\_BASE)}}
\DoxyCodeLine{11771 \textcolor{preprocessor}{\#define UART3\_BASE                               (0x4006D000u)}}
\DoxyCodeLine{11773 \textcolor{preprocessor}{\#define UART3                                    ((UART\_Type *)UART3\_BASE)}}
\DoxyCodeLine{11775 \textcolor{preprocessor}{\#define UART4\_BASE                               (0x400EA000u)}}
\DoxyCodeLine{11777 \textcolor{preprocessor}{\#define UART4                                    ((UART\_Type *)UART4\_BASE)}}
\DoxyCodeLine{11779 \textcolor{preprocessor}{\#define UART5\_BASE                               (0x400EB000u)}}
\DoxyCodeLine{11781 \textcolor{preprocessor}{\#define UART5                                    ((UART\_Type *)UART5\_BASE)}}
\DoxyCodeLine{11783 \textcolor{preprocessor}{\#define UART\_BASE\_ADDRS                          \{ UART0\_BASE, UART1\_BASE, UART2\_BASE, UART3\_BASE, UART4\_BASE, UART5\_BASE \}}}
\DoxyCodeLine{11785 \textcolor{preprocessor}{\#define UART\_BASE\_PTRS                           \{ UART0, UART1, UART2, UART3, UART4, UART5 \}}}
\DoxyCodeLine{11787 \textcolor{preprocessor}{\#define UART\_RX\_TX\_IRQS                          \{ UART0\_RX\_TX\_IRQn, UART1\_RX\_TX\_IRQn, UART2\_RX\_TX\_IRQn, UART3\_RX\_TX\_IRQn, UART4\_RX\_TX\_IRQn, UART5\_RX\_TX\_IRQn \}}}
\DoxyCodeLine{11788 \textcolor{preprocessor}{\#define UART\_ERR\_IRQS                            \{ UART0\_ERR\_IRQn, UART1\_ERR\_IRQn, UART2\_ERR\_IRQn, UART3\_ERR\_IRQn, UART4\_ERR\_IRQn, UART5\_ERR\_IRQn \}}}
\DoxyCodeLine{11789 \textcolor{preprocessor}{\#define UART\_LON\_IRQS                            \{ UART0\_LON\_IRQn, NotAvail\_IRQn, NotAvail\_IRQn, NotAvail\_IRQn, NotAvail\_IRQn, NotAvail\_IRQn \}}}
\DoxyCodeLine{11790  \textcolor{comment}{/* end of group UART\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{11794 }
\DoxyCodeLine{11795 }
\DoxyCodeLine{11796 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{11797 \textcolor{comment}{   -\/-\/ USB Peripheral Access Layer}}
\DoxyCodeLine{11798 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{11799 }
\DoxyCodeLine{11806 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{11807   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}{PERID}};                              }
\DoxyCodeLine{11808        uint8\_t RESERVED\_0[3];}
\DoxyCodeLine{11809   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}{IDCOMP}};                             }
\DoxyCodeLine{11810        uint8\_t RESERVED\_1[3];}
\DoxyCodeLine{11811   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}{REV}};                                }
\DoxyCodeLine{11812        uint8\_t RESERVED\_2[3];}
\DoxyCodeLine{11813   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}{ADDINFO}};                            }
\DoxyCodeLine{11814        uint8\_t RESERVED\_3[3];}
\DoxyCodeLine{11815   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}{OTGISTAT}};                           }
\DoxyCodeLine{11816        uint8\_t RESERVED\_4[3];}
\DoxyCodeLine{11817   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}{OTGICR}};                             }
\DoxyCodeLine{11818        uint8\_t RESERVED\_5[3];}
\DoxyCodeLine{11819   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}{OTGSTAT}};                            }
\DoxyCodeLine{11820        uint8\_t RESERVED\_6[3];}
\DoxyCodeLine{11821   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}{OTGCTL}};                             }
\DoxyCodeLine{11822        uint8\_t RESERVED\_7[99];}
\DoxyCodeLine{11823   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}{ISTAT}};                              }
\DoxyCodeLine{11824        uint8\_t RESERVED\_8[3];}
\DoxyCodeLine{11825   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}{INTEN}};                              }
\DoxyCodeLine{11826        uint8\_t RESERVED\_9[3];}
\DoxyCodeLine{11827   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}{ERRSTAT}};                            }
\DoxyCodeLine{11828        uint8\_t RESERVED\_10[3];}
\DoxyCodeLine{11829   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}{ERREN}};                              }
\DoxyCodeLine{11830        uint8\_t RESERVED\_11[3];}
\DoxyCodeLine{11831   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}{STAT}};                               }
\DoxyCodeLine{11832        uint8\_t RESERVED\_12[3];}
\DoxyCodeLine{11833   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}{CTL}};                                }
\DoxyCodeLine{11834        uint8\_t RESERVED\_13[3];}
\DoxyCodeLine{11835   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}{ADDR}};                               }
\DoxyCodeLine{11836        uint8\_t RESERVED\_14[3];}
\DoxyCodeLine{11837   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}{BDTPAGE1}};                           }
\DoxyCodeLine{11838        uint8\_t RESERVED\_15[3];}
\DoxyCodeLine{11839   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}{FRMNUML}};                            }
\DoxyCodeLine{11840        uint8\_t RESERVED\_16[3];}
\DoxyCodeLine{11841   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}{FRMNUMH}};                            }
\DoxyCodeLine{11842        uint8\_t RESERVED\_17[3];}
\DoxyCodeLine{11843   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}{TOKEN}};                              }
\DoxyCodeLine{11844        uint8\_t RESERVED\_18[3];}
\DoxyCodeLine{11845   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}{SOFTHLD}};                            }
\DoxyCodeLine{11846        uint8\_t RESERVED\_19[3];}
\DoxyCodeLine{11847   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}{BDTPAGE2}};                           }
\DoxyCodeLine{11848        uint8\_t RESERVED\_20[3];}
\DoxyCodeLine{11849   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}{BDTPAGE3}};                           }
\DoxyCodeLine{11850        uint8\_t RESERVED\_21[11];}
\DoxyCodeLine{11851   \textcolor{keyword}{struct }\{                                         \textcolor{comment}{/* offset: 0xC0, array step: 0x4 */}}
\DoxyCodeLine{11852     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}{ENDPT}};                              }
\DoxyCodeLine{11853          uint8\_t RESERVED\_0[3];}
\DoxyCodeLine{11854   \} ENDPOINT[16];}
\DoxyCodeLine{11855   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}{USBCTRL}};                            }
\DoxyCodeLine{11856        uint8\_t RESERVED\_22[3];}
\DoxyCodeLine{11857   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}{OBSERVE}};                            }
\DoxyCodeLine{11858        uint8\_t RESERVED\_23[3];}
\DoxyCodeLine{11859   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}{CONTROL}};                            }
\DoxyCodeLine{11860        uint8\_t RESERVED\_24[3];}
\DoxyCodeLine{11861   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}{USBTRC0}};                            }
\DoxyCodeLine{11862        uint8\_t RESERVED\_25[7];}
\DoxyCodeLine{11863   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}{USBFRMADJUST}};                       }
\DoxyCodeLine{11864        uint8\_t RESERVED\_26[43];}
\DoxyCodeLine{11865   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}{CLK\_RECOVER\_CTRL}};                   }
\DoxyCodeLine{11866        uint8\_t RESERVED\_27[3];}
\DoxyCodeLine{11867   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}{CLK\_RECOVER\_IRC\_EN}};                 }
\DoxyCodeLine{11868        uint8\_t RESERVED\_28[23];}
\DoxyCodeLine{11869   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}{CLK\_RECOVER\_INT\_STATUS}};             }
\DoxyCodeLine{11870 \} \mbox{\hyperlink{struct_u_s_b___type}{USB\_Type}};}
\DoxyCodeLine{11871 }
\DoxyCodeLine{11872 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{11873 \textcolor{comment}{   -\/-\/ USB Register Masks}}
\DoxyCodeLine{11874 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{11875 }
\DoxyCodeLine{11882 \textcolor{preprocessor}{\#define USB\_PERID\_ID\_MASK                        (0x3FU)}}
\DoxyCodeLine{11883 \textcolor{preprocessor}{\#define USB\_PERID\_ID\_SHIFT                       (0U)}}
\DoxyCodeLine{11884 \textcolor{preprocessor}{\#define USB\_PERID\_ID(x)                          (((uint8\_t)(((uint8\_t)(x)) << USB\_PERID\_ID\_SHIFT)) \& USB\_PERID\_ID\_MASK)}}
\DoxyCodeLine{11885 }
\DoxyCodeLine{11887 \textcolor{preprocessor}{\#define USB\_IDCOMP\_NID\_MASK                      (0x3FU)}}
\DoxyCodeLine{11888 \textcolor{preprocessor}{\#define USB\_IDCOMP\_NID\_SHIFT                     (0U)}}
\DoxyCodeLine{11889 \textcolor{preprocessor}{\#define USB\_IDCOMP\_NID(x)                        (((uint8\_t)(((uint8\_t)(x)) << USB\_IDCOMP\_NID\_SHIFT)) \& USB\_IDCOMP\_NID\_MASK)}}
\DoxyCodeLine{11890 }
\DoxyCodeLine{11892 \textcolor{preprocessor}{\#define USB\_REV\_REV\_MASK                         (0xFFU)}}
\DoxyCodeLine{11893 \textcolor{preprocessor}{\#define USB\_REV\_REV\_SHIFT                        (0U)}}
\DoxyCodeLine{11894 \textcolor{preprocessor}{\#define USB\_REV\_REV(x)                           (((uint8\_t)(((uint8\_t)(x)) << USB\_REV\_REV\_SHIFT)) \& USB\_REV\_REV\_MASK)}}
\DoxyCodeLine{11895 }
\DoxyCodeLine{11897 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IEHOST\_MASK                  (0x1U)}}
\DoxyCodeLine{11898 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IEHOST\_SHIFT                 (0U)}}
\DoxyCodeLine{11899 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IEHOST(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ADDINFO\_IEHOST\_SHIFT)) \& USB\_ADDINFO\_IEHOST\_MASK)}}
\DoxyCodeLine{11900 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IRQNUM\_MASK                  (0xF8U)}}
\DoxyCodeLine{11901 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IRQNUM\_SHIFT                 (3U)}}
\DoxyCodeLine{11902 \textcolor{preprocessor}{\#define USB\_ADDINFO\_IRQNUM(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ADDINFO\_IRQNUM\_SHIFT)) \& USB\_ADDINFO\_IRQNUM\_MASK)}}
\DoxyCodeLine{11903 }
\DoxyCodeLine{11905 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_AVBUSCHG\_MASK               (0x1U)}}
\DoxyCodeLine{11906 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_AVBUSCHG\_SHIFT              (0U)}}
\DoxyCodeLine{11907 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_AVBUSCHG(x)                 (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_AVBUSCHG\_SHIFT)) \& USB\_OTGISTAT\_AVBUSCHG\_MASK)}}
\DoxyCodeLine{11908 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_B\_SESS\_CHG\_MASK             (0x4U)}}
\DoxyCodeLine{11909 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_B\_SESS\_CHG\_SHIFT            (2U)}}
\DoxyCodeLine{11910 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_B\_SESS\_CHG(x)               (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_B\_SESS\_CHG\_SHIFT)) \& USB\_OTGISTAT\_B\_SESS\_CHG\_MASK)}}
\DoxyCodeLine{11911 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_SESSVLDCHG\_MASK             (0x8U)}}
\DoxyCodeLine{11912 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_SESSVLDCHG\_SHIFT            (3U)}}
\DoxyCodeLine{11913 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_SESSVLDCHG(x)               (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_SESSVLDCHG\_SHIFT)) \& USB\_OTGISTAT\_SESSVLDCHG\_MASK)}}
\DoxyCodeLine{11914 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_LINE\_STATE\_CHG\_MASK         (0x20U)}}
\DoxyCodeLine{11915 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_LINE\_STATE\_CHG\_SHIFT        (5U)}}
\DoxyCodeLine{11916 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_LINE\_STATE\_CHG(x)           (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_LINE\_STATE\_CHG\_SHIFT)) \& USB\_OTGISTAT\_LINE\_STATE\_CHG\_MASK)}}
\DoxyCodeLine{11917 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_ONEMSEC\_MASK                (0x40U)}}
\DoxyCodeLine{11918 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_ONEMSEC\_SHIFT               (6U)}}
\DoxyCodeLine{11919 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_ONEMSEC(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_ONEMSEC\_SHIFT)) \& USB\_OTGISTAT\_ONEMSEC\_MASK)}}
\DoxyCodeLine{11920 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_IDCHG\_MASK                  (0x80U)}}
\DoxyCodeLine{11921 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_IDCHG\_SHIFT                 (7U)}}
\DoxyCodeLine{11922 \textcolor{preprocessor}{\#define USB\_OTGISTAT\_IDCHG(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_IDCHG\_SHIFT)) \& USB\_OTGISTAT\_IDCHG\_MASK)}}
\DoxyCodeLine{11923 }
\DoxyCodeLine{11925 \textcolor{preprocessor}{\#define USB\_OTGICR\_AVBUSEN\_MASK                  (0x1U)}}
\DoxyCodeLine{11926 \textcolor{preprocessor}{\#define USB\_OTGICR\_AVBUSEN\_SHIFT                 (0U)}}
\DoxyCodeLine{11927 \textcolor{preprocessor}{\#define USB\_OTGICR\_AVBUSEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGICR\_AVBUSEN\_SHIFT)) \& USB\_OTGICR\_AVBUSEN\_MASK)}}
\DoxyCodeLine{11928 \textcolor{preprocessor}{\#define USB\_OTGICR\_BSESSEN\_MASK                  (0x4U)}}
\DoxyCodeLine{11929 \textcolor{preprocessor}{\#define USB\_OTGICR\_BSESSEN\_SHIFT                 (2U)}}
\DoxyCodeLine{11930 \textcolor{preprocessor}{\#define USB\_OTGICR\_BSESSEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGICR\_BSESSEN\_SHIFT)) \& USB\_OTGICR\_BSESSEN\_MASK)}}
\DoxyCodeLine{11931 \textcolor{preprocessor}{\#define USB\_OTGICR\_SESSVLDEN\_MASK                (0x8U)}}
\DoxyCodeLine{11932 \textcolor{preprocessor}{\#define USB\_OTGICR\_SESSVLDEN\_SHIFT               (3U)}}
\DoxyCodeLine{11933 \textcolor{preprocessor}{\#define USB\_OTGICR\_SESSVLDEN(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGICR\_SESSVLDEN\_SHIFT)) \& USB\_OTGICR\_SESSVLDEN\_MASK)}}
\DoxyCodeLine{11934 \textcolor{preprocessor}{\#define USB\_OTGICR\_LINESTATEEN\_MASK              (0x20U)}}
\DoxyCodeLine{11935 \textcolor{preprocessor}{\#define USB\_OTGICR\_LINESTATEEN\_SHIFT             (5U)}}
\DoxyCodeLine{11936 \textcolor{preprocessor}{\#define USB\_OTGICR\_LINESTATEEN(x)                (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGICR\_LINESTATEEN\_SHIFT)) \& USB\_OTGICR\_LINESTATEEN\_MASK)}}
\DoxyCodeLine{11937 \textcolor{preprocessor}{\#define USB\_OTGICR\_ONEMSECEN\_MASK                (0x40U)}}
\DoxyCodeLine{11938 \textcolor{preprocessor}{\#define USB\_OTGICR\_ONEMSECEN\_SHIFT               (6U)}}
\DoxyCodeLine{11939 \textcolor{preprocessor}{\#define USB\_OTGICR\_ONEMSECEN(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGICR\_ONEMSECEN\_SHIFT)) \& USB\_OTGICR\_ONEMSECEN\_MASK)}}
\DoxyCodeLine{11940 \textcolor{preprocessor}{\#define USB\_OTGICR\_IDEN\_MASK                     (0x80U)}}
\DoxyCodeLine{11941 \textcolor{preprocessor}{\#define USB\_OTGICR\_IDEN\_SHIFT                    (7U)}}
\DoxyCodeLine{11942 \textcolor{preprocessor}{\#define USB\_OTGICR\_IDEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGICR\_IDEN\_SHIFT)) \& USB\_OTGICR\_IDEN\_MASK)}}
\DoxyCodeLine{11943 }
\DoxyCodeLine{11945 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_AVBUSVLD\_MASK                (0x1U)}}
\DoxyCodeLine{11946 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_AVBUSVLD\_SHIFT               (0U)}}
\DoxyCodeLine{11947 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_AVBUSVLD(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_AVBUSVLD\_SHIFT)) \& USB\_OTGSTAT\_AVBUSVLD\_MASK)}}
\DoxyCodeLine{11948 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_BSESSEND\_MASK                (0x4U)}}
\DoxyCodeLine{11949 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_BSESSEND\_SHIFT               (2U)}}
\DoxyCodeLine{11950 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_BSESSEND(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_BSESSEND\_SHIFT)) \& USB\_OTGSTAT\_BSESSEND\_MASK)}}
\DoxyCodeLine{11951 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_SESS\_VLD\_MASK                (0x8U)}}
\DoxyCodeLine{11952 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_SESS\_VLD\_SHIFT               (3U)}}
\DoxyCodeLine{11953 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_SESS\_VLD(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_SESS\_VLD\_SHIFT)) \& USB\_OTGSTAT\_SESS\_VLD\_MASK)}}
\DoxyCodeLine{11954 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_LINESTATESTABLE\_MASK         (0x20U)}}
\DoxyCodeLine{11955 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_LINESTATESTABLE\_SHIFT        (5U)}}
\DoxyCodeLine{11956 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_LINESTATESTABLE(x)           (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_LINESTATESTABLE\_SHIFT)) \& USB\_OTGSTAT\_LINESTATESTABLE\_MASK)}}
\DoxyCodeLine{11957 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ONEMSECEN\_MASK               (0x40U)}}
\DoxyCodeLine{11958 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ONEMSECEN\_SHIFT              (6U)}}
\DoxyCodeLine{11959 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ONEMSECEN(x)                 (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_ONEMSECEN\_SHIFT)) \& USB\_OTGSTAT\_ONEMSECEN\_MASK)}}
\DoxyCodeLine{11960 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ID\_MASK                      (0x80U)}}
\DoxyCodeLine{11961 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ID\_SHIFT                     (7U)}}
\DoxyCodeLine{11962 \textcolor{preprocessor}{\#define USB\_OTGSTAT\_ID(x)                        (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_ID\_SHIFT)) \& USB\_OTGSTAT\_ID\_MASK)}}
\DoxyCodeLine{11963 }
\DoxyCodeLine{11965 \textcolor{preprocessor}{\#define USB\_OTGCTL\_OTGEN\_MASK                    (0x4U)}}
\DoxyCodeLine{11966 \textcolor{preprocessor}{\#define USB\_OTGCTL\_OTGEN\_SHIFT                   (2U)}}
\DoxyCodeLine{11967 \textcolor{preprocessor}{\#define USB\_OTGCTL\_OTGEN(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGCTL\_OTGEN\_SHIFT)) \& USB\_OTGCTL\_OTGEN\_MASK)}}
\DoxyCodeLine{11968 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DMLOW\_MASK                    (0x10U)}}
\DoxyCodeLine{11969 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DMLOW\_SHIFT                   (4U)}}
\DoxyCodeLine{11970 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DMLOW(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGCTL\_DMLOW\_SHIFT)) \& USB\_OTGCTL\_DMLOW\_MASK)}}
\DoxyCodeLine{11971 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPLOW\_MASK                    (0x20U)}}
\DoxyCodeLine{11972 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPLOW\_SHIFT                   (5U)}}
\DoxyCodeLine{11973 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPLOW(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGCTL\_DPLOW\_SHIFT)) \& USB\_OTGCTL\_DPLOW\_MASK)}}
\DoxyCodeLine{11974 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPHIGH\_MASK                   (0x80U)}}
\DoxyCodeLine{11975 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPHIGH\_SHIFT                  (7U)}}
\DoxyCodeLine{11976 \textcolor{preprocessor}{\#define USB\_OTGCTL\_DPHIGH(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_OTGCTL\_DPHIGH\_SHIFT)) \& USB\_OTGCTL\_DPHIGH\_MASK)}}
\DoxyCodeLine{11977 }
\DoxyCodeLine{11979 \textcolor{preprocessor}{\#define USB\_ISTAT\_USBRST\_MASK                    (0x1U)}}
\DoxyCodeLine{11980 \textcolor{preprocessor}{\#define USB\_ISTAT\_USBRST\_SHIFT                   (0U)}}
\DoxyCodeLine{11981 \textcolor{preprocessor}{\#define USB\_ISTAT\_USBRST(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_USBRST\_SHIFT)) \& USB\_ISTAT\_USBRST\_MASK)}}
\DoxyCodeLine{11982 \textcolor{preprocessor}{\#define USB\_ISTAT\_ERROR\_MASK                     (0x2U)}}
\DoxyCodeLine{11983 \textcolor{preprocessor}{\#define USB\_ISTAT\_ERROR\_SHIFT                    (1U)}}
\DoxyCodeLine{11984 \textcolor{preprocessor}{\#define USB\_ISTAT\_ERROR(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_ERROR\_SHIFT)) \& USB\_ISTAT\_ERROR\_MASK)}}
\DoxyCodeLine{11985 \textcolor{preprocessor}{\#define USB\_ISTAT\_SOFTOK\_MASK                    (0x4U)}}
\DoxyCodeLine{11986 \textcolor{preprocessor}{\#define USB\_ISTAT\_SOFTOK\_SHIFT                   (2U)}}
\DoxyCodeLine{11987 \textcolor{preprocessor}{\#define USB\_ISTAT\_SOFTOK(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_SOFTOK\_SHIFT)) \& USB\_ISTAT\_SOFTOK\_MASK)}}
\DoxyCodeLine{11988 \textcolor{preprocessor}{\#define USB\_ISTAT\_TOKDNE\_MASK                    (0x8U)}}
\DoxyCodeLine{11989 \textcolor{preprocessor}{\#define USB\_ISTAT\_TOKDNE\_SHIFT                   (3U)}}
\DoxyCodeLine{11990 \textcolor{preprocessor}{\#define USB\_ISTAT\_TOKDNE(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_TOKDNE\_SHIFT)) \& USB\_ISTAT\_TOKDNE\_MASK)}}
\DoxyCodeLine{11991 \textcolor{preprocessor}{\#define USB\_ISTAT\_SLEEP\_MASK                     (0x10U)}}
\DoxyCodeLine{11992 \textcolor{preprocessor}{\#define USB\_ISTAT\_SLEEP\_SHIFT                    (4U)}}
\DoxyCodeLine{11993 \textcolor{preprocessor}{\#define USB\_ISTAT\_SLEEP(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_SLEEP\_SHIFT)) \& USB\_ISTAT\_SLEEP\_MASK)}}
\DoxyCodeLine{11994 \textcolor{preprocessor}{\#define USB\_ISTAT\_RESUME\_MASK                    (0x20U)}}
\DoxyCodeLine{11995 \textcolor{preprocessor}{\#define USB\_ISTAT\_RESUME\_SHIFT                   (5U)}}
\DoxyCodeLine{11996 \textcolor{preprocessor}{\#define USB\_ISTAT\_RESUME(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_RESUME\_SHIFT)) \& USB\_ISTAT\_RESUME\_MASK)}}
\DoxyCodeLine{11997 \textcolor{preprocessor}{\#define USB\_ISTAT\_ATTACH\_MASK                    (0x40U)}}
\DoxyCodeLine{11998 \textcolor{preprocessor}{\#define USB\_ISTAT\_ATTACH\_SHIFT                   (6U)}}
\DoxyCodeLine{11999 \textcolor{preprocessor}{\#define USB\_ISTAT\_ATTACH(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_ATTACH\_SHIFT)) \& USB\_ISTAT\_ATTACH\_MASK)}}
\DoxyCodeLine{12000 \textcolor{preprocessor}{\#define USB\_ISTAT\_STALL\_MASK                     (0x80U)}}
\DoxyCodeLine{12001 \textcolor{preprocessor}{\#define USB\_ISTAT\_STALL\_SHIFT                    (7U)}}
\DoxyCodeLine{12002 \textcolor{preprocessor}{\#define USB\_ISTAT\_STALL(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_STALL\_SHIFT)) \& USB\_ISTAT\_STALL\_MASK)}}
\DoxyCodeLine{12003 }
\DoxyCodeLine{12005 \textcolor{preprocessor}{\#define USB\_INTEN\_USBRSTEN\_MASK                  (0x1U)}}
\DoxyCodeLine{12006 \textcolor{preprocessor}{\#define USB\_INTEN\_USBRSTEN\_SHIFT                 (0U)}}
\DoxyCodeLine{12007 \textcolor{preprocessor}{\#define USB\_INTEN\_USBRSTEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_USBRSTEN\_SHIFT)) \& USB\_INTEN\_USBRSTEN\_MASK)}}
\DoxyCodeLine{12008 \textcolor{preprocessor}{\#define USB\_INTEN\_ERROREN\_MASK                   (0x2U)}}
\DoxyCodeLine{12009 \textcolor{preprocessor}{\#define USB\_INTEN\_ERROREN\_SHIFT                  (1U)}}
\DoxyCodeLine{12010 \textcolor{preprocessor}{\#define USB\_INTEN\_ERROREN(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_ERROREN\_SHIFT)) \& USB\_INTEN\_ERROREN\_MASK)}}
\DoxyCodeLine{12011 \textcolor{preprocessor}{\#define USB\_INTEN\_SOFTOKEN\_MASK                  (0x4U)}}
\DoxyCodeLine{12012 \textcolor{preprocessor}{\#define USB\_INTEN\_SOFTOKEN\_SHIFT                 (2U)}}
\DoxyCodeLine{12013 \textcolor{preprocessor}{\#define USB\_INTEN\_SOFTOKEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_SOFTOKEN\_SHIFT)) \& USB\_INTEN\_SOFTOKEN\_MASK)}}
\DoxyCodeLine{12014 \textcolor{preprocessor}{\#define USB\_INTEN\_TOKDNEEN\_MASK                  (0x8U)}}
\DoxyCodeLine{12015 \textcolor{preprocessor}{\#define USB\_INTEN\_TOKDNEEN\_SHIFT                 (3U)}}
\DoxyCodeLine{12016 \textcolor{preprocessor}{\#define USB\_INTEN\_TOKDNEEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_TOKDNEEN\_SHIFT)) \& USB\_INTEN\_TOKDNEEN\_MASK)}}
\DoxyCodeLine{12017 \textcolor{preprocessor}{\#define USB\_INTEN\_SLEEPEN\_MASK                   (0x10U)}}
\DoxyCodeLine{12018 \textcolor{preprocessor}{\#define USB\_INTEN\_SLEEPEN\_SHIFT                  (4U)}}
\DoxyCodeLine{12019 \textcolor{preprocessor}{\#define USB\_INTEN\_SLEEPEN(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_SLEEPEN\_SHIFT)) \& USB\_INTEN\_SLEEPEN\_MASK)}}
\DoxyCodeLine{12020 \textcolor{preprocessor}{\#define USB\_INTEN\_RESUMEEN\_MASK                  (0x20U)}}
\DoxyCodeLine{12021 \textcolor{preprocessor}{\#define USB\_INTEN\_RESUMEEN\_SHIFT                 (5U)}}
\DoxyCodeLine{12022 \textcolor{preprocessor}{\#define USB\_INTEN\_RESUMEEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_RESUMEEN\_SHIFT)) \& USB\_INTEN\_RESUMEEN\_MASK)}}
\DoxyCodeLine{12023 \textcolor{preprocessor}{\#define USB\_INTEN\_ATTACHEN\_MASK                  (0x40U)}}
\DoxyCodeLine{12024 \textcolor{preprocessor}{\#define USB\_INTEN\_ATTACHEN\_SHIFT                 (6U)}}
\DoxyCodeLine{12025 \textcolor{preprocessor}{\#define USB\_INTEN\_ATTACHEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_ATTACHEN\_SHIFT)) \& USB\_INTEN\_ATTACHEN\_MASK)}}
\DoxyCodeLine{12026 \textcolor{preprocessor}{\#define USB\_INTEN\_STALLEN\_MASK                   (0x80U)}}
\DoxyCodeLine{12027 \textcolor{preprocessor}{\#define USB\_INTEN\_STALLEN\_SHIFT                  (7U)}}
\DoxyCodeLine{12028 \textcolor{preprocessor}{\#define USB\_INTEN\_STALLEN(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_INTEN\_STALLEN\_SHIFT)) \& USB\_INTEN\_STALLEN\_MASK)}}
\DoxyCodeLine{12029 }
\DoxyCodeLine{12031 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_PIDERR\_MASK                  (0x1U)}}
\DoxyCodeLine{12032 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_PIDERR\_SHIFT                 (0U)}}
\DoxyCodeLine{12033 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_PIDERR(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_PIDERR\_SHIFT)) \& USB\_ERRSTAT\_PIDERR\_MASK)}}
\DoxyCodeLine{12034 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC5EOF\_MASK                 (0x2U)}}
\DoxyCodeLine{12035 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC5EOF\_SHIFT                (1U)}}
\DoxyCodeLine{12036 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC5EOF(x)                   (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_CRC5EOF\_SHIFT)) \& USB\_ERRSTAT\_CRC5EOF\_MASK)}}
\DoxyCodeLine{12037 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC16\_MASK                   (0x4U)}}
\DoxyCodeLine{12038 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC16\_SHIFT                  (2U)}}
\DoxyCodeLine{12039 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_CRC16(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_CRC16\_SHIFT)) \& USB\_ERRSTAT\_CRC16\_MASK)}}
\DoxyCodeLine{12040 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DFN8\_MASK                    (0x8U)}}
\DoxyCodeLine{12041 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DFN8\_SHIFT                   (3U)}}
\DoxyCodeLine{12042 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DFN8(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_DFN8\_SHIFT)) \& USB\_ERRSTAT\_DFN8\_MASK)}}
\DoxyCodeLine{12043 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTOERR\_MASK                  (0x10U)}}
\DoxyCodeLine{12044 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTOERR\_SHIFT                 (4U)}}
\DoxyCodeLine{12045 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTOERR(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_BTOERR\_SHIFT)) \& USB\_ERRSTAT\_BTOERR\_MASK)}}
\DoxyCodeLine{12046 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DMAERR\_MASK                  (0x20U)}}
\DoxyCodeLine{12047 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DMAERR\_SHIFT                 (5U)}}
\DoxyCodeLine{12048 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_DMAERR(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_DMAERR\_SHIFT)) \& USB\_ERRSTAT\_DMAERR\_MASK)}}
\DoxyCodeLine{12049 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTSERR\_MASK                  (0x80U)}}
\DoxyCodeLine{12050 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTSERR\_SHIFT                 (7U)}}
\DoxyCodeLine{12051 \textcolor{preprocessor}{\#define USB\_ERRSTAT\_BTSERR(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERRSTAT\_BTSERR\_SHIFT)) \& USB\_ERRSTAT\_BTSERR\_MASK)}}
\DoxyCodeLine{12052 }
\DoxyCodeLine{12054 \textcolor{preprocessor}{\#define USB\_ERREN\_PIDERREN\_MASK                  (0x1U)}}
\DoxyCodeLine{12055 \textcolor{preprocessor}{\#define USB\_ERREN\_PIDERREN\_SHIFT                 (0U)}}
\DoxyCodeLine{12056 \textcolor{preprocessor}{\#define USB\_ERREN\_PIDERREN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_PIDERREN\_SHIFT)) \& USB\_ERREN\_PIDERREN\_MASK)}}
\DoxyCodeLine{12057 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC5EOFEN\_MASK                 (0x2U)}}
\DoxyCodeLine{12058 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC5EOFEN\_SHIFT                (1U)}}
\DoxyCodeLine{12059 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC5EOFEN(x)                   (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_CRC5EOFEN\_SHIFT)) \& USB\_ERREN\_CRC5EOFEN\_MASK)}}
\DoxyCodeLine{12060 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC16EN\_MASK                   (0x4U)}}
\DoxyCodeLine{12061 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC16EN\_SHIFT                  (2U)}}
\DoxyCodeLine{12062 \textcolor{preprocessor}{\#define USB\_ERREN\_CRC16EN(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_CRC16EN\_SHIFT)) \& USB\_ERREN\_CRC16EN\_MASK)}}
\DoxyCodeLine{12063 \textcolor{preprocessor}{\#define USB\_ERREN\_DFN8EN\_MASK                    (0x8U)}}
\DoxyCodeLine{12064 \textcolor{preprocessor}{\#define USB\_ERREN\_DFN8EN\_SHIFT                   (3U)}}
\DoxyCodeLine{12065 \textcolor{preprocessor}{\#define USB\_ERREN\_DFN8EN(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_DFN8EN\_SHIFT)) \& USB\_ERREN\_DFN8EN\_MASK)}}
\DoxyCodeLine{12066 \textcolor{preprocessor}{\#define USB\_ERREN\_BTOERREN\_MASK                  (0x10U)}}
\DoxyCodeLine{12067 \textcolor{preprocessor}{\#define USB\_ERREN\_BTOERREN\_SHIFT                 (4U)}}
\DoxyCodeLine{12068 \textcolor{preprocessor}{\#define USB\_ERREN\_BTOERREN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_BTOERREN\_SHIFT)) \& USB\_ERREN\_BTOERREN\_MASK)}}
\DoxyCodeLine{12069 \textcolor{preprocessor}{\#define USB\_ERREN\_DMAERREN\_MASK                  (0x20U)}}
\DoxyCodeLine{12070 \textcolor{preprocessor}{\#define USB\_ERREN\_DMAERREN\_SHIFT                 (5U)}}
\DoxyCodeLine{12071 \textcolor{preprocessor}{\#define USB\_ERREN\_DMAERREN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_DMAERREN\_SHIFT)) \& USB\_ERREN\_DMAERREN\_MASK)}}
\DoxyCodeLine{12072 \textcolor{preprocessor}{\#define USB\_ERREN\_BTSERREN\_MASK                  (0x80U)}}
\DoxyCodeLine{12073 \textcolor{preprocessor}{\#define USB\_ERREN\_BTSERREN\_SHIFT                 (7U)}}
\DoxyCodeLine{12074 \textcolor{preprocessor}{\#define USB\_ERREN\_BTSERREN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ERREN\_BTSERREN\_SHIFT)) \& USB\_ERREN\_BTSERREN\_MASK)}}
\DoxyCodeLine{12075 }
\DoxyCodeLine{12077 \textcolor{preprocessor}{\#define USB\_STAT\_ODD\_MASK                        (0x4U)}}
\DoxyCodeLine{12078 \textcolor{preprocessor}{\#define USB\_STAT\_ODD\_SHIFT                       (2U)}}
\DoxyCodeLine{12079 \textcolor{preprocessor}{\#define USB\_STAT\_ODD(x)                          (((uint8\_t)(((uint8\_t)(x)) << USB\_STAT\_ODD\_SHIFT)) \& USB\_STAT\_ODD\_MASK)}}
\DoxyCodeLine{12080 \textcolor{preprocessor}{\#define USB\_STAT\_TX\_MASK                         (0x8U)}}
\DoxyCodeLine{12081 \textcolor{preprocessor}{\#define USB\_STAT\_TX\_SHIFT                        (3U)}}
\DoxyCodeLine{12082 \textcolor{preprocessor}{\#define USB\_STAT\_TX(x)                           (((uint8\_t)(((uint8\_t)(x)) << USB\_STAT\_TX\_SHIFT)) \& USB\_STAT\_TX\_MASK)}}
\DoxyCodeLine{12083 \textcolor{preprocessor}{\#define USB\_STAT\_ENDP\_MASK                       (0xF0U)}}
\DoxyCodeLine{12084 \textcolor{preprocessor}{\#define USB\_STAT\_ENDP\_SHIFT                      (4U)}}
\DoxyCodeLine{12085 \textcolor{preprocessor}{\#define USB\_STAT\_ENDP(x)                         (((uint8\_t)(((uint8\_t)(x)) << USB\_STAT\_ENDP\_SHIFT)) \& USB\_STAT\_ENDP\_MASK)}}
\DoxyCodeLine{12086 }
\DoxyCodeLine{12088 \textcolor{preprocessor}{\#define USB\_CTL\_USBENSOFEN\_MASK                  (0x1U)}}
\DoxyCodeLine{12089 \textcolor{preprocessor}{\#define USB\_CTL\_USBENSOFEN\_SHIFT                 (0U)}}
\DoxyCodeLine{12090 \textcolor{preprocessor}{\#define USB\_CTL\_USBENSOFEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_USBENSOFEN\_SHIFT)) \& USB\_CTL\_USBENSOFEN\_MASK)}}
\DoxyCodeLine{12091 \textcolor{preprocessor}{\#define USB\_CTL\_ODDRST\_MASK                      (0x2U)}}
\DoxyCodeLine{12092 \textcolor{preprocessor}{\#define USB\_CTL\_ODDRST\_SHIFT                     (1U)}}
\DoxyCodeLine{12093 \textcolor{preprocessor}{\#define USB\_CTL\_ODDRST(x)                        (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_ODDRST\_SHIFT)) \& USB\_CTL\_ODDRST\_MASK)}}
\DoxyCodeLine{12094 \textcolor{preprocessor}{\#define USB\_CTL\_RESUME\_MASK                      (0x4U)}}
\DoxyCodeLine{12095 \textcolor{preprocessor}{\#define USB\_CTL\_RESUME\_SHIFT                     (2U)}}
\DoxyCodeLine{12096 \textcolor{preprocessor}{\#define USB\_CTL\_RESUME(x)                        (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_RESUME\_SHIFT)) \& USB\_CTL\_RESUME\_MASK)}}
\DoxyCodeLine{12097 \textcolor{preprocessor}{\#define USB\_CTL\_HOSTMODEEN\_MASK                  (0x8U)}}
\DoxyCodeLine{12098 \textcolor{preprocessor}{\#define USB\_CTL\_HOSTMODEEN\_SHIFT                 (3U)}}
\DoxyCodeLine{12099 \textcolor{preprocessor}{\#define USB\_CTL\_HOSTMODEEN(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_HOSTMODEEN\_SHIFT)) \& USB\_CTL\_HOSTMODEEN\_MASK)}}
\DoxyCodeLine{12100 \textcolor{preprocessor}{\#define USB\_CTL\_RESET\_MASK                       (0x10U)}}
\DoxyCodeLine{12101 \textcolor{preprocessor}{\#define USB\_CTL\_RESET\_SHIFT                      (4U)}}
\DoxyCodeLine{12102 \textcolor{preprocessor}{\#define USB\_CTL\_RESET(x)                         (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_RESET\_SHIFT)) \& USB\_CTL\_RESET\_MASK)}}
\DoxyCodeLine{12103 \textcolor{preprocessor}{\#define USB\_CTL\_TXSUSPENDTOKENBUSY\_MASK          (0x20U)}}
\DoxyCodeLine{12104 \textcolor{preprocessor}{\#define USB\_CTL\_TXSUSPENDTOKENBUSY\_SHIFT         (5U)}}
\DoxyCodeLine{12105 \textcolor{preprocessor}{\#define USB\_CTL\_TXSUSPENDTOKENBUSY(x)            (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_TXSUSPENDTOKENBUSY\_SHIFT)) \& USB\_CTL\_TXSUSPENDTOKENBUSY\_MASK)}}
\DoxyCodeLine{12106 \textcolor{preprocessor}{\#define USB\_CTL\_SE0\_MASK                         (0x40U)}}
\DoxyCodeLine{12107 \textcolor{preprocessor}{\#define USB\_CTL\_SE0\_SHIFT                        (6U)}}
\DoxyCodeLine{12108 \textcolor{preprocessor}{\#define USB\_CTL\_SE0(x)                           (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_SE0\_SHIFT)) \& USB\_CTL\_SE0\_MASK)}}
\DoxyCodeLine{12109 \textcolor{preprocessor}{\#define USB\_CTL\_JSTATE\_MASK                      (0x80U)}}
\DoxyCodeLine{12110 \textcolor{preprocessor}{\#define USB\_CTL\_JSTATE\_SHIFT                     (7U)}}
\DoxyCodeLine{12111 \textcolor{preprocessor}{\#define USB\_CTL\_JSTATE(x)                        (((uint8\_t)(((uint8\_t)(x)) << USB\_CTL\_JSTATE\_SHIFT)) \& USB\_CTL\_JSTATE\_MASK)}}
\DoxyCodeLine{12112 }
\DoxyCodeLine{12114 \textcolor{preprocessor}{\#define USB\_ADDR\_ADDR\_MASK                       (0x7FU)}}
\DoxyCodeLine{12115 \textcolor{preprocessor}{\#define USB\_ADDR\_ADDR\_SHIFT                      (0U)}}
\DoxyCodeLine{12116 \textcolor{preprocessor}{\#define USB\_ADDR\_ADDR(x)                         (((uint8\_t)(((uint8\_t)(x)) << USB\_ADDR\_ADDR\_SHIFT)) \& USB\_ADDR\_ADDR\_MASK)}}
\DoxyCodeLine{12117 \textcolor{preprocessor}{\#define USB\_ADDR\_LSEN\_MASK                       (0x80U)}}
\DoxyCodeLine{12118 \textcolor{preprocessor}{\#define USB\_ADDR\_LSEN\_SHIFT                      (7U)}}
\DoxyCodeLine{12119 \textcolor{preprocessor}{\#define USB\_ADDR\_LSEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << USB\_ADDR\_LSEN\_SHIFT)) \& USB\_ADDR\_LSEN\_MASK)}}
\DoxyCodeLine{12120 }
\DoxyCodeLine{12122 \textcolor{preprocessor}{\#define USB\_BDTPAGE1\_BDTBA\_MASK                  (0xFEU)}}
\DoxyCodeLine{12123 \textcolor{preprocessor}{\#define USB\_BDTPAGE1\_BDTBA\_SHIFT                 (1U)}}
\DoxyCodeLine{12124 \textcolor{preprocessor}{\#define USB\_BDTPAGE1\_BDTBA(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_BDTPAGE1\_BDTBA\_SHIFT)) \& USB\_BDTPAGE1\_BDTBA\_MASK)}}
\DoxyCodeLine{12125 }
\DoxyCodeLine{12127 \textcolor{preprocessor}{\#define USB\_FRMNUML\_FRM\_MASK                     (0xFFU)}}
\DoxyCodeLine{12128 \textcolor{preprocessor}{\#define USB\_FRMNUML\_FRM\_SHIFT                    (0U)}}
\DoxyCodeLine{12129 \textcolor{preprocessor}{\#define USB\_FRMNUML\_FRM(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_FRMNUML\_FRM\_SHIFT)) \& USB\_FRMNUML\_FRM\_MASK)}}
\DoxyCodeLine{12130 }
\DoxyCodeLine{12132 \textcolor{preprocessor}{\#define USB\_FRMNUMH\_FRM\_MASK                     (0x7U)}}
\DoxyCodeLine{12133 \textcolor{preprocessor}{\#define USB\_FRMNUMH\_FRM\_SHIFT                    (0U)}}
\DoxyCodeLine{12134 \textcolor{preprocessor}{\#define USB\_FRMNUMH\_FRM(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_FRMNUMH\_FRM\_SHIFT)) \& USB\_FRMNUMH\_FRM\_MASK)}}
\DoxyCodeLine{12135 }
\DoxyCodeLine{12137 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENENDPT\_MASK                (0xFU)}}
\DoxyCodeLine{12138 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENENDPT\_SHIFT               (0U)}}
\DoxyCodeLine{12139 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENENDPT(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_TOKEN\_TOKENENDPT\_SHIFT)) \& USB\_TOKEN\_TOKENENDPT\_MASK)}}
\DoxyCodeLine{12140 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENPID\_MASK                  (0xF0U)}}
\DoxyCodeLine{12141 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENPID\_SHIFT                 (4U)}}
\DoxyCodeLine{12142 \textcolor{preprocessor}{\#define USB\_TOKEN\_TOKENPID(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_TOKEN\_TOKENPID\_SHIFT)) \& USB\_TOKEN\_TOKENPID\_MASK)}}
\DoxyCodeLine{12143 }
\DoxyCodeLine{12145 \textcolor{preprocessor}{\#define USB\_SOFTHLD\_CNT\_MASK                     (0xFFU)}}
\DoxyCodeLine{12146 \textcolor{preprocessor}{\#define USB\_SOFTHLD\_CNT\_SHIFT                    (0U)}}
\DoxyCodeLine{12147 \textcolor{preprocessor}{\#define USB\_SOFTHLD\_CNT(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_SOFTHLD\_CNT\_SHIFT)) \& USB\_SOFTHLD\_CNT\_MASK)}}
\DoxyCodeLine{12148 }
\DoxyCodeLine{12150 \textcolor{preprocessor}{\#define USB\_BDTPAGE2\_BDTBA\_MASK                  (0xFFU)}}
\DoxyCodeLine{12151 \textcolor{preprocessor}{\#define USB\_BDTPAGE2\_BDTBA\_SHIFT                 (0U)}}
\DoxyCodeLine{12152 \textcolor{preprocessor}{\#define USB\_BDTPAGE2\_BDTBA(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_BDTPAGE2\_BDTBA\_SHIFT)) \& USB\_BDTPAGE2\_BDTBA\_MASK)}}
\DoxyCodeLine{12153 }
\DoxyCodeLine{12155 \textcolor{preprocessor}{\#define USB\_BDTPAGE3\_BDTBA\_MASK                  (0xFFU)}}
\DoxyCodeLine{12156 \textcolor{preprocessor}{\#define USB\_BDTPAGE3\_BDTBA\_SHIFT                 (0U)}}
\DoxyCodeLine{12157 \textcolor{preprocessor}{\#define USB\_BDTPAGE3\_BDTBA(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_BDTPAGE3\_BDTBA\_SHIFT)) \& USB\_BDTPAGE3\_BDTBA\_MASK)}}
\DoxyCodeLine{12158 }
\DoxyCodeLine{12160 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPHSHK\_MASK                    (0x1U)}}
\DoxyCodeLine{12161 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPHSHK\_SHIFT                   (0U)}}
\DoxyCodeLine{12162 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPHSHK(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_EPHSHK\_SHIFT)) \& USB\_ENDPT\_EPHSHK\_MASK)}}
\DoxyCodeLine{12163 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPSTALL\_MASK                   (0x2U)}}
\DoxyCodeLine{12164 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPSTALL\_SHIFT                  (1U)}}
\DoxyCodeLine{12165 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPSTALL(x)                     (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_EPSTALL\_SHIFT)) \& USB\_ENDPT\_EPSTALL\_MASK)}}
\DoxyCodeLine{12166 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPTXEN\_MASK                    (0x4U)}}
\DoxyCodeLine{12167 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPTXEN\_SHIFT                   (2U)}}
\DoxyCodeLine{12168 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPTXEN(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_EPTXEN\_SHIFT)) \& USB\_ENDPT\_EPTXEN\_MASK)}}
\DoxyCodeLine{12169 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPRXEN\_MASK                    (0x8U)}}
\DoxyCodeLine{12170 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPRXEN\_SHIFT                   (3U)}}
\DoxyCodeLine{12171 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPRXEN(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_EPRXEN\_SHIFT)) \& USB\_ENDPT\_EPRXEN\_MASK)}}
\DoxyCodeLine{12172 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPCTLDIS\_MASK                  (0x10U)}}
\DoxyCodeLine{12173 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPCTLDIS\_SHIFT                 (4U)}}
\DoxyCodeLine{12174 \textcolor{preprocessor}{\#define USB\_ENDPT\_EPCTLDIS(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_EPCTLDIS\_SHIFT)) \& USB\_ENDPT\_EPCTLDIS\_MASK)}}
\DoxyCodeLine{12175 \textcolor{preprocessor}{\#define USB\_ENDPT\_RETRYDIS\_MASK                  (0x40U)}}
\DoxyCodeLine{12176 \textcolor{preprocessor}{\#define USB\_ENDPT\_RETRYDIS\_SHIFT                 (6U)}}
\DoxyCodeLine{12177 \textcolor{preprocessor}{\#define USB\_ENDPT\_RETRYDIS(x)                    (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_RETRYDIS\_SHIFT)) \& USB\_ENDPT\_RETRYDIS\_MASK)}}
\DoxyCodeLine{12178 \textcolor{preprocessor}{\#define USB\_ENDPT\_HOSTWOHUB\_MASK                 (0x80U)}}
\DoxyCodeLine{12179 \textcolor{preprocessor}{\#define USB\_ENDPT\_HOSTWOHUB\_SHIFT                (7U)}}
\DoxyCodeLine{12180 \textcolor{preprocessor}{\#define USB\_ENDPT\_HOSTWOHUB(x)                   (((uint8\_t)(((uint8\_t)(x)) << USB\_ENDPT\_HOSTWOHUB\_SHIFT)) \& USB\_ENDPT\_HOSTWOHUB\_MASK)}}
\DoxyCodeLine{12181 }
\DoxyCodeLine{12182 \textcolor{comment}{/* The count of USB\_ENDPT */}}
\DoxyCodeLine{12183 \textcolor{preprocessor}{\#define USB\_ENDPT\_COUNT                          (16U)}}
\DoxyCodeLine{12184 }
\DoxyCodeLine{12186 \textcolor{preprocessor}{\#define USB\_USBCTRL\_PDE\_MASK                     (0x40U)}}
\DoxyCodeLine{12187 \textcolor{preprocessor}{\#define USB\_USBCTRL\_PDE\_SHIFT                    (6U)}}
\DoxyCodeLine{12188 \textcolor{preprocessor}{\#define USB\_USBCTRL\_PDE(x)                       (((uint8\_t)(((uint8\_t)(x)) << USB\_USBCTRL\_PDE\_SHIFT)) \& USB\_USBCTRL\_PDE\_MASK)}}
\DoxyCodeLine{12189 \textcolor{preprocessor}{\#define USB\_USBCTRL\_SUSP\_MASK                    (0x80U)}}
\DoxyCodeLine{12190 \textcolor{preprocessor}{\#define USB\_USBCTRL\_SUSP\_SHIFT                   (7U)}}
\DoxyCodeLine{12191 \textcolor{preprocessor}{\#define USB\_USBCTRL\_SUSP(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_USBCTRL\_SUSP\_SHIFT)) \& USB\_USBCTRL\_SUSP\_MASK)}}
\DoxyCodeLine{12192 }
\DoxyCodeLine{12194 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DMPD\_MASK                    (0x10U)}}
\DoxyCodeLine{12195 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DMPD\_SHIFT                   (4U)}}
\DoxyCodeLine{12196 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DMPD(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_OBSERVE\_DMPD\_SHIFT)) \& USB\_OBSERVE\_DMPD\_MASK)}}
\DoxyCodeLine{12197 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPD\_MASK                    (0x40U)}}
\DoxyCodeLine{12198 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPD\_SHIFT                   (6U)}}
\DoxyCodeLine{12199 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPD(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_OBSERVE\_DPPD\_SHIFT)) \& USB\_OBSERVE\_DPPD\_MASK)}}
\DoxyCodeLine{12200 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPU\_MASK                    (0x80U)}}
\DoxyCodeLine{12201 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPU\_SHIFT                   (7U)}}
\DoxyCodeLine{12202 \textcolor{preprocessor}{\#define USB\_OBSERVE\_DPPU(x)                      (((uint8\_t)(((uint8\_t)(x)) << USB\_OBSERVE\_DPPU\_SHIFT)) \& USB\_OBSERVE\_DPPU\_MASK)}}
\DoxyCodeLine{12203 }
\DoxyCodeLine{12205 \textcolor{preprocessor}{\#define USB\_CONTROL\_DPPULLUPNONOTG\_MASK          (0x10U)}}
\DoxyCodeLine{12206 \textcolor{preprocessor}{\#define USB\_CONTROL\_DPPULLUPNONOTG\_SHIFT         (4U)}}
\DoxyCodeLine{12207 \textcolor{preprocessor}{\#define USB\_CONTROL\_DPPULLUPNONOTG(x)            (((uint8\_t)(((uint8\_t)(x)) << USB\_CONTROL\_DPPULLUPNONOTG\_SHIFT)) \& USB\_CONTROL\_DPPULLUPNONOTG\_MASK)}}
\DoxyCodeLine{12208 }
\DoxyCodeLine{12210 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_RESUME\_INT\_MASK          (0x1U)}}
\DoxyCodeLine{12211 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_RESUME\_INT\_SHIFT         (0U)}}
\DoxyCodeLine{12212 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_RESUME\_INT(x)            (((uint8\_t)(((uint8\_t)(x)) << USB\_USBTRC0\_USB\_RESUME\_INT\_SHIFT)) \& USB\_USBTRC0\_USB\_RESUME\_INT\_MASK)}}
\DoxyCodeLine{12213 \textcolor{preprocessor}{\#define USB\_USBTRC0\_SYNC\_DET\_MASK                (0x2U)}}
\DoxyCodeLine{12214 \textcolor{preprocessor}{\#define USB\_USBTRC0\_SYNC\_DET\_SHIFT               (1U)}}
\DoxyCodeLine{12215 \textcolor{preprocessor}{\#define USB\_USBTRC0\_SYNC\_DET(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_USBTRC0\_SYNC\_DET\_SHIFT)) \& USB\_USBTRC0\_SYNC\_DET\_MASK)}}
\DoxyCodeLine{12216 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_CLK\_RECOVERY\_INT\_MASK    (0x4U)}}
\DoxyCodeLine{12217 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_CLK\_RECOVERY\_INT\_SHIFT   (2U)}}
\DoxyCodeLine{12218 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USB\_CLK\_RECOVERY\_INT(x)      (((uint8\_t)(((uint8\_t)(x)) << USB\_USBTRC0\_USB\_CLK\_RECOVERY\_INT\_SHIFT)) \& USB\_USBTRC0\_USB\_CLK\_RECOVERY\_INT\_MASK)}}
\DoxyCodeLine{12219 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESMEN\_MASK               (0x20U)}}
\DoxyCodeLine{12220 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESMEN\_SHIFT              (5U)}}
\DoxyCodeLine{12221 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESMEN(x)                 (((uint8\_t)(((uint8\_t)(x)) << USB\_USBTRC0\_USBRESMEN\_SHIFT)) \& USB\_USBTRC0\_USBRESMEN\_MASK)}}
\DoxyCodeLine{12222 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESET\_MASK                (0x80U)}}
\DoxyCodeLine{12223 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESET\_SHIFT               (7U)}}
\DoxyCodeLine{12224 \textcolor{preprocessor}{\#define USB\_USBTRC0\_USBRESET(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_USBTRC0\_USBRESET\_SHIFT)) \& USB\_USBTRC0\_USBRESET\_MASK)}}
\DoxyCodeLine{12225 }
\DoxyCodeLine{12227 \textcolor{preprocessor}{\#define USB\_USBFRMADJUST\_ADJ\_MASK                (0xFFU)}}
\DoxyCodeLine{12228 \textcolor{preprocessor}{\#define USB\_USBFRMADJUST\_ADJ\_SHIFT               (0U)}}
\DoxyCodeLine{12229 \textcolor{preprocessor}{\#define USB\_USBFRMADJUST\_ADJ(x)                  (((uint8\_t)(((uint8\_t)(x)) << USB\_USBFRMADJUST\_ADJ\_SHIFT)) \& USB\_USBFRMADJUST\_ADJ\_MASK)}}
\DoxyCodeLine{12230 }
\DoxyCodeLine{12232 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_RESTART\_IFRTRIM\_EN\_MASK (0x20U)}}
\DoxyCodeLine{12233 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_RESTART\_IFRTRIM\_EN\_SHIFT (5U)}}
\DoxyCodeLine{12234 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_RESTART\_IFRTRIM\_EN(x) (((uint8\_t)(((uint8\_t)(x)) << USB\_CLK\_RECOVER\_CTRL\_RESTART\_IFRTRIM\_EN\_SHIFT)) \& USB\_CLK\_RECOVER\_CTRL\_RESTART\_IFRTRIM\_EN\_MASK)}}
\DoxyCodeLine{12235 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_RESET\_RESUME\_ROUGH\_EN\_MASK (0x40U)}}
\DoxyCodeLine{12236 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_RESET\_RESUME\_ROUGH\_EN\_SHIFT (6U)}}
\DoxyCodeLine{12237 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_RESET\_RESUME\_ROUGH\_EN(x) (((uint8\_t)(((uint8\_t)(x)) << USB\_CLK\_RECOVER\_CTRL\_RESET\_RESUME\_ROUGH\_EN\_SHIFT)) \& USB\_CLK\_RECOVER\_CTRL\_RESET\_RESUME\_ROUGH\_EN\_MASK)}}
\DoxyCodeLine{12238 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_CLOCK\_RECOVER\_EN\_MASK (0x80U)}}
\DoxyCodeLine{12239 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_CLOCK\_RECOVER\_EN\_SHIFT (7U)}}
\DoxyCodeLine{12240 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_CTRL\_CLOCK\_RECOVER\_EN(x) (((uint8\_t)(((uint8\_t)(x)) << USB\_CLK\_RECOVER\_CTRL\_CLOCK\_RECOVER\_EN\_SHIFT)) \& USB\_CLK\_RECOVER\_CTRL\_CLOCK\_RECOVER\_EN\_MASK)}}
\DoxyCodeLine{12241 }
\DoxyCodeLine{12243 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_IRC\_EN\_REG\_EN\_MASK       (0x1U)}}
\DoxyCodeLine{12244 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_IRC\_EN\_REG\_EN\_SHIFT      (0U)}}
\DoxyCodeLine{12245 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_IRC\_EN\_REG\_EN(x)         (((uint8\_t)(((uint8\_t)(x)) << USB\_CLK\_RECOVER\_IRC\_EN\_REG\_EN\_SHIFT)) \& USB\_CLK\_RECOVER\_IRC\_EN\_REG\_EN\_MASK)}}
\DoxyCodeLine{12246 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_IRC\_EN\_IRC\_EN\_MASK       (0x2U)}}
\DoxyCodeLine{12247 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_IRC\_EN\_IRC\_EN\_SHIFT      (1U)}}
\DoxyCodeLine{12248 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_IRC\_EN\_IRC\_EN(x)         (((uint8\_t)(((uint8\_t)(x)) << USB\_CLK\_RECOVER\_IRC\_EN\_IRC\_EN\_SHIFT)) \& USB\_CLK\_RECOVER\_IRC\_EN\_IRC\_EN\_MASK)}}
\DoxyCodeLine{12249 }
\DoxyCodeLine{12251 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_INT\_STATUS\_OVF\_ERROR\_MASK (0x10U)}}
\DoxyCodeLine{12252 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_INT\_STATUS\_OVF\_ERROR\_SHIFT (4U)}}
\DoxyCodeLine{12253 \textcolor{preprocessor}{\#define USB\_CLK\_RECOVER\_INT\_STATUS\_OVF\_ERROR(x)  (((uint8\_t)(((uint8\_t)(x)) << USB\_CLK\_RECOVER\_INT\_STATUS\_OVF\_ERROR\_SHIFT)) \& USB\_CLK\_RECOVER\_INT\_STATUS\_OVF\_ERROR\_MASK)}}
\DoxyCodeLine{12254 }
\DoxyCodeLine{12255  \textcolor{comment}{/* end of group USB\_Register\_Masks */}}
\DoxyCodeLine{12259 }
\DoxyCodeLine{12260 }
\DoxyCodeLine{12261 \textcolor{comment}{/* USB -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{12263 \textcolor{preprocessor}{\#define USB0\_BASE                                (0x40072000u)}}
\DoxyCodeLine{12265 \textcolor{preprocessor}{\#define USB0                                     ((USB\_Type *)USB0\_BASE)}}
\DoxyCodeLine{12267 \textcolor{preprocessor}{\#define USB\_BASE\_ADDRS                           \{ USB0\_BASE \}}}
\DoxyCodeLine{12269 \textcolor{preprocessor}{\#define USB\_BASE\_PTRS                            \{ USB0 \}}}
\DoxyCodeLine{12271 \textcolor{preprocessor}{\#define USB\_IRQS                                 \{ USB0\_IRQn \}}}
\DoxyCodeLine{12272  \textcolor{comment}{/* end of group USB\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{12276 }
\DoxyCodeLine{12277 }
\DoxyCodeLine{12278 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12279 \textcolor{comment}{   -\/-\/ USBDCD Peripheral Access Layer}}
\DoxyCodeLine{12280 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12281 }
\DoxyCodeLine{12288 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{12289   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}{CONTROL}};                           }
\DoxyCodeLine{12290   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}{CLOCK}};                             }
\DoxyCodeLine{12291   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}{STATUS}};                            }
\DoxyCodeLine{12292        uint8\_t RESERVED\_0[4];}
\DoxyCodeLine{12293   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}{TIMER0}};                            }
\DoxyCodeLine{12294   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}{TIMER1}};                            }
\DoxyCodeLine{12295   \textcolor{keyword}{union }\{                                          \textcolor{comment}{/* offset: 0x18 */}}
\DoxyCodeLine{12296     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}{TIMER2\_BC11}};                       }
\DoxyCodeLine{12297     \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}{TIMER2\_BC12}};                       }
\DoxyCodeLine{12298   \};}
\DoxyCodeLine{12299 \} \mbox{\hyperlink{struct_u_s_b_d_c_d___type}{USBDCD\_Type}};}
\DoxyCodeLine{12300 }
\DoxyCodeLine{12301 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12302 \textcolor{comment}{   -\/-\/ USBDCD Register Masks}}
\DoxyCodeLine{12303 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12304 }
\DoxyCodeLine{12311 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IACK\_MASK                 (0x1U)}}
\DoxyCodeLine{12312 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IACK\_SHIFT                (0U)}}
\DoxyCodeLine{12313 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IACK(x)                   (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CONTROL\_IACK\_SHIFT)) \& USBDCD\_CONTROL\_IACK\_MASK)}}
\DoxyCodeLine{12314 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IF\_MASK                   (0x100U)}}
\DoxyCodeLine{12315 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IF\_SHIFT                  (8U)}}
\DoxyCodeLine{12316 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IF(x)                     (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CONTROL\_IF\_SHIFT)) \& USBDCD\_CONTROL\_IF\_MASK)}}
\DoxyCodeLine{12317 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IE\_MASK                   (0x10000U)}}
\DoxyCodeLine{12318 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IE\_SHIFT                  (16U)}}
\DoxyCodeLine{12319 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_IE(x)                     (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CONTROL\_IE\_SHIFT)) \& USBDCD\_CONTROL\_IE\_MASK)}}
\DoxyCodeLine{12320 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_BC12\_MASK                 (0x20000U)}}
\DoxyCodeLine{12321 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_BC12\_SHIFT                (17U)}}
\DoxyCodeLine{12322 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_BC12(x)                   (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CONTROL\_BC12\_SHIFT)) \& USBDCD\_CONTROL\_BC12\_MASK)}}
\DoxyCodeLine{12323 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_START\_MASK                (0x1000000U)}}
\DoxyCodeLine{12324 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_START\_SHIFT               (24U)}}
\DoxyCodeLine{12325 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_START(x)                  (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CONTROL\_START\_SHIFT)) \& USBDCD\_CONTROL\_START\_MASK)}}
\DoxyCodeLine{12326 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_SR\_MASK                   (0x2000000U)}}
\DoxyCodeLine{12327 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_SR\_SHIFT                  (25U)}}
\DoxyCodeLine{12328 \textcolor{preprocessor}{\#define USBDCD\_CONTROL\_SR(x)                     (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CONTROL\_SR\_SHIFT)) \& USBDCD\_CONTROL\_SR\_MASK)}}
\DoxyCodeLine{12329 }
\DoxyCodeLine{12331 \textcolor{preprocessor}{\#define USBDCD\_CLOCK\_CLOCK\_UNIT\_MASK             (0x1U)}}
\DoxyCodeLine{12332 \textcolor{preprocessor}{\#define USBDCD\_CLOCK\_CLOCK\_UNIT\_SHIFT            (0U)}}
\DoxyCodeLine{12333 \textcolor{preprocessor}{\#define USBDCD\_CLOCK\_CLOCK\_UNIT(x)               (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CLOCK\_CLOCK\_UNIT\_SHIFT)) \& USBDCD\_CLOCK\_CLOCK\_UNIT\_MASK)}}
\DoxyCodeLine{12334 \textcolor{preprocessor}{\#define USBDCD\_CLOCK\_CLOCK\_SPEED\_MASK            (0xFFCU)}}
\DoxyCodeLine{12335 \textcolor{preprocessor}{\#define USBDCD\_CLOCK\_CLOCK\_SPEED\_SHIFT           (2U)}}
\DoxyCodeLine{12336 \textcolor{preprocessor}{\#define USBDCD\_CLOCK\_CLOCK\_SPEED(x)              (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_CLOCK\_CLOCK\_SPEED\_SHIFT)) \& USBDCD\_CLOCK\_CLOCK\_SPEED\_MASK)}}
\DoxyCodeLine{12337 }
\DoxyCodeLine{12339 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_SEQ\_RES\_MASK               (0x30000U)}}
\DoxyCodeLine{12340 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_SEQ\_RES\_SHIFT              (16U)}}
\DoxyCodeLine{12341 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_SEQ\_RES(x)                 (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_STATUS\_SEQ\_RES\_SHIFT)) \& USBDCD\_STATUS\_SEQ\_RES\_MASK)}}
\DoxyCodeLine{12342 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_SEQ\_STAT\_MASK              (0xC0000U)}}
\DoxyCodeLine{12343 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_SEQ\_STAT\_SHIFT             (18U)}}
\DoxyCodeLine{12344 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_SEQ\_STAT(x)                (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_STATUS\_SEQ\_STAT\_SHIFT)) \& USBDCD\_STATUS\_SEQ\_STAT\_MASK)}}
\DoxyCodeLine{12345 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_ERR\_MASK                   (0x100000U)}}
\DoxyCodeLine{12346 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_ERR\_SHIFT                  (20U)}}
\DoxyCodeLine{12347 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_ERR(x)                     (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_STATUS\_ERR\_SHIFT)) \& USBDCD\_STATUS\_ERR\_MASK)}}
\DoxyCodeLine{12348 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_TO\_MASK                    (0x200000U)}}
\DoxyCodeLine{12349 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_TO\_SHIFT                   (21U)}}
\DoxyCodeLine{12350 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_TO(x)                      (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_STATUS\_TO\_SHIFT)) \& USBDCD\_STATUS\_TO\_MASK)}}
\DoxyCodeLine{12351 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_ACTIVE\_MASK                (0x400000U)}}
\DoxyCodeLine{12352 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_ACTIVE\_SHIFT               (22U)}}
\DoxyCodeLine{12353 \textcolor{preprocessor}{\#define USBDCD\_STATUS\_ACTIVE(x)                  (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_STATUS\_ACTIVE\_SHIFT)) \& USBDCD\_STATUS\_ACTIVE\_MASK)}}
\DoxyCodeLine{12354 }
\DoxyCodeLine{12356 \textcolor{preprocessor}{\#define USBDCD\_TIMER0\_TUNITCON\_MASK              (0xFFFU)}}
\DoxyCodeLine{12357 \textcolor{preprocessor}{\#define USBDCD\_TIMER0\_TUNITCON\_SHIFT             (0U)}}
\DoxyCodeLine{12358 \textcolor{preprocessor}{\#define USBDCD\_TIMER0\_TUNITCON(x)                (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER0\_TUNITCON\_SHIFT)) \& USBDCD\_TIMER0\_TUNITCON\_MASK)}}
\DoxyCodeLine{12359 \textcolor{preprocessor}{\#define USBDCD\_TIMER0\_TSEQ\_INIT\_MASK             (0x3FF0000U)}}
\DoxyCodeLine{12360 \textcolor{preprocessor}{\#define USBDCD\_TIMER0\_TSEQ\_INIT\_SHIFT            (16U)}}
\DoxyCodeLine{12361 \textcolor{preprocessor}{\#define USBDCD\_TIMER0\_TSEQ\_INIT(x)               (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER0\_TSEQ\_INIT\_SHIFT)) \& USBDCD\_TIMER0\_TSEQ\_INIT\_MASK)}}
\DoxyCodeLine{12362 }
\DoxyCodeLine{12364 \textcolor{preprocessor}{\#define USBDCD\_TIMER1\_TVDPSRC\_ON\_MASK            (0x3FFU)}}
\DoxyCodeLine{12365 \textcolor{preprocessor}{\#define USBDCD\_TIMER1\_TVDPSRC\_ON\_SHIFT           (0U)}}
\DoxyCodeLine{12366 \textcolor{preprocessor}{\#define USBDCD\_TIMER1\_TVDPSRC\_ON(x)              (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER1\_TVDPSRC\_ON\_SHIFT)) \& USBDCD\_TIMER1\_TVDPSRC\_ON\_MASK)}}
\DoxyCodeLine{12367 \textcolor{preprocessor}{\#define USBDCD\_TIMER1\_TDCD\_DBNC\_MASK             (0x3FF0000U)}}
\DoxyCodeLine{12368 \textcolor{preprocessor}{\#define USBDCD\_TIMER1\_TDCD\_DBNC\_SHIFT            (16U)}}
\DoxyCodeLine{12369 \textcolor{preprocessor}{\#define USBDCD\_TIMER1\_TDCD\_DBNC(x)               (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER1\_TDCD\_DBNC\_SHIFT)) \& USBDCD\_TIMER1\_TDCD\_DBNC\_MASK)}}
\DoxyCodeLine{12370 }
\DoxyCodeLine{12372 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC11\_CHECK\_DM\_MASK         (0xFU)}}
\DoxyCodeLine{12373 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC11\_CHECK\_DM\_SHIFT        (0U)}}
\DoxyCodeLine{12374 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC11\_CHECK\_DM(x)           (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER2\_BC11\_CHECK\_DM\_SHIFT)) \& USBDCD\_TIMER2\_BC11\_CHECK\_DM\_MASK)}}
\DoxyCodeLine{12375 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC11\_TVDPSRC\_CON\_MASK      (0x3FF0000U)}}
\DoxyCodeLine{12376 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC11\_TVDPSRC\_CON\_SHIFT     (16U)}}
\DoxyCodeLine{12377 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC11\_TVDPSRC\_CON(x)        (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER2\_BC11\_TVDPSRC\_CON\_SHIFT)) \& USBDCD\_TIMER2\_BC11\_TVDPSRC\_CON\_MASK)}}
\DoxyCodeLine{12378 }
\DoxyCodeLine{12380 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC12\_TVDMSRC\_ON\_MASK       (0x3FFU)}}
\DoxyCodeLine{12381 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC12\_TVDMSRC\_ON\_SHIFT      (0U)}}
\DoxyCodeLine{12382 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC12\_TVDMSRC\_ON(x)         (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER2\_BC12\_TVDMSRC\_ON\_SHIFT)) \& USBDCD\_TIMER2\_BC12\_TVDMSRC\_ON\_MASK)}}
\DoxyCodeLine{12383 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC12\_TWAIT\_AFTER\_PRD\_MASK  (0x3FF0000U)}}
\DoxyCodeLine{12384 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC12\_TWAIT\_AFTER\_PRD\_SHIFT (16U)}}
\DoxyCodeLine{12385 \textcolor{preprocessor}{\#define USBDCD\_TIMER2\_BC12\_TWAIT\_AFTER\_PRD(x)    (((uint32\_t)(((uint32\_t)(x)) << USBDCD\_TIMER2\_BC12\_TWAIT\_AFTER\_PRD\_SHIFT)) \& USBDCD\_TIMER2\_BC12\_TWAIT\_AFTER\_PRD\_MASK)}}
\DoxyCodeLine{12386 }
\DoxyCodeLine{12387  \textcolor{comment}{/* end of group USBDCD\_Register\_Masks */}}
\DoxyCodeLine{12391 }
\DoxyCodeLine{12392 }
\DoxyCodeLine{12393 \textcolor{comment}{/* USBDCD -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{12395 \textcolor{preprocessor}{\#define USBDCD\_BASE                              (0x40035000u)}}
\DoxyCodeLine{12397 \textcolor{preprocessor}{\#define USBDCD                                   ((USBDCD\_Type *)USBDCD\_BASE)}}
\DoxyCodeLine{12399 \textcolor{preprocessor}{\#define USBDCD\_BASE\_ADDRS                        \{ USBDCD\_BASE \}}}
\DoxyCodeLine{12401 \textcolor{preprocessor}{\#define USBDCD\_BASE\_PTRS                         \{ USBDCD \}}}
\DoxyCodeLine{12403 \textcolor{preprocessor}{\#define USBDCD\_IRQS                              \{ USBDCD\_IRQn \}}}
\DoxyCodeLine{12404  \textcolor{comment}{/* end of group USBDCD\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{12408 }
\DoxyCodeLine{12409 }
\DoxyCodeLine{12410 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12411 \textcolor{comment}{   -\/-\/ VREF Peripheral Access Layer}}
\DoxyCodeLine{12412 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12413 }
\DoxyCodeLine{12420 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{12421   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}{TRM}};                                }
\DoxyCodeLine{12422   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}{SC}};                                 }
\DoxyCodeLine{12423 \} \mbox{\hyperlink{struct_v_r_e_f___type}{VREF\_Type}};}
\DoxyCodeLine{12424 }
\DoxyCodeLine{12425 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12426 \textcolor{comment}{   -\/-\/ VREF Register Masks}}
\DoxyCodeLine{12427 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12428 }
\DoxyCodeLine{12435 \textcolor{preprocessor}{\#define VREF\_TRM\_TRIM\_MASK                       (0x3FU)}}
\DoxyCodeLine{12436 \textcolor{preprocessor}{\#define VREF\_TRM\_TRIM\_SHIFT                      (0U)}}
\DoxyCodeLine{12437 \textcolor{preprocessor}{\#define VREF\_TRM\_TRIM(x)                         (((uint8\_t)(((uint8\_t)(x)) << VREF\_TRM\_TRIM\_SHIFT)) \& VREF\_TRM\_TRIM\_MASK)}}
\DoxyCodeLine{12438 \textcolor{preprocessor}{\#define VREF\_TRM\_CHOPEN\_MASK                     (0x40U)}}
\DoxyCodeLine{12439 \textcolor{preprocessor}{\#define VREF\_TRM\_CHOPEN\_SHIFT                    (6U)}}
\DoxyCodeLine{12440 \textcolor{preprocessor}{\#define VREF\_TRM\_CHOPEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << VREF\_TRM\_CHOPEN\_SHIFT)) \& VREF\_TRM\_CHOPEN\_MASK)}}
\DoxyCodeLine{12441 }
\DoxyCodeLine{12443 \textcolor{preprocessor}{\#define VREF\_SC\_MODE\_LV\_MASK                     (0x3U)}}
\DoxyCodeLine{12444 \textcolor{preprocessor}{\#define VREF\_SC\_MODE\_LV\_SHIFT                    (0U)}}
\DoxyCodeLine{12445 \textcolor{preprocessor}{\#define VREF\_SC\_MODE\_LV(x)                       (((uint8\_t)(((uint8\_t)(x)) << VREF\_SC\_MODE\_LV\_SHIFT)) \& VREF\_SC\_MODE\_LV\_MASK)}}
\DoxyCodeLine{12446 \textcolor{preprocessor}{\#define VREF\_SC\_VREFST\_MASK                      (0x4U)}}
\DoxyCodeLine{12447 \textcolor{preprocessor}{\#define VREF\_SC\_VREFST\_SHIFT                     (2U)}}
\DoxyCodeLine{12448 \textcolor{preprocessor}{\#define VREF\_SC\_VREFST(x)                        (((uint8\_t)(((uint8\_t)(x)) << VREF\_SC\_VREFST\_SHIFT)) \& VREF\_SC\_VREFST\_MASK)}}
\DoxyCodeLine{12449 \textcolor{preprocessor}{\#define VREF\_SC\_ICOMPEN\_MASK                     (0x20U)}}
\DoxyCodeLine{12450 \textcolor{preprocessor}{\#define VREF\_SC\_ICOMPEN\_SHIFT                    (5U)}}
\DoxyCodeLine{12451 \textcolor{preprocessor}{\#define VREF\_SC\_ICOMPEN(x)                       (((uint8\_t)(((uint8\_t)(x)) << VREF\_SC\_ICOMPEN\_SHIFT)) \& VREF\_SC\_ICOMPEN\_MASK)}}
\DoxyCodeLine{12452 \textcolor{preprocessor}{\#define VREF\_SC\_REGEN\_MASK                       (0x40U)}}
\DoxyCodeLine{12453 \textcolor{preprocessor}{\#define VREF\_SC\_REGEN\_SHIFT                      (6U)}}
\DoxyCodeLine{12454 \textcolor{preprocessor}{\#define VREF\_SC\_REGEN(x)                         (((uint8\_t)(((uint8\_t)(x)) << VREF\_SC\_REGEN\_SHIFT)) \& VREF\_SC\_REGEN\_MASK)}}
\DoxyCodeLine{12455 \textcolor{preprocessor}{\#define VREF\_SC\_VREFEN\_MASK                      (0x80U)}}
\DoxyCodeLine{12456 \textcolor{preprocessor}{\#define VREF\_SC\_VREFEN\_SHIFT                     (7U)}}
\DoxyCodeLine{12457 \textcolor{preprocessor}{\#define VREF\_SC\_VREFEN(x)                        (((uint8\_t)(((uint8\_t)(x)) << VREF\_SC\_VREFEN\_SHIFT)) \& VREF\_SC\_VREFEN\_MASK)}}
\DoxyCodeLine{12458 }
\DoxyCodeLine{12459  \textcolor{comment}{/* end of group VREF\_Register\_Masks */}}
\DoxyCodeLine{12463 }
\DoxyCodeLine{12464 }
\DoxyCodeLine{12465 \textcolor{comment}{/* VREF -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{12467 \textcolor{preprocessor}{\#define VREF\_BASE                                (0x40074000u)}}
\DoxyCodeLine{12469 \textcolor{preprocessor}{\#define VREF                                     ((VREF\_Type *)VREF\_BASE)}}
\DoxyCodeLine{12471 \textcolor{preprocessor}{\#define VREF\_BASE\_ADDRS                          \{ VREF\_BASE \}}}
\DoxyCodeLine{12473 \textcolor{preprocessor}{\#define VREF\_BASE\_PTRS                           \{ VREF \}}}
\DoxyCodeLine{12474  \textcolor{comment}{/* end of group VREF\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{12478 }
\DoxyCodeLine{12479 }
\DoxyCodeLine{12480 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12481 \textcolor{comment}{   -\/-\/ WDOG Peripheral Access Layer}}
\DoxyCodeLine{12482 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12483 }
\DoxyCodeLine{12490 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{12491   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}{STCTRLH}};                           }
\DoxyCodeLine{12492   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}{STCTRLL}};                           }
\DoxyCodeLine{12493   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}{TOVALH}};                            }
\DoxyCodeLine{12494   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}{TOVALL}};                            }
\DoxyCodeLine{12495   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}{WINH}};                              }
\DoxyCodeLine{12496   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}{WINL}};                              }
\DoxyCodeLine{12497   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}{REFRESH}};                           }
\DoxyCodeLine{12498   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}{UNLOCK}};                            }
\DoxyCodeLine{12499   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}{TMROUTH}};                           }
\DoxyCodeLine{12500   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}{TMROUTL}};                           }
\DoxyCodeLine{12501   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}{RSTCNT}};                            }
\DoxyCodeLine{12502   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}{PRESC}};                             }
\DoxyCodeLine{12503 \} \mbox{\hyperlink{struct_w_d_o_g___type}{WDOG\_Type}};}
\DoxyCodeLine{12504 }
\DoxyCodeLine{12505 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12506 \textcolor{comment}{   -\/-\/ WDOG Register Masks}}
\DoxyCodeLine{12507 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12508 }
\DoxyCodeLine{12515 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WDOGEN\_MASK                 (0x1U)}}
\DoxyCodeLine{12516 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WDOGEN\_SHIFT                (0U)}}
\DoxyCodeLine{12517 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WDOGEN(x)                   (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_WDOGEN\_SHIFT)) \& WDOG\_STCTRLH\_WDOGEN\_MASK)}}
\DoxyCodeLine{12518 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_CLKSRC\_MASK                 (0x2U)}}
\DoxyCodeLine{12519 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_CLKSRC\_SHIFT                (1U)}}
\DoxyCodeLine{12520 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_CLKSRC(x)                   (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_CLKSRC\_SHIFT)) \& WDOG\_STCTRLH\_CLKSRC\_MASK)}}
\DoxyCodeLine{12521 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_IRQRSTEN\_MASK               (0x4U)}}
\DoxyCodeLine{12522 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_IRQRSTEN\_SHIFT              (2U)}}
\DoxyCodeLine{12523 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_IRQRSTEN(x)                 (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_IRQRSTEN\_SHIFT)) \& WDOG\_STCTRLH\_IRQRSTEN\_MASK)}}
\DoxyCodeLine{12524 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WINEN\_MASK                  (0x8U)}}
\DoxyCodeLine{12525 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WINEN\_SHIFT                 (3U)}}
\DoxyCodeLine{12526 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WINEN(x)                    (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_WINEN\_SHIFT)) \& WDOG\_STCTRLH\_WINEN\_MASK)}}
\DoxyCodeLine{12527 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_ALLOWUPDATE\_MASK            (0x10U)}}
\DoxyCodeLine{12528 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_ALLOWUPDATE\_SHIFT           (4U)}}
\DoxyCodeLine{12529 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_ALLOWUPDATE(x)              (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_ALLOWUPDATE\_SHIFT)) \& WDOG\_STCTRLH\_ALLOWUPDATE\_MASK)}}
\DoxyCodeLine{12530 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_DBGEN\_MASK                  (0x20U)}}
\DoxyCodeLine{12531 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_DBGEN\_SHIFT                 (5U)}}
\DoxyCodeLine{12532 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_DBGEN(x)                    (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_DBGEN\_SHIFT)) \& WDOG\_STCTRLH\_DBGEN\_MASK)}}
\DoxyCodeLine{12533 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_STOPEN\_MASK                 (0x40U)}}
\DoxyCodeLine{12534 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_STOPEN\_SHIFT                (6U)}}
\DoxyCodeLine{12535 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_STOPEN(x)                   (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_STOPEN\_SHIFT)) \& WDOG\_STCTRLH\_STOPEN\_MASK)}}
\DoxyCodeLine{12536 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WAITEN\_MASK                 (0x80U)}}
\DoxyCodeLine{12537 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WAITEN\_SHIFT                (7U)}}
\DoxyCodeLine{12538 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_WAITEN(x)                   (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_WAITEN\_SHIFT)) \& WDOG\_STCTRLH\_WAITEN\_MASK)}}
\DoxyCodeLine{12539 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_TESTWDOG\_MASK               (0x400U)}}
\DoxyCodeLine{12540 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_TESTWDOG\_SHIFT              (10U)}}
\DoxyCodeLine{12541 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_TESTWDOG(x)                 (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_TESTWDOG\_SHIFT)) \& WDOG\_STCTRLH\_TESTWDOG\_MASK)}}
\DoxyCodeLine{12542 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_TESTSEL\_MASK                (0x800U)}}
\DoxyCodeLine{12543 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_TESTSEL\_SHIFT               (11U)}}
\DoxyCodeLine{12544 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_TESTSEL(x)                  (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_TESTSEL\_SHIFT)) \& WDOG\_STCTRLH\_TESTSEL\_MASK)}}
\DoxyCodeLine{12545 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_BYTESEL\_MASK                (0x3000U)}}
\DoxyCodeLine{12546 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_BYTESEL\_SHIFT               (12U)}}
\DoxyCodeLine{12547 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_BYTESEL(x)                  (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_BYTESEL\_SHIFT)) \& WDOG\_STCTRLH\_BYTESEL\_MASK)}}
\DoxyCodeLine{12548 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_DISTESTWDOG\_MASK            (0x4000U)}}
\DoxyCodeLine{12549 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_DISTESTWDOG\_SHIFT           (14U)}}
\DoxyCodeLine{12550 \textcolor{preprocessor}{\#define WDOG\_STCTRLH\_DISTESTWDOG(x)              (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLH\_DISTESTWDOG\_SHIFT)) \& WDOG\_STCTRLH\_DISTESTWDOG\_MASK)}}
\DoxyCodeLine{12551 }
\DoxyCodeLine{12553 \textcolor{preprocessor}{\#define WDOG\_STCTRLL\_INTFLG\_MASK                 (0x8000U)}}
\DoxyCodeLine{12554 \textcolor{preprocessor}{\#define WDOG\_STCTRLL\_INTFLG\_SHIFT                (15U)}}
\DoxyCodeLine{12555 \textcolor{preprocessor}{\#define WDOG\_STCTRLL\_INTFLG(x)                   (((uint16\_t)(((uint16\_t)(x)) << WDOG\_STCTRLL\_INTFLG\_SHIFT)) \& WDOG\_STCTRLL\_INTFLG\_MASK)}}
\DoxyCodeLine{12556 }
\DoxyCodeLine{12558 \textcolor{preprocessor}{\#define WDOG\_TOVALH\_TOVALHIGH\_MASK               (0xFFFFU)}}
\DoxyCodeLine{12559 \textcolor{preprocessor}{\#define WDOG\_TOVALH\_TOVALHIGH\_SHIFT              (0U)}}
\DoxyCodeLine{12560 \textcolor{preprocessor}{\#define WDOG\_TOVALH\_TOVALHIGH(x)                 (((uint16\_t)(((uint16\_t)(x)) << WDOG\_TOVALH\_TOVALHIGH\_SHIFT)) \& WDOG\_TOVALH\_TOVALHIGH\_MASK)}}
\DoxyCodeLine{12561 }
\DoxyCodeLine{12563 \textcolor{preprocessor}{\#define WDOG\_TOVALL\_TOVALLOW\_MASK                (0xFFFFU)}}
\DoxyCodeLine{12564 \textcolor{preprocessor}{\#define WDOG\_TOVALL\_TOVALLOW\_SHIFT               (0U)}}
\DoxyCodeLine{12565 \textcolor{preprocessor}{\#define WDOG\_TOVALL\_TOVALLOW(x)                  (((uint16\_t)(((uint16\_t)(x)) << WDOG\_TOVALL\_TOVALLOW\_SHIFT)) \& WDOG\_TOVALL\_TOVALLOW\_MASK)}}
\DoxyCodeLine{12566 }
\DoxyCodeLine{12568 \textcolor{preprocessor}{\#define WDOG\_WINH\_WINHIGH\_MASK                   (0xFFFFU)}}
\DoxyCodeLine{12569 \textcolor{preprocessor}{\#define WDOG\_WINH\_WINHIGH\_SHIFT                  (0U)}}
\DoxyCodeLine{12570 \textcolor{preprocessor}{\#define WDOG\_WINH\_WINHIGH(x)                     (((uint16\_t)(((uint16\_t)(x)) << WDOG\_WINH\_WINHIGH\_SHIFT)) \& WDOG\_WINH\_WINHIGH\_MASK)}}
\DoxyCodeLine{12571 }
\DoxyCodeLine{12573 \textcolor{preprocessor}{\#define WDOG\_WINL\_WINLOW\_MASK                    (0xFFFFU)}}
\DoxyCodeLine{12574 \textcolor{preprocessor}{\#define WDOG\_WINL\_WINLOW\_SHIFT                   (0U)}}
\DoxyCodeLine{12575 \textcolor{preprocessor}{\#define WDOG\_WINL\_WINLOW(x)                      (((uint16\_t)(((uint16\_t)(x)) << WDOG\_WINL\_WINLOW\_SHIFT)) \& WDOG\_WINL\_WINLOW\_MASK)}}
\DoxyCodeLine{12576 }
\DoxyCodeLine{12578 \textcolor{preprocessor}{\#define WDOG\_REFRESH\_WDOGREFRESH\_MASK            (0xFFFFU)}}
\DoxyCodeLine{12579 \textcolor{preprocessor}{\#define WDOG\_REFRESH\_WDOGREFRESH\_SHIFT           (0U)}}
\DoxyCodeLine{12580 \textcolor{preprocessor}{\#define WDOG\_REFRESH\_WDOGREFRESH(x)              (((uint16\_t)(((uint16\_t)(x)) << WDOG\_REFRESH\_WDOGREFRESH\_SHIFT)) \& WDOG\_REFRESH\_WDOGREFRESH\_MASK)}}
\DoxyCodeLine{12581 }
\DoxyCodeLine{12583 \textcolor{preprocessor}{\#define WDOG\_UNLOCK\_WDOGUNLOCK\_MASK              (0xFFFFU)}}
\DoxyCodeLine{12584 \textcolor{preprocessor}{\#define WDOG\_UNLOCK\_WDOGUNLOCK\_SHIFT             (0U)}}
\DoxyCodeLine{12585 \textcolor{preprocessor}{\#define WDOG\_UNLOCK\_WDOGUNLOCK(x)                (((uint16\_t)(((uint16\_t)(x)) << WDOG\_UNLOCK\_WDOGUNLOCK\_SHIFT)) \& WDOG\_UNLOCK\_WDOGUNLOCK\_MASK)}}
\DoxyCodeLine{12586 }
\DoxyCodeLine{12588 \textcolor{preprocessor}{\#define WDOG\_TMROUTH\_TIMEROUTHIGH\_MASK           (0xFFFFU)}}
\DoxyCodeLine{12589 \textcolor{preprocessor}{\#define WDOG\_TMROUTH\_TIMEROUTHIGH\_SHIFT          (0U)}}
\DoxyCodeLine{12590 \textcolor{preprocessor}{\#define WDOG\_TMROUTH\_TIMEROUTHIGH(x)             (((uint16\_t)(((uint16\_t)(x)) << WDOG\_TMROUTH\_TIMEROUTHIGH\_SHIFT)) \& WDOG\_TMROUTH\_TIMEROUTHIGH\_MASK)}}
\DoxyCodeLine{12591 }
\DoxyCodeLine{12593 \textcolor{preprocessor}{\#define WDOG\_TMROUTL\_TIMEROUTLOW\_MASK            (0xFFFFU)}}
\DoxyCodeLine{12594 \textcolor{preprocessor}{\#define WDOG\_TMROUTL\_TIMEROUTLOW\_SHIFT           (0U)}}
\DoxyCodeLine{12595 \textcolor{preprocessor}{\#define WDOG\_TMROUTL\_TIMEROUTLOW(x)              (((uint16\_t)(((uint16\_t)(x)) << WDOG\_TMROUTL\_TIMEROUTLOW\_SHIFT)) \& WDOG\_TMROUTL\_TIMEROUTLOW\_MASK)}}
\DoxyCodeLine{12596 }
\DoxyCodeLine{12598 \textcolor{preprocessor}{\#define WDOG\_RSTCNT\_RSTCNT\_MASK                  (0xFFFFU)}}
\DoxyCodeLine{12599 \textcolor{preprocessor}{\#define WDOG\_RSTCNT\_RSTCNT\_SHIFT                 (0U)}}
\DoxyCodeLine{12600 \textcolor{preprocessor}{\#define WDOG\_RSTCNT\_RSTCNT(x)                    (((uint16\_t)(((uint16\_t)(x)) << WDOG\_RSTCNT\_RSTCNT\_SHIFT)) \& WDOG\_RSTCNT\_RSTCNT\_MASK)}}
\DoxyCodeLine{12601 }
\DoxyCodeLine{12603 \textcolor{preprocessor}{\#define WDOG\_PRESC\_PRESCVAL\_MASK                 (0x700U)}}
\DoxyCodeLine{12604 \textcolor{preprocessor}{\#define WDOG\_PRESC\_PRESCVAL\_SHIFT                (8U)}}
\DoxyCodeLine{12605 \textcolor{preprocessor}{\#define WDOG\_PRESC\_PRESCVAL(x)                   (((uint16\_t)(((uint16\_t)(x)) << WDOG\_PRESC\_PRESCVAL\_SHIFT)) \& WDOG\_PRESC\_PRESCVAL\_MASK)}}
\DoxyCodeLine{12606 }
\DoxyCodeLine{12607  \textcolor{comment}{/* end of group WDOG\_Register\_Masks */}}
\DoxyCodeLine{12611 }
\DoxyCodeLine{12612 }
\DoxyCodeLine{12613 \textcolor{comment}{/* WDOG -\/ Peripheral instance base addresses */}}
\DoxyCodeLine{12615 \textcolor{preprocessor}{\#define WDOG\_BASE                                (0x40052000u)}}
\DoxyCodeLine{12617 \textcolor{preprocessor}{\#define WDOG                                     ((WDOG\_Type *)WDOG\_BASE)}}
\DoxyCodeLine{12619 \textcolor{preprocessor}{\#define WDOG\_BASE\_ADDRS                          \{ WDOG\_BASE \}}}
\DoxyCodeLine{12621 \textcolor{preprocessor}{\#define WDOG\_BASE\_PTRS                           \{ WDOG \}}}
\DoxyCodeLine{12623 \textcolor{preprocessor}{\#define WDOG\_IRQS                                \{ WDOG\_EWM\_IRQn \}}}
\DoxyCodeLine{12624  \textcolor{comment}{/* end of group WDOG\_Peripheral\_Access\_Layer */}}
\DoxyCodeLine{12628 }
\DoxyCodeLine{12629 }
\DoxyCodeLine{12630 \textcolor{comment}{/*}}
\DoxyCodeLine{12631 \textcolor{comment}{** End of section using anonymous unions}}
\DoxyCodeLine{12632 \textcolor{comment}{*/}}
\DoxyCodeLine{12633 }
\DoxyCodeLine{12634 \textcolor{preprocessor}{\#if defined(\_\_ARMCC\_VERSION)}}
\DoxyCodeLine{12635 \textcolor{preprocessor}{  \#if (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{12636 \textcolor{preprocessor}{    \#pragma clang diagnostic pop}}
\DoxyCodeLine{12637 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{12638 \textcolor{preprocessor}{    \#pragma pop}}
\DoxyCodeLine{12639 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{12640 \textcolor{preprocessor}{\#elif defined(\_\_CWCC\_\_)}}
\DoxyCodeLine{12641 \textcolor{preprocessor}{  \#pragma pop}}
\DoxyCodeLine{12642 \textcolor{preprocessor}{\#elif defined(\_\_GNUC\_\_)}}
\DoxyCodeLine{12643   \textcolor{comment}{/* leave anonymous unions enabled */}}
\DoxyCodeLine{12644 \textcolor{preprocessor}{\#elif defined(\_\_IAR\_SYSTEMS\_ICC\_\_)}}
\DoxyCodeLine{12645 \textcolor{preprocessor}{  \#pragma language=default}}
\DoxyCodeLine{12646 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{12647 \textcolor{preprocessor}{  \#error Not supported compiler type}}
\DoxyCodeLine{12648 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{12649  \textcolor{comment}{/* end of group Peripheral\_access\_layer */}}
\DoxyCodeLine{12653 }
\DoxyCodeLine{12654 }
\DoxyCodeLine{12655 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12656 \textcolor{comment}{   -\/-\/ Macros for use with bit field definitions (xxx\_SHIFT, xxx\_MASK).}}
\DoxyCodeLine{12657 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12658 }
\DoxyCodeLine{12664 \textcolor{preprocessor}{\#if defined(\_\_ARMCC\_VERSION)}}
\DoxyCodeLine{12665 \textcolor{preprocessor}{  \#if (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{12666 \textcolor{preprocessor}{    \#pragma clang system\_header}}
\DoxyCodeLine{12667 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{12668 \textcolor{preprocessor}{\#elif defined(\_\_IAR\_SYSTEMS\_ICC\_\_)}}
\DoxyCodeLine{12669 \textcolor{preprocessor}{  \#pragma system\_include}}
\DoxyCodeLine{12670 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{12671 }
\DoxyCodeLine{12678 \textcolor{preprocessor}{\#define NXP\_VAL2FLD(field, value)    (((value) << (field \#\# \_SHIFT)) \& (field \#\# \_MASK))}}
\DoxyCodeLine{12685 \textcolor{preprocessor}{\#define NXP\_FLD2VAL(field, value)    (((value) \& (field \#\# \_MASK)) >> (field \#\# \_SHIFT))}}
\DoxyCodeLine{12686  \textcolor{comment}{/* end of group Bit\_Field\_Generic\_Macros */}}
\DoxyCodeLine{12690 }
\DoxyCodeLine{12691 }
\DoxyCodeLine{12692 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{12693 \textcolor{comment}{   -\/-\/ SDK Compatibility}}
\DoxyCodeLine{12694 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{12695 }
\DoxyCodeLine{12701 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_DROP\_REG(base)               ENET\_IEEE\_R\_DROP\_REG(base)}}
\DoxyCodeLine{12702 \textcolor{preprocessor}{\#define ENET\_RMON\_R\_FRAME\_OK\_REG(base)           ENET\_IEEE\_R\_FRAME\_OK\_REG(base)}}
\DoxyCodeLine{12703 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS0\_MASK                       MCG\_C2\_EREFS\_MASK}}
\DoxyCodeLine{12704 \textcolor{preprocessor}{\#define MCG\_C2\_EREFS0\_SHIFT                      MCG\_C2\_EREFS\_SHIFT}}
\DoxyCodeLine{12705 \textcolor{preprocessor}{\#define MCG\_C2\_HGO0\_MASK                         MCG\_C2\_HGO\_MASK}}
\DoxyCodeLine{12706 \textcolor{preprocessor}{\#define MCG\_C2\_HGO0\_SHIFT                        MCG\_C2\_HGO\_SHIFT}}
\DoxyCodeLine{12707 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE0\_MASK                       MCG\_C2\_RANGE\_MASK}}
\DoxyCodeLine{12708 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE0\_SHIFT                      MCG\_C2\_RANGE\_SHIFT}}
\DoxyCodeLine{12709 \textcolor{preprocessor}{\#define MCG\_C2\_RANGE0(x)                         MCG\_C2\_RANGE(x)}}
\DoxyCodeLine{12710 \textcolor{preprocessor}{\#define MCM\_ISR\_REG(base)                        MCM\_ISCR\_REG(base)}}
\DoxyCodeLine{12711 \textcolor{preprocessor}{\#define MCM\_ISR\_FIOC\_MASK                        MCM\_ISCR\_FIOC\_MASK}}
\DoxyCodeLine{12712 \textcolor{preprocessor}{\#define MCM\_ISR\_FIOC\_SHIFT                       MCM\_ISCR\_FIOC\_SHIFT}}
\DoxyCodeLine{12713 \textcolor{preprocessor}{\#define MCM\_ISR\_FDZC\_MASK                        MCM\_ISCR\_FDZC\_MASK}}
\DoxyCodeLine{12714 \textcolor{preprocessor}{\#define MCM\_ISR\_FDZC\_SHIFT                       MCM\_ISCR\_FDZC\_SHIFT}}
\DoxyCodeLine{12715 \textcolor{preprocessor}{\#define MCM\_ISR\_FOFC\_MASK                        MCM\_ISCR\_FOFC\_MASK}}
\DoxyCodeLine{12716 \textcolor{preprocessor}{\#define MCM\_ISR\_FOFC\_SHIFT                       MCM\_ISCR\_FOFC\_SHIFT}}
\DoxyCodeLine{12717 \textcolor{preprocessor}{\#define MCM\_ISR\_FUFC\_MASK                        MCM\_ISCR\_FUFC\_MASK}}
\DoxyCodeLine{12718 \textcolor{preprocessor}{\#define MCM\_ISR\_FUFC\_SHIFT                       MCM\_ISCR\_FUFC\_SHIFT}}
\DoxyCodeLine{12719 \textcolor{preprocessor}{\#define MCM\_ISR\_FIXC\_MASK                        MCM\_ISCR\_FIXC\_MASK}}
\DoxyCodeLine{12720 \textcolor{preprocessor}{\#define MCM\_ISR\_FIXC\_SHIFT                       MCM\_ISCR\_FIXC\_SHIFT}}
\DoxyCodeLine{12721 \textcolor{preprocessor}{\#define MCM\_ISR\_FIDC\_MASK                        MCM\_ISCR\_FIDC\_MASK}}
\DoxyCodeLine{12722 \textcolor{preprocessor}{\#define MCM\_ISR\_FIDC\_SHIFT                       MCM\_ISCR\_FIDC\_SHIFT}}
\DoxyCodeLine{12723 \textcolor{preprocessor}{\#define MCM\_ISR\_FIOCE\_MASK                       MCM\_ISCR\_FIOCE\_MASK}}
\DoxyCodeLine{12724 \textcolor{preprocessor}{\#define MCM\_ISR\_FIOCE\_SHIFT                      MCM\_ISCR\_FIOCE\_SHIFT}}
\DoxyCodeLine{12725 \textcolor{preprocessor}{\#define MCM\_ISR\_FDZCE\_MASK                       MCM\_ISCR\_FDZCE\_MASK}}
\DoxyCodeLine{12726 \textcolor{preprocessor}{\#define MCM\_ISR\_FDZCE\_SHIFT                      MCM\_ISCR\_FDZCE\_SHIFT}}
\DoxyCodeLine{12727 \textcolor{preprocessor}{\#define MCM\_ISR\_FOFCE\_MASK                       MCM\_ISCR\_FOFCE\_MASK}}
\DoxyCodeLine{12728 \textcolor{preprocessor}{\#define MCM\_ISR\_FOFCE\_SHIFT                      MCM\_ISCR\_FOFCE\_SHIFT}}
\DoxyCodeLine{12729 \textcolor{preprocessor}{\#define MCM\_ISR\_FUFCE\_MASK                       MCM\_ISCR\_FUFCE\_MASK}}
\DoxyCodeLine{12730 \textcolor{preprocessor}{\#define MCM\_ISR\_FUFCE\_SHIFT                      MCM\_ISCR\_FUFCE\_SHIFT}}
\DoxyCodeLine{12731 \textcolor{preprocessor}{\#define MCM\_ISR\_FIXCE\_MASK                       MCM\_ISCR\_FIXCE\_MASK}}
\DoxyCodeLine{12732 \textcolor{preprocessor}{\#define MCM\_ISR\_FIXCE\_SHIFT                      MCM\_ISCR\_FIXCE\_SHIFT}}
\DoxyCodeLine{12733 \textcolor{preprocessor}{\#define MCM\_ISR\_FIDCE\_MASK                       MCM\_ISCR\_FIDCE\_MASK}}
\DoxyCodeLine{12734 \textcolor{preprocessor}{\#define MCM\_ISR\_FIDCE\_SHIFT                      MCM\_ISCR\_FIDCE\_SHIFT}}
\DoxyCodeLine{12735 \textcolor{preprocessor}{\#define DSPI0                                    SPI0}}
\DoxyCodeLine{12736 \textcolor{preprocessor}{\#define DSPI1                                    SPI1}}
\DoxyCodeLine{12737 \textcolor{preprocessor}{\#define DSPI2                                    SPI2}}
\DoxyCodeLine{12738 \textcolor{preprocessor}{\#define FLEXCAN0                                 CAN0}}
\DoxyCodeLine{12739 \textcolor{preprocessor}{\#define PTA\_BASE                                 GPIOA\_BASE}}
\DoxyCodeLine{12740 \textcolor{preprocessor}{\#define PTA                                      GPIOA}}
\DoxyCodeLine{12741 \textcolor{preprocessor}{\#define PTB\_BASE                                 GPIOB\_BASE}}
\DoxyCodeLine{12742 \textcolor{preprocessor}{\#define PTB                                      GPIOB}}
\DoxyCodeLine{12743 \textcolor{preprocessor}{\#define PTC\_BASE                                 GPIOC\_BASE}}
\DoxyCodeLine{12744 \textcolor{preprocessor}{\#define PTC                                      GPIOC}}
\DoxyCodeLine{12745 \textcolor{preprocessor}{\#define PTD\_BASE                                 GPIOD\_BASE}}
\DoxyCodeLine{12746 \textcolor{preprocessor}{\#define PTD                                      GPIOD}}
\DoxyCodeLine{12747 \textcolor{preprocessor}{\#define PTE\_BASE                                 GPIOE\_BASE}}
\DoxyCodeLine{12748 \textcolor{preprocessor}{\#define PTE                                      GPIOE}}
\DoxyCodeLine{12749 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE0\_REG(base)            UART\_WP7816T0\_REG(base)}}
\DoxyCodeLine{12750 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_REG(base)            UART\_WP7816T1\_REG(base)}}
\DoxyCodeLine{12751 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE0\_WI\_MASK              UART\_WP7816T0\_WI\_MASK}}
\DoxyCodeLine{12752 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE0\_WI\_SHIFT             UART\_WP7816T0\_WI\_SHIFT}}
\DoxyCodeLine{12753 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE0\_WI(x)                UART\_WP7816T0\_WI(x)}}
\DoxyCodeLine{12754 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_BWI\_MASK             UART\_WP7816T1\_BWI\_MASK}}
\DoxyCodeLine{12755 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_BWI\_SHIFT            UART\_WP7816T1\_BWI\_SHIFT}}
\DoxyCodeLine{12756 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_BWI(x)               UART\_WP7816T1\_BWI(x)}}
\DoxyCodeLine{12757 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_CWI\_MASK             UART\_WP7816T1\_CWI\_MASK}}
\DoxyCodeLine{12758 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_CWI\_SHIFT            UART\_WP7816T1\_CWI\_SHIFT}}
\DoxyCodeLine{12759 \textcolor{preprocessor}{\#define UART\_WP7816\_T\_TYPE1\_CWI(x)               UART\_WP7816T1\_CWI(x)}}
\DoxyCodeLine{12760 \textcolor{preprocessor}{\#define Watchdog\_IRQn                            WDOG\_EWM\_IRQn}}
\DoxyCodeLine{12761 \textcolor{preprocessor}{\#define Watchdog\_IRQHandler                      WDOG\_EWM\_IRQHandler}}
\DoxyCodeLine{12762 \textcolor{preprocessor}{\#define LPTimer\_IRQn                             LPTMR0\_IRQn}}
\DoxyCodeLine{12763 \textcolor{preprocessor}{\#define LPTimer\_IRQHandler                       LPTMR0\_IRQHandler}}
\DoxyCodeLine{12764 \textcolor{preprocessor}{\#define LLW\_IRQn                                 LLWU\_IRQn}}
\DoxyCodeLine{12765 \textcolor{preprocessor}{\#define LLW\_IRQHandler                           LLWU\_IRQHandler}}
\DoxyCodeLine{12766 \textcolor{preprocessor}{\#define DMAMUX0                                  DMAMUX}}
\DoxyCodeLine{12767 \textcolor{preprocessor}{\#define WDOG0                                    WDOG}}
\DoxyCodeLine{12768 \textcolor{preprocessor}{\#define MCM0                                     MCM}}
\DoxyCodeLine{12769 \textcolor{preprocessor}{\#define RTC0                                     RTC}}
\DoxyCodeLine{12770  \textcolor{comment}{/* end of group SDK\_Compatibility\_Symbols */}}
\DoxyCodeLine{12774 }
\DoxyCodeLine{12775 }
\DoxyCodeLine{12776 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* \_MK64F12\_H\_ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{12777 }

\end{DoxyCode}
