// Seed: 897495227
module module_0 (
    .id_7(id_1),
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout supply1 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  inout logic [7:0] id_2;
  input wire id_1;
  parameter id_4 = -1;
  assign id_3 = ~id_2 <= -1;
  assign id_2[-1'b0] = id_2;
endmodule
