$date
	Sun Jul 21 01:24:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inc2_tb $end
$var wire 7 ! q [6:0] $end
$var reg 1 " clk $end
$var reg 7 # d [6:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 7 % d [6:0] $end
$var wire 7 & q [6:0] $end
$var wire 1 $ reset $end
$var reg 7 ' r_next [6:0] $end
$var reg 7 ( r_reg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b11 '
bx &
b10 %
0$
b10 #
0"
bx !
$end
#10000
b11 !
b11 &
b11 (
1"
#20000
b11 #
b11 %
0"
#30000
1"
#40000
0"
