{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
{\*\expandedcolortbl;;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx566\tx1133\tx1700\tx2267\tx2834\tx3401\tx3968\tx4535\tx5102\tx5669\tx6236\tx6803\pardirnatural\partightenfactor0

\f0\fs24 \cf0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/602.gcc_s-1850B.champsimtrace.xz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000000 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 29 sec) \
Heartbeat CPU 0 instructions: 20000000 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 1 min 3 sec) \
\
Warmup complete CPU 0 instructions: 25000004 cycles: 6250076 (Simulation time: 0 hr 1 min 20 sec) \
\
Heartbeat CPU 0 instructions: 30000000 cycles: 19863842 heartbeat IPC: 0.672777 cumulative IPC: 0.367275 (Simulation time: 0 hr 1 min 44 sec) \
Heartbeat CPU 0 instructions: 40000002 cycles: 47131902 heartbeat IPC: 0.366729 cumulative IPC: 0.366911 (Simulation time: 0 hr 2 min 31 sec) \
Heartbeat CPU 0 instructions: 50000003 cycles: 74404582 heartbeat IPC: 0.366667 cumulative IPC: 0.366814 (Simulation time: 0 hr 3 min 24 sec) \
Finished CPU 0 instructions: 25000004 cycles: 68154507 cumulative IPC: 0.366814 (Simulation time: 0 hr 3 min 24 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.366814 instructions: 25000004 cycles: 68154507\
cpu0_DTLB TOTAL     ACCESS:    4748372  HIT:    4740246  MISS:       8126\
cpu0_DTLB LOAD      ACCESS:    3938782  HIT:    3930659  MISS:       8123\
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 208.491 cycles\
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734\
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731\
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 209.602 cycles\
cpu0_L1D TOTAL     ACCESS:    5546199  HIT:    4943501  MISS:     602698\
cpu0_L1D LOAD      ACCESS:    3380844  HIT:    2779063  MISS:     601781\
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:       7733  HIT:       6988  MISS:        745\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 69.6171 cycles\
cpu0_L2C TOTAL     ACCESS:     839714  HIT:     280285  MISS:     559429\
cpu0_L2C LOAD      ACCESS:     601781  HIT:     275408  MISS:     326373\
cpu0_L2C RFO       ACCESS:        172  HIT:          0  MISS:        172\
cpu0_L2C PREFETCH  ACCESS:     235432  HIT:       2712  MISS:     232720\
cpu0_L2C WRITEBACK ACCESS:       1584  HIT:       1584  MISS:          0\
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        581  MISS:        164\
cpu0_L2C PREFETCH  REQUESTED:     235546  ISSUED:     235546  USEFUL:     119699  USELESS:     113002\
cpu0_L2C AVERAGE MISS LATENCY: 114.542 cycles\
LLC TOTAL     ACCESS:     560061  HIT:       1489  MISS:     558572\
LLC LOAD      ACCESS:     326373  HIT:        710  MISS:     325663\
LLC RFO       ACCESS:        172  HIT:          0  MISS:        172\
LLC PREFETCH  ACCESS:     232720  HIT:         69  MISS:     232651\
LLC WRITEBACK ACCESS:        632  HIT:        632  MISS:          0\
LLC TRANSLATION ACCESS:        164  HIT:         78  MISS:         86\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 93.6852 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:     471048  ROW_BUFFER_MISS:      87524\
 DBUS AVG_CONGESTED_CYCLE:    3.98793\
 WQ ROW_BUFFER_HIT:        332  ROW_BUFFER_MISS:        290  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4793\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 19.576\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0\
}