Analysis & Synthesis report for top
Sun Oct 26 11:14:09 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|ctrl_path:u_ctl|current_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1
 18. Source assignments for image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1
 19. Source assignments for image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1
 20. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated
 21. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r0
 22. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r1
 23. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r2
 24. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r3
 25. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r4
 26. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r5
 27. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r6
 28. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r7
 29. Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r8
 30. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc
 31. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u0
 32. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u1
 33. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u2
 34. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u3
 35. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u4
 36. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u5
 37. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u6
 38. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u7
 39. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u8
 40. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med
 41. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r0
 42. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r1
 43. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r2
 44. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:c0
 45. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|impulse_switch_8:u_sw
 46. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|sobel_3x3_gray:u_sobel
 47. Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|scharr_3x3_gray:u_scharr
 48. Parameter Settings for User Entity Instance: edge_stream_path:u_stream
 49. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sync2:u_sync_im
 50. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sync2:u_sync_md
 51. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|rgb2gray8:u_y
 52. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sp_preproc_constbg_comb:u_pre
 53. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med
 54. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core
 55. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r0
 56. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r1
 57. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r2
 58. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:c0
 59. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|window3x3_stream:u_win
 60. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sobel_3x3_gray:u_sobel
 61. Parameter Settings for User Entity Instance: edge_stream_path:u_stream|scharr_3x3_gray:u_scharr
 62. Parameter Settings for User Entity Instance: image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: vga_adapter:VGA
 66. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 67. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:u_addr_wr
 68. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 69. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 70. altsyncram Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 72. Port Connectivity Checks: "vga_adapter:VGA"
 73. Port Connectivity Checks: "image_bank_shared:u_bank|image_03:u_img2"
 74. Port Connectivity Checks: "image_bank_shared:u_bank|image_02:u_img1"
 75. Port Connectivity Checks: "image_bank_shared:u_bank|image_01:u_img0"
 76. Port Connectivity Checks: "edge_stream_path:u_stream|median3x3_stream:u_med"
 77. In-System Memory Content Editor Settings
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 26 11:14:09 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6132                                        ;
; Total pins                      ; 44                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,843,200                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/image_processing/sp_preproc_constbg.v                       ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/sp_preproc_constbg.v                                  ;             ;
; ../src/display/sync2.v                                             ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/sync2.v                                                        ;             ;
; ../src/vga_modules/vga_controller.v                                ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_controller.v                                           ;             ;
; ../src/vga_modules/vga_address_translator.v                        ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_address_translator.v                                   ;             ;
; ../src/vga_modules/vga_adapter.v                                   ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v                                              ;             ;
; ../src/image_processing/window3x3_stream.v                         ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/window3x3_stream.v                                    ;             ;
; ../src/image_processing/sobel_3x3_gray.v                           ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/sobel_3x3_gray.v                                      ;             ;
; ../src/image_processing/scharr_3x3_gray.v                          ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/scharr_3x3_gray.v                                     ;             ;
; ../src/image_processing/rgb2gray8.v                                ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/rgb2gray8.v                                           ;             ;
; ../src/image_processing/median3x3_stream.v                         ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3_stream.v                                    ;             ;
; ../src/image_processing/median3x3.v                                ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3.v                                           ;             ;
; ../src/image_processing/med3_8.v                                   ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/med3_8.v                                              ;             ;
; ../src/image_processing/impulse_switch_8.v                         ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/impulse_switch_8.v                                    ;             ;
; ../src/image_processing/image_processing_uni.v                     ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v                                ;             ;
; ../src/display/top.v                                               ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v                                                          ;             ;
; ../src/display/pixel_register.v                                    ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/pixel_register.v                                               ;             ;
; ../src/display/image_bank_shared.v                                 ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v                                            ;             ;
; ../src/display/edge_stream_path.v                                  ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v                                             ;             ;
; ../src/display/data_path.v                                         ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v                                                    ;             ;
; ../src/display/ctrl_path.v                                         ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/ctrl_path.v                                                    ;             ;
; ../src/display/address_adaptor.v                                   ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/address_adaptor.v                                              ;             ;
; vga_pll/vga_pll.v                                                  ; yes             ; User Wizard-Generated File                   ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll.v                                                  ; vga_pll     ;
; vga_pll/vga_pll/vga_pll_0002.v                                     ; yes             ; User Verilog HDL File                        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v                                     ; vga_pll     ;
; ram_modules/image_01.v                                             ; yes             ; User Wizard-Generated File                   ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v                                             ;             ;
; ram_modules/image_02.v                                             ; yes             ; User Wizard-Generated File                   ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v                                             ;             ;
; ram_modules/image_03.v                                             ; yes             ; User Wizard-Generated File                   ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_9au1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf                                             ;             ;
; db/altsyncram_knk2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf                                             ;             ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/decode_7la.tdf                                                  ;             ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/decode_01a.tdf                                                  ;             ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/mux_5hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; db/altsyncram_bau1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf                                             ;             ;
; db/altsyncram_lnk2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_lnk2.tdf                                             ;             ;
; db/altsyncram_dau1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf                                             ;             ;
; db/altsyncram_mnk2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_mnk2.tdf                                             ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                               ;             ;
; db/altsyncram_ect1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf                                             ;             ;
; ../../quartus/mif_files/background.mif                             ; yes             ; Auto-Found Memory Initialization File        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/mif_files/background.mif                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4969           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5721           ;
;     -- 7 input functions                    ; 160            ;
;     -- 6 input functions                    ; 2481           ;
;     -- 5 input functions                    ; 422            ;
;     -- 4 input functions                    ; 459            ;
;     -- <=3 input functions                  ; 2199           ;
;                                             ;                ;
; Dedicated logic registers                   ; 6132           ;
;                                             ;                ;
; I/O pins                                    ; 44             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1843200        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 6040           ;
; Total fan-out                               ; 54398          ;
; Average fan-out                             ; 4.44           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 5721 (210)          ; 6132 (0)                  ; 1843200           ; 2          ; 44   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |ctrl_path:u_ctl|                                                                                                                    ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ctrl_path:u_ctl                                                                                                                                                                                                                                                                                                                            ; ctrl_path                         ; work         ;
;    |data_path:u_dp|                                                                                                                     ; 1521 (26)           ; 233 (17)                  ; 0                 ; 1          ; 0    ; 0            ; |top|data_path:u_dp                                                                                                                                                                                                                                                                                                                             ; data_path                         ; work         ;
;       |address_adaptor:u_addr|                                                                                                          ; 122 (122)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|address_adaptor:u_addr                                                                                                                                                                                                                                                                                                      ; address_adaptor                   ; work         ;
;       |image_processing_uni:u_proc|                                                                                                     ; 1364 (9)            ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc                                                                                                                                                                                                                                                                                                 ; image_processing_uni              ; work         ;
;          |median3x3:u_med|                                                                                                              ; 254 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med                                                                                                                                                                                                                                                                                 ; median3x3                         ; work         ;
;             |med3_8:c0|                                                                                                                 ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:c0                                                                                                                                                                                                                                                                       ; med3_8                            ; work         ;
;             |med3_8:r0|                                                                                                                 ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r0                                                                                                                                                                                                                                                                       ; med3_8                            ; work         ;
;             |med3_8:r1|                                                                                                                 ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r1                                                                                                                                                                                                                                                                       ; med3_8                            ; work         ;
;             |med3_8:r2|                                                                                                                 ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r2                                                                                                                                                                                                                                                                       ; med3_8                            ; work         ;
;          |rgb2gray8:u0|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u0                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u1|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u1                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u2|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u2                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u3|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u3                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u4|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u4                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u5|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u5                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u6|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u6                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u7|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u7                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |rgb2gray8:u8|                                                                                                                 ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u8                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;          |scharr_3x3_gray:u_scharr|                                                                                                     ; 225 (225)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|scharr_3x3_gray:u_scharr                                                                                                                                                                                                                                                                        ; scharr_3x3_gray                   ; work         ;
;          |sobel_3x3_gray:u_sobel|                                                                                                       ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|image_processing_uni:u_proc|sobel_3x3_gray:u_sobel                                                                                                                                                                                                                                                                          ; sobel_3x3_gray                    ; work         ;
;       |pixel_register:r0|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r0                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r1|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r1                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r2|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r2                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r3|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r3                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r4|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r4                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r5|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r5                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r6|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r6                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r7|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r7                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;       |pixel_register:r8|                                                                                                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:u_dp|pixel_register:r8                                                                                                                                                                                                                                                                                                           ; pixel_register                    ; work         ;
;    |edge_stream_path:u_stream|                                                                                                          ; 3384 (71)           ; 5481 (167)                ; 0                 ; 1          ; 0    ; 0            ; |top|edge_stream_path:u_stream                                                                                                                                                                                                                                                                                                                  ; edge_stream_path                  ; work         ;
;       |median3x3_stream:u_med|                                                                                                          ; 1584 (1278)         ; 2656 (2656)               ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|median3x3_stream:u_med                                                                                                                                                                                                                                                                                           ; median3x3_stream                  ; work         ;
;          |median3x3:u_median_core|                                                                                                      ; 306 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core                                                                                                                                                                                                                                                                   ; median3x3                         ; work         ;
;             |med3_8:c0|                                                                                                                 ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:c0                                                                                                                                                                                                                                                         ; med3_8                            ; work         ;
;             |med3_8:r0|                                                                                                                 ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r0                                                                                                                                                                                                                                                         ; med3_8                            ; work         ;
;             |med3_8:r1|                                                                                                                 ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r1                                                                                                                                                                                                                                                         ; med3_8                            ; work         ;
;             |med3_8:r2|                                                                                                                 ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r2                                                                                                                                                                                                                                                         ; med3_8                            ; work         ;
;       |rgb2gray8:u_y|                                                                                                                   ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|rgb2gray8:u_y                                                                                                                                                                                                                                                                                                    ; rgb2gray8                         ; work         ;
;       |scharr_3x3_gray:u_scharr|                                                                                                        ; 225 (225)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|scharr_3x3_gray:u_scharr                                                                                                                                                                                                                                                                                         ; scharr_3x3_gray                   ; work         ;
;       |sobel_3x3_gray:u_sobel|                                                                                                          ; 139 (139)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|sobel_3x3_gray:u_sobel                                                                                                                                                                                                                                                                                           ; sobel_3x3_gray                    ; work         ;
;       |sync2:u_sync_im|                                                                                                                 ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|sync2:u_sync_im                                                                                                                                                                                                                                                                                                  ; sync2                             ; work         ;
;       |sync2:u_sync_md|                                                                                                                 ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|sync2:u_sync_md                                                                                                                                                                                                                                                                                                  ; sync2                             ; work         ;
;       |window3x3_stream:u_win|                                                                                                          ; 1280 (1280)         ; 2648 (2648)               ; 0                 ; 0          ; 0    ; 0            ; |top|edge_stream_path:u_stream|window3x3_stream:u_win                                                                                                                                                                                                                                                                                           ; window3x3_stream                  ; work         ;
;    |image_bank_shared:u_bank|                                                                                                           ; 323 (77)            ; 204 (0)                   ; 1382400           ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank                                                                                                                                                                                                                                                                                                                   ; image_bank_shared                 ; work         ;
;       |image_01:u_img0|                                                                                                                 ; 81 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0                                                                                                                                                                                                                                                                                                   ; image_01                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 81 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_9au1:auto_generated|                                                                                            ; 81 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_9au1                   ; work         ;
;                |altsyncram_knk2:altsyncram1|                                                                                            ; 6 (0)               ; 6 (6)                     ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1                                                                                                                                                                                                        ; altsyncram_knk2                   ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1|decode_01a:rden_decode_b                                                                                                                                                                               ; decode_01a                        ; work         ;
;                   |decode_7la:decode5|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1|decode_7la:decode5                                                                                                                                                                                     ; decode_7la                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 75 (58)             ; 62 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |image_02:u_img1|                                                                                                                 ; 81 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1                                                                                                                                                                                                                                                                                                   ; image_02                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 81 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_bau1:auto_generated|                                                                                            ; 81 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_bau1                   ; work         ;
;                |altsyncram_lnk2:altsyncram1|                                                                                            ; 6 (0)               ; 6 (6)                     ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1                                                                                                                                                                                                        ; altsyncram_lnk2                   ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1|decode_01a:rden_decode_b                                                                                                                                                                               ; decode_01a                        ; work         ;
;                   |decode_7la:decode5|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1|decode_7la:decode5                                                                                                                                                                                     ; decode_7la                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 75 (58)             ; 62 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |image_03:u_img2|                                                                                                                 ; 84 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2                                                                                                                                                                                                                                                                                                   ; image_03                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 84 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_dau1:auto_generated|                                                                                            ; 84 (0)              ; 68 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_dau1                   ; work         ;
;                |altsyncram_mnk2:altsyncram1|                                                                                            ; 9 (0)               ; 6 (6)                     ; 460800            ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1                                                                                                                                                                                                        ; altsyncram_mnk2                   ; work         ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1|decode_01a:rden_decode_a                                                                                                                                                                               ; decode_01a                        ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1|decode_01a:rden_decode_b                                                                                                                                                                               ; decode_01a                        ; work         ;
;                   |decode_7la:decode5|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1|decode_7la:decode5                                                                                                                                                                                     ; decode_7la                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 75 (58)             ; 62 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 130 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (80)            ; 123 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |vga_adapter:VGA|                                                                                                                    ; 133 (6)             ; 59 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA                                                                                                                                                                                                                                                                                                                            ; vga_adapter                       ; work         ;
;       |altsyncram:VideoMemory|                                                                                                          ; 3 (0)               ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_ect1:auto_generated|                                                                                               ; 3 (0)               ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_ect1                   ; work         ;
;             |decode_7la:decode2|                                                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|decode_7la:decode2                                                                                                                                                                                                                                                   ; decode_7la                        ; work         ;
;       |vga_address_translator:u_addr_wr|                                                                                                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_address_translator:u_addr_wr                                                                                                                                                                                                                                                                                           ; vga_address_translator            ; work         ;
;       |vga_controller:controller|                                                                                                       ; 108 (108)           ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                                                                                                                  ; vga_controller                    ; work         ;
;       |vga_pll:u_pll|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:u_pll                                                                                                                                                                                                                                                                                                              ; vga_pll                           ; vga_pll      ;
;          |vga_pll_0002:vga_pll_inst|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst                                                                                                                                                                                                                                                                                    ; vga_pll_0002                      ; vga_pll      ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; None                                   ;
; image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; None                                   ;
; image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; None                                   ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; ../../quartus/mif_files/background.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |top|vga_adapter:VGA|vga_pll:u_pll                                                                                                                                                                                                                                       ; vga_pll/vga_pll.v      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                        ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|image_bank_shared:u_bank|image_01:u_img0                                                                                                                                                                                                                            ; ram_modules/image_01.v ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|image_bank_shared:u_bank|image_02:u_img1                                                                                                                                                                                                                            ; ram_modules/image_02.v ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|image_bank_shared:u_bank|image_03:u_img2                                                                                                                                                                                                                            ; ram_modules/image_03.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ctrl_path:u_ctl|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-----------------------------+------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+--------------------------+----------------------+
; Name                        ; current_state.S_WAIT_STABLE ; current_state.S_INCR_Y ; current_state.S_RESET_SIG ; current_state.S_INCR_X ; current_state.S_DISPLAY ; current_state.S_WAIT_C8 ; current_state.S_LD8 ; current_state.S_WAIT_C7 ; current_state.S_LD7 ; current_state.S_WAIT_C6 ; current_state.S_LD6 ; current_state.S_WAIT_C5 ; current_state.S_LD5 ; current_state.S_WAIT_C4 ; current_state.S_LD4 ; current_state.S_WAIT_C3 ; current_state.S_LD3 ; current_state.S_WAIT_C2 ; current_state.S_LD2 ; current_state.S_WAIT_C1 ; current_state.S_LD1 ; current_state.S_WAIT_C0 ; current_state.S_LD0 ; current_state.S_WAIT_KEY ; current_state.S_IDLE ;
+-----------------------------+-----------------------------+------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+--------------------------+----------------------+
; current_state.S_IDLE        ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 0                    ;
; current_state.S_WAIT_KEY    ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                        ; 1                    ;
; current_state.S_LD0         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C0     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD1         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C1     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD2         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C2     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD3         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C3     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD4         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C4     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD5         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C5     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD6         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C6     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD7         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C7     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD8         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C8     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_DISPLAY     ; 0                           ; 0                      ; 0                         ; 0                      ; 1                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_INCR_X      ; 0                           ; 0                      ; 0                         ; 1                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_RESET_SIG   ; 0                           ; 0                      ; 1                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_INCR_Y      ; 0                           ; 1                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_STABLE ; 1                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                        ; 1                    ;
+-----------------------------+-----------------------------+------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+--------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+-------------------------------------------------------------------+---------------------------------------------+
; Register name                                                     ; Reason for Removal                          ;
+-------------------------------------------------------------------+---------------------------------------------+
; edge_stream_path:u_stream|median3x3_stream:u_med|skid_full        ; Stuck at GND due to stuck port data_in      ;
; edge_stream_path:u_stream|median3x3_stream:u_med|skid_pixel[0..7] ; Stuck at GND due to stuck port clock_enable ;
; edge_stream_path:u_stream|median3x3_stream:u_med|skid_eol         ; Lost fanout                                 ;
; ctrl_path:u_ctl|current_state~2                                   ; Lost fanout                                 ;
; ctrl_path:u_ctl|current_state~3                                   ; Lost fanout                                 ;
; ctrl_path:u_ctl|current_state~4                                   ; Lost fanout                                 ;
; ctrl_path:u_ctl|current_state~5                                   ; Lost fanout                                 ;
; ctrl_path:u_ctl|current_state~6                                   ; Lost fanout                                 ;
; ctrl_path:u_ctl|current_state~7                                   ; Lost fanout                                 ;
; Total Number of Removed Registers = 16                            ;                                             ;
+-------------------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                    ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; edge_stream_path:u_stream|median3x3_stream:u_med|skid_full ; Stuck at GND              ; edge_stream_path:u_stream|median3x3_stream:u_med|skid_eol ;
;                                                            ; due to stuck port data_in ;                                                           ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6132  ;
; Number of registers using Synchronous Clear  ; 316   ;
; Number of registers using Synchronous Load   ; 194   ;
; Number of registers using Asynchronous Clear ; 569   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5812  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                                                                                                                                                                                                                ; 1       ;
; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                                                                                                                                                                                                                ; 1       ;
; vga_adapter:VGA|vga_controller:controller|VGA_HS_d                                                                                                                                                                                                                                                                              ; 1       ;
; vga_adapter:VGA|vga_controller:controller|VGA_VS_d                                                                                                                                                                                                                                                                              ; 1       ;
; vga_adapter:VGA|vga_controller:controller|mode_sel_r[0]                                                                                                                                                                                                                                                                         ; 12      ;
; vga_adapter:VGA|vga_controller:controller|mode_meta[0]                                                                                                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 8                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r0|colour_o[23]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r1|colour_o[15]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r2|colour_o[18]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r3|colour_o[0]                                                                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r4|colour_o[23]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r5|colour_o[21]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r6|colour_o[23]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r7|colour_o[13]                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|data_path:u_dp|pixel_register:r8|colour_o[17]                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|out_pixel[0]                                                                                                                                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top|vga_adapter:VGA|vga_controller:controller|VGA_G[2]                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|data_path:u_dp|y[5]                                                                                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|data_path:u_dp|x[4]                                                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r2|m[6]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r1|m[4]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r0|m[3]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:c0|m[7]                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|data_path:u_dp|image_processing_uni:u_proc|sobel_boost[2]                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|sobel_boost_sat[6]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r2|m[7]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r1|m[0]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r0|m[2]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|window3x3_stream:u_win|prev1[6]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|prev1[2]                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|vga_adapter:VGA|vga_controller:controller|memory_address[1]                                                                                                                                          ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |top|colour_mux[9]                                                                                                                                                                                        ;
; 17:1               ; 5 bits    ; 55 LEs        ; 25 LEs               ; 30 LEs                 ; No         ; |top|addr_bank[0]                                                                                                                                                                                         ;
; 17:1               ; 10 bits   ; 110 LEs       ; 60 LEs               ; 50 LEs                 ; No         ; |top|addr_bank[7]                                                                                                                                                                                         ;
; 160:1              ; 8 bits    ; 848 LEs       ; 848 LEs              ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|window3x3_stream:u_win|Mux0                                                                                                                                                ;
; 160:1              ; 8 bits    ; 848 LEs       ; 848 LEs              ; 0 LEs                  ; No         ; |top|edge_stream_path:u_stream|median3x3_stream:u_med|Mux2                                                                                                                                                ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |top|image_bank_shared:u_bank|Mux14                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r0 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r1 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r2 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r3 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r4 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r5 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r6 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r7 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|pixel_register:r8 ;
+----------------+--------------------------+-----------------------------------+
; Parameter Name ; Value                    ; Type                              ;
+----------------+--------------------------+-----------------------------------+
; WIDTH          ; 24                       ; Signed Integer                    ;
; ASYNC_RESET    ; 0                        ; Signed Integer                    ;
; RESET_VALUE    ; 000000000000000000000000 ; Unsigned Binary                   ;
+----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; MEDIAN_EN      ; 0     ; Signed Integer                                                 ;
; IMPULSE_T      ; 56    ; Signed Integer                                                 ;
; SOBEL_SHIFT    ; 2     ; Signed Integer                                                 ;
; SCHARR_SHIFT   ; 3     ; Signed Integer                                                 ;
; EDGE_BOOST_SH  ; 1     ; Signed Integer                                                 ;
; GAIN_SH        ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u3 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u4 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u5 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u6 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u7 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u8 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:c0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|impulse_switch_8:u_sw ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; EN             ; 0     ; Signed Integer                                                                       ;
; T              ; 56    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|sobel_3x3_gray:u_sobel ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; SOBEL_SHIFT    ; 2     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:u_dp|image_processing_uni:u_proc|scharr_3x3_gray:u_scharr ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; SCHARR_SHIFT   ; 3     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; W              ; 160   ; Signed Integer                                ;
; H              ; 120   ; Signed Integer                                ;
; SOBEL_SHIFT    ; 2     ; Signed Integer                                ;
; SCHARR_SHIFT   ; 3     ; Signed Integer                                ;
; EDGE_BOOST_SH  ; 1     ; Signed Integer                                ;
; GAIN_SH        ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sync2:u_sync_im ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sync2:u_sync_md ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|rgb2gray8:u_y ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sp_preproc_constbg_comb:u_pre ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; HIGH_TH        ; 250      ; Signed Integer                                                           ;
; LOW_TH         ; 5        ; Signed Integer                                                           ;
; DETECT_HIGH    ; 1        ; Signed Integer                                                           ;
; DETECT_LOW     ; 0        ; Signed Integer                                                           ;
; BG_LEVEL       ; 10101010 ; Unsigned Binary                                                          ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; W              ; 160   ; Signed Integer                                                       ;
; H              ; 120   ; Signed Integer                                                       ;
; BORDER_MODE    ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:r2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|median3x3_stream:u_med|median3x3:u_median_core|med3_8:c0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DUMMY          ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|window3x3_stream:u_win ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; W              ; 160   ; Signed Integer                                                       ;
; H              ; 120   ; Signed Integer                                                       ;
; BORDER_ZERO    ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|sobel_3x3_gray:u_sobel ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; SOBEL_SHIFT    ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_stream_path:u_stream|scharr_3x3_gray:u_scharr ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SCHARR_SHIFT   ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------------+------------------+
; Parameter Name                     ; Value                                                         ; Type             ;
+------------------------------------+---------------------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped          ;
; OPERATION_MODE                     ; SINGLE_PORT                                                   ; Untyped          ;
; WIDTH_A                            ; 24                                                            ; Signed Integer   ;
; WIDTHAD_A                          ; 15                                                            ; Signed Integer   ;
; NUMWORDS_A                         ; 19200                                                         ; Signed Integer   ;
; OUTDATA_REG_A                      ; CLOCK0                                                        ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped          ;
; WIDTH_B                            ; 1                                                             ; Untyped          ;
; WIDTHAD_B                          ; 1                                                             ; Untyped          ;
; NUMWORDS_B                         ; 1                                                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped          ;
; BYTE_SIZE                          ; 8                                                             ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped          ;
; INIT_FILE                          ; ./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                                     ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_9au1                                               ; Untyped          ;
+------------------------------------+---------------------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------------+------------------+
; Parameter Name                     ; Value                                                         ; Type             ;
+------------------------------------+---------------------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped          ;
; OPERATION_MODE                     ; SINGLE_PORT                                                   ; Untyped          ;
; WIDTH_A                            ; 24                                                            ; Signed Integer   ;
; WIDTHAD_A                          ; 15                                                            ; Signed Integer   ;
; NUMWORDS_A                         ; 19200                                                         ; Signed Integer   ;
; OUTDATA_REG_A                      ; CLOCK0                                                        ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped          ;
; WIDTH_B                            ; 1                                                             ; Untyped          ;
; WIDTHAD_B                          ; 1                                                             ; Untyped          ;
; NUMWORDS_B                         ; 1                                                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped          ;
; BYTE_SIZE                          ; 8                                                             ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped          ;
; INIT_FILE                          ; ./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                                     ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_bau1                                               ; Untyped          ;
+------------------------------------+---------------------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------------+------------------+
; Parameter Name                     ; Value                                                         ; Type             ;
+------------------------------------+---------------------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped          ;
; OPERATION_MODE                     ; SINGLE_PORT                                                   ; Untyped          ;
; WIDTH_A                            ; 24                                                            ; Signed Integer   ;
; WIDTHAD_A                          ; 15                                                            ; Signed Integer   ;
; NUMWORDS_A                         ; 19200                                                         ; Signed Integer   ;
; OUTDATA_REG_A                      ; CLOCK0                                                        ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped          ;
; WIDTH_B                            ; 1                                                             ; Untyped          ;
; WIDTHAD_B                          ; 1                                                             ; Untyped          ;
; NUMWORDS_B                         ; 1                                                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped          ;
; BYTE_SIZE                          ; 8                                                             ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped          ;
; INIT_FILE                          ; ./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                                     ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_dau1                                               ; Untyped          ;
+------------------------------------+---------------------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA                      ;
+-------------------------+----------------------------------------+----------------+
; Parameter Name          ; Value                                  ; Type           ;
+-------------------------+----------------------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 8                                      ; Signed Integer ;
; MONOCHROME              ; FALSE                                  ; String         ;
; RESOLUTION              ; 160x120                                ; String         ;
; BACKGROUND_IMAGE        ; ../../quartus/mif_files/background.mif ; String         ;
; DEVICE_FAMILY           ; Cyclone V                              ; String         ;
; ADDRW                   ; 15                                     ; Signed Integer ;
; NUMWORDS                ; 19200                                  ; Signed Integer ;
+-------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                       ;
; fractional_vco_multiplier            ; false                  ; String                                                       ;
; pll_type                             ; General                ; String                                                       ;
; pll_subtype                          ; General                ; String                                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                                               ;
; operation_mode                       ; direct                 ; String                                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                                               ;
; data_rate                            ; 0                      ; Signed Integer                                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                               ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                       ;
; phase_shift0                         ; 0 ps                   ; String                                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                       ;
; phase_shift1                         ; 0 ps                   ; String                                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                       ;
; phase_shift2                         ; 0 ps                   ; String                                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                       ;
; phase_shift3                         ; 0 ps                   ; String                                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                       ;
; phase_shift4                         ; 0 ps                   ; String                                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                       ;
; phase_shift5                         ; 0 ps                   ; String                                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                       ;
; phase_shift6                         ; 0 ps                   ; String                                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                       ;
; phase_shift7                         ; 0 ps                   ; String                                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                       ;
; phase_shift8                         ; 0 ps                   ; String                                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                       ;
; phase_shift9                         ; 0 ps                   ; String                                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                       ;
; phase_shift10                        ; 0 ps                   ; String                                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                       ;
; phase_shift11                        ; 0 ps                   ; String                                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                       ;
; phase_shift12                        ; 0 ps                   ; String                                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                       ;
; phase_shift13                        ; 0 ps                   ; String                                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                       ;
; phase_shift14                        ; 0 ps                   ; String                                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                       ;
; phase_shift15                        ; 0 ps                   ; String                                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                       ;
; phase_shift16                        ; 0 ps                   ; String                                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                       ;
; phase_shift17                        ; 0 ps                   ; String                                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                                               ;
; clock_name_0                         ;                        ; String                                                       ;
; clock_name_1                         ;                        ; String                                                       ;
; clock_name_2                         ;                        ; String                                                       ;
; clock_name_3                         ;                        ; String                                                       ;
; clock_name_4                         ;                        ; String                                                       ;
; clock_name_5                         ;                        ; String                                                       ;
; clock_name_6                         ;                        ; String                                                       ;
; clock_name_7                         ;                        ; String                                                       ;
; clock_name_8                         ;                        ; String                                                       ;
; clock_name_global_0                  ; false                  ; String                                                       ;
; clock_name_global_1                  ; false                  ; String                                                       ;
; clock_name_global_2                  ; false                  ; String                                                       ;
; clock_name_global_3                  ; false                  ; String                                                       ;
; clock_name_global_4                  ; false                  ; String                                                       ;
; clock_name_global_5                  ; false                  ; String                                                       ;
; clock_name_global_6                  ; false                  ; String                                                       ;
; clock_name_global_7                  ; false                  ; String                                                       ;
; clock_name_global_8                  ; false                  ; String                                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_bypass_en                      ; false                  ; String                                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_bypass_en                      ; false                  ; String                                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                                               ;
; pll_slf_rst                          ; false                  ; String                                                       ;
; pll_bw_sel                           ; low                    ; String                                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:u_addr_wr ;
+----------------+---------+--------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                               ;
+----------------+---------+--------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                             ;
+----------------+---------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory          ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 24                                     ; Signed Integer ;
; WIDTHAD_A                          ; 15                                     ; Signed Integer ;
; NUMWORDS_A                         ; 19200                                  ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 24                                     ; Signed Integer ;
; WIDTHAD_B                          ; 15                                     ; Signed Integer ;
; NUMWORDS_B                         ; 19200                                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; ../../quartus/mif_files/background.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ect1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+--------------------+------------+------------------------------------------------------+
; Parameter Name     ; Value      ; Type                                                 ;
+--------------------+------------+------------------------------------------------------+
; RESOLUTION         ; 160x120    ; String                                               ;
; C_HORZ_NUM_PIXELS  ; 1010000000 ; Unsigned Binary                                      ;
; C_HORZ_SYNC_START  ; 1010010011 ; Unsigned Binary                                      ;
; C_HORZ_SYNC_END    ; 1011110010 ; Unsigned Binary                                      ;
; C_HORZ_TOTAL_COUNT ; 1100100000 ; Unsigned Binary                                      ;
; C_VERT_NUM_PIXELS  ; 0111100000 ; Unsigned Binary                                      ;
; C_VERT_SYNC_START  ; 0111101101 ; Unsigned Binary                                      ;
; C_VERT_SYNC_END    ; 0111101110 ; Unsigned Binary                                      ;
; C_VERT_TOTAL_COUNT ; 1000001101 ; Unsigned Binary                                      ;
+--------------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                        ;
; Entity Instance                           ; image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 24                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                   ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 24                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                   ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 24                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                   ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 24                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 24                                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"           ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; VGA_SYNC ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_bank_shared:u_bank|image_03:u_img2"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_bank_shared:u_bank|image_02:u_img1"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_bank_shared:u_bank|image_01:u_img0"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "edge_stream_path:u_stream|median3x3_stream:u_med"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_sof   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_eol   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                      ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; 0              ; img1        ; 24    ; 19200 ; Read/Write ; image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated ;
; 1              ; img2        ; 24    ; 19200 ; Read/Write ; image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated ;
; 2              ; img3        ; 24    ; 19200 ; Read/Write ; image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6002                        ;
;     CLR               ; 122                         ;
;     CLR SCLR          ; 58                          ;
;     CLR SLD           ; 51                          ;
;     ENA               ; 5219                        ;
;     ENA CLR           ; 151                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 93                          ;
;     ENA SCLR          ; 229                         ;
;     SCLR              ; 4                           ;
;     SLD               ; 2                           ;
;     plain             ; 55                          ;
; arriav_lcell_comb     ; 5604                        ;
;     arith             ; 867                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 388                         ;
;         2 data inputs ; 359                         ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 65                          ;
;         5 data inputs ; 15                          ;
;     extend            ; 159                         ;
;         7 data inputs ; 159                         ;
;     normal            ; 3673                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 325                         ;
;         4 data inputs ; 369                         ;
;         5 data inputs ; 373                         ;
;         6 data inputs ; 2453                        ;
;     shared            ; 905                         ;
;         0 data inputs ; 133                         ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 302                         ;
;         3 data inputs ; 350                         ;
;         4 data inputs ; 10                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 125                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 20.60                       ;
; Average LUT depth     ; 8.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 26 11:12:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/sp_preproc_constbg.v
    Info (12023): Found entity 1: sp_preproc_constbg_comb File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/sp_preproc_constbg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/sync2.v
    Info (12023): Found entity 1: sync2 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/sync2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_address_translator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/window3x3_stream.v
    Info (12023): Found entity 1: window3x3_stream File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/window3x3_stream.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/sobel_3x3_gray.v
    Info (12023): Found entity 1: sobel_3x3_gray File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/sobel_3x3_gray.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/scharr_3x3_gray.v
    Info (12023): Found entity 1: scharr_3x3_gray File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/scharr_3x3_gray.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/rgb2gray8.v
    Info (12023): Found entity 1: rgb2gray8 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/rgb2gray8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/median3x3_stream.v
    Info (12023): Found entity 1: median3x3_stream File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3_stream.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/median3x3.v
    Info (12023): Found entity 1: median3x3 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/med3_8.v
    Info (12023): Found entity 1: med3_8 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/med3_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/impulse_switch_8.v
    Info (12023): Found entity 1: impulse_switch_8 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/impulse_switch_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/image_processing_uni.v
    Info (12023): Found entity 1: image_processing_uni File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/top.v
    Info (12023): Found entity 1: top File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/pixel_register.v
    Info (12023): Found entity 1: pixel_register File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/pixel_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/image_bank_shared.v
    Info (12023): Found entity 1: image_bank_shared File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/edge_stream_path.v
    Info (12023): Found entity 1: edge_stream_path File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/data_path.v
    Info (12023): Found entity 1: data_path File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/ctrl_path.v
    Info (12023): Found entity 1: ctrl_path File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/ctrl_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/address_adaptor.v
    Info (12023): Found entity 1: address_adaptor File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/address_adaptor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram_modules/image_01.v
    Info (12023): Found entity 1: image_01 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_modules/image_02.v
    Info (12023): Found entity 1: image_02 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_modules/image_03.v
    Info (12023): Found entity 1: image_03 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:u_dp" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 67
Info (12128): Elaborating entity "address_adaptor" for hierarchy "data_path:u_dp|address_adaptor:u_addr" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v Line: 71
Info (12128): Elaborating entity "pixel_register" for hierarchy "data_path:u_dp|pixel_register:r0" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v Line: 75
Info (12128): Elaborating entity "image_processing_uni" for hierarchy "data_path:u_dp|image_processing_uni:u_proc" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v Line: 100
Info (12128): Elaborating entity "rgb2gray8" for hierarchy "data_path:u_dp|image_processing_uni:u_proc|rgb2gray8:u0" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v Line: 18
Info (12128): Elaborating entity "median3x3" for hierarchy "data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v Line: 24
Info (12128): Elaborating entity "med3_8" for hierarchy "data_path:u_dp|image_processing_uni:u_proc|median3x3:u_med|med3_8:r0" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3.v Line: 12
Info (12128): Elaborating entity "impulse_switch_8" for hierarchy "data_path:u_dp|image_processing_uni:u_proc|impulse_switch_8:u_sw" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v Line: 35
Info (12128): Elaborating entity "sobel_3x3_gray" for hierarchy "data_path:u_dp|image_processing_uni:u_proc|sobel_3x3_gray:u_sobel" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v Line: 46
Info (12128): Elaborating entity "scharr_3x3_gray" for hierarchy "data_path:u_dp|image_processing_uni:u_proc|scharr_3x3_gray:u_scharr" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v Line: 59
Info (12128): Elaborating entity "ctrl_path" for hierarchy "ctrl_path:u_ctl" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 92
Info (10264): Verilog HDL Case Statement information at ctrl_path.v(109): all case item expressions in this case statement are onehot File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/ctrl_path.v Line: 109
Info (12128): Elaborating entity "edge_stream_path" for hierarchy "edge_stream_path:u_stream" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 122
Info (12128): Elaborating entity "sync2" for hierarchy "edge_stream_path:u_stream|sync2:u_sync_im" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v Line: 45
Info (12128): Elaborating entity "sync2" for hierarchy "edge_stream_path:u_stream|sync2:u_sync_md" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v Line: 46
Info (12128): Elaborating entity "sp_preproc_constbg_comb" for hierarchy "edge_stream_path:u_stream|sp_preproc_constbg_comb:u_pre" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v Line: 93
Info (12128): Elaborating entity "median3x3_stream" for hierarchy "edge_stream_path:u_stream|median3x3_stream:u_med" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v Line: 117
Info (12128): Elaborating entity "window3x3_stream" for hierarchy "edge_stream_path:u_stream|window3x3_stream:u_win" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v Line: 135
Info (12128): Elaborating entity "image_bank_shared" for hierarchy "image_bank_shared:u_bank" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 133
Info (10264): Verilog HDL Case Statement information at image_bank_shared.v(15): all case item expressions in this case statement are onehot File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v Line: 15
Info (12128): Elaborating entity "image_01" for hierarchy "image_bank_shared:u_bank|image_01:u_img0" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v Line: 10
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v Line: 86
Info (12130): Elaborated megafunction instantiation "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v Line: 86
Info (12133): Instantiated megafunction "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9au1.tdf
    Info (12023): Found entity 1: altsyncram_9au1 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9au1" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_knk2.tdf
    Info (12023): Found entity 1: altsyncram_knk2 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_knk2" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif -- setting all initial values to 0 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1|decode_7la:decode4" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1|decode_01a:rden_decode_a" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|altsyncram_knk2:altsyncram1|mux_5hb:mux6" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf Line: 38
Info (12133): Instantiated megafunction "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768777521"
    Info (12134): Parameter "NUMWORDS" = "19200"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "image_bank_shared:u_bank|image_01:u_img0|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "image_02" for hierarchy "image_bank_shared:u_bank|image_02:u_img1" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v Line: 86
Info (12130): Elaborated megafunction instantiation "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v Line: 86
Info (12133): Instantiated megafunction "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bau1.tdf
    Info (12023): Found entity 1: altsyncram_bau1 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bau1" for hierarchy "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnk2.tdf
    Info (12023): Found entity 1: altsyncram_lnk2 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_lnk2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lnk2" for hierarchy "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|altsyncram_lnk2:altsyncram1" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif -- setting all initial values to 0 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf Line: 38
Info (12133): Instantiated megafunction "image_bank_shared:u_bank|image_02:u_img1|altsyncram:altsyncram_component|altsyncram_bau1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768777522"
    Info (12134): Parameter "NUMWORDS" = "19200"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "image_03" for hierarchy "image_bank_shared:u_bank|image_03:u_img2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v Line: 12
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v Line: 86
Info (12130): Elaborated megafunction instantiation "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v Line: 86
Info (12133): Instantiated megafunction "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img3"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dau1.tdf
    Info (12023): Found entity 1: altsyncram_dau1 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dau1" for hierarchy "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mnk2.tdf
    Info (12023): Found entity 1: altsyncram_mnk2 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_mnk2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_mnk2" for hierarchy "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|altsyncram_mnk2:altsyncram1" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif -- setting all initial values to 0 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf Line: 38
Info (12133): Instantiated megafunction "image_bank_shared:u_bank|image_03:u_img2|altsyncram:altsyncram_component|altsyncram_dau1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768777523"
    Info (12134): Parameter "NUMWORDS" = "19200"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 156
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:u_pll" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 37
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:u_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:u_addr_wr" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 66
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 66
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 66
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone V"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "../../quartus/mif_files/background.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ect1.tdf
    Info (12023): Found entity 1: altsyncram_ect1 File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ect1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v Line: 102
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.10.26.11:13:18 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "edge_stream_path:u_stream|window3x3_stream:u_win|lb1" is uninferred due to asynchronous read logic File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/window3x3_stream.v Line: 17
    Info (276007): RAM logic "edge_stream_path:u_stream|median3x3_stream:u_med|lb1" is uninferred due to asynchronous read logic File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3_stream.v Line: 53
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 10
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a64 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2287
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a40 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1447
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a16 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 607
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a65 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2322
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a41 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1482
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a17 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 642
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a66 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2357
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a42 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1517
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a18 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 677
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a67 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2392
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a43 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1552
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a19 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 712
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a68 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2427
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a44 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1587
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a20 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 747
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a69 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2462
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a45 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1622
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a21 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 782
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a70 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2497
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a46 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1657
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a22 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 817
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a71 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2532
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a47 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1692
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a23 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 852
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a56 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2007
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a32 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1167
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a8 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 327
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a57 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2042
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a33 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1202
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a9 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 362
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a58 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2077
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a34 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1237
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a10 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 397
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a59 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2112
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a35 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1272
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a11 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 432
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a60 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2147
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a36 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1307
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a12 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 467
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a61 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2182
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a37 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1342
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a13 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 502
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a62 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2217
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a38 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1377
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a14 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 537
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a63 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 2252
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a39 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1412
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a15 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 572
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a48 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1727
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a24 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 887
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a0 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 47
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a49 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1762
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a25 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 922
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a1 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 82
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a50 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1797
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a26 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 957
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a2 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 117
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a51 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1832
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a27 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 992
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a3 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 152
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a52 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1867
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a28 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1027
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a4 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 187
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a53 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1902
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a29 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1062
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a5 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 222
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a54 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1937
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a30 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1097
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a6 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 257
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a55 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1972
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a31 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 1132
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ect1:auto_generated|ram_block1a7 cannot have value "old" when different read and write clocks are used. File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf Line: 292
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v Line: 4
Info (21057): Implemented 11820 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 11480 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Sun Oct 26 11:14:09 2025
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:25


