<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84893305364</prism:url><dc:identifier>SCOPUS_ID:84893305364</dc:identifier><eid>2-s2.0-84893305364</eid><pii>S0026269214000068</pii><prism:doi>10.1016/j.mejo.2014.01.005</prism:doi><dc:title>An approximate logarithmic squaring circuit with error compensation for DSP applications</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>4</citedby-count><prism:publicationName>Microelectronics Journal</prism:publicationName><dc:publisher>Elsevier Ltd</dc:publisher><source-id>9500153939</source-id><prism:issn>00262692</prism:issn><prism:volume>45</prism:volume><prism:issueIdentifier>3</prism:issueIdentifier><prism:startingPage>263</prism:startingPage><prism:endingPage>271</prism:endingPage><prism:pageRange>263-271</prism:pageRange><prism:coverDate>2014-01-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="26667589000"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/26667589000</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>The squaring function is one of the frequently used arithmetic functions in DSP, so an approximation of the squaring function is acceptable as long as this approximation corrupts the bits that are already corrupted by noise, and does not degrade application×©2014 Elsevier Ltd. All rights reserved.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84893305364" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84893305364&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84893305364&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"><affilname>University of Banja Luka</affilname><affiliation-city>Banja Luka</affiliation-city><affiliation-country>Bosnia and Herzegovina</affiliation-country></affiliation><authors><author seq="1" auid="26667589000"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/26667589000</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="2" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="3" auid="55879835900"><ce:initials>D.</ce:initials><ce:indexed-name>Raic D.</ce:indexed-name><ce:surname>Raič</ce:surname><ce:given-name>Dušan</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Raič D.</ce:indexed-name><ce:surname>Raič</ce:surname><ce:given-name>Dušan</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55879835900</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="4" auid="6603371082"><ce:initials>D.</ce:initials><ce:indexed-name>Strle D.</ce:indexed-name><ce:surname>Strle</ce:surname><ce:given-name>Drago</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Strle D.</ce:indexed-name><ce:surname>Strle</ce:surname><ce:given-name>Drago</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603371082</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="5" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Approximate squaring</author-keyword><author-keyword>Arithmetic circuits</author-keyword><author-keyword>Computer arithmetic</author-keyword><author-keyword>Digital signal processing</author-keyword><author-keyword>Logarithm approximation</author-keyword><author-keyword>Logic synthesis</author-keyword></authkeywords><idxterms><mainterm weight="b" candidate="n">Approximate squaring</mainterm><mainterm weight="b" candidate="n">Arithmetic circuit</mainterm><mainterm weight="b" candidate="n">Arithmetic functions</mainterm><mainterm weight="b" candidate="n">Computer arithmetic</mainterm><mainterm weight="b" candidate="n">DSP application</mainterm><mainterm weight="b" candidate="n">Logarithm approximation</mainterm><mainterm weight="b" candidate="n">Squaring circuits</mainterm></idxterms><subject-areas><subject-area code="2504" abbrev="MATE">Electronic, Optical and Magnetic Materials</subject-area><subject-area code="3107" abbrev="PHYS">Atomic and Molecular Physics, and Optics</subject-area><subject-area code="3104" abbrev="PHYS">Condensed Matter Physics</subject-area><subject-area code="2508" abbrev="MATE">Surfaces, Coatings and Films</subject-area><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-source-document source-document-type="pii">S0026269214000068</xocs:funding-source-document><xocs:funding-addon-generated-timestamp>2019-03-27T15:11:56Z</xocs:funding-addon-generated-timestamp><xocs:funding-addon-type>http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp</xocs:funding-addon-type><xocs:funding><xocs:funding-agency-matched-string>Ministry of Civil Affairs, Bosnia and Herzegovina</xocs:funding-agency-matched-string><xocs:funding-id>BI-BA/14-15-035</xocs:funding-id><xocs:funding-id>BI-BA/10-11-026</xocs:funding-id></xocs:funding><xocs:funding><xocs:funding-agency-matched-string>Slovenian Research Agency</xocs:funding-agency-matched-string><xocs:funding-id>P2-0359</xocs:funding-id><xocs:funding-id>P2-0257</xocs:funding-id><xocs:funding-id>ARRS</xocs:funding-id><xocs:funding-agency-acronym>ARRS</xocs:funding-agency-acronym><xocs:funding-agency>Javna Agencija za Raziskovalno Dejavnost RS</xocs:funding-agency><xocs:funding-agency-id>http://data.elsevier.com/vocabulary/SciValFunders/501100004329</xocs:funding-agency-id><xocs:funding-agency-country>http://sws.geonames.org/3190538/</xocs:funding-agency-country></xocs:funding><xocs:funding-text>This research was supported by Slovenian Research Agency (ARRS) under Grants P2-0359 ( National research program Pervasive computing ), P2-0257 (System on Chip with Integrated Optical, Magnetic and Electrochemical Sensors), and by Slovenian Research Agency (ARRS) and Ministry of Civil Affairs, Bosnia and Herzegovina , under grants BI-BA/10-11-026 and BI-BA/14-15-035 (Bilateral Collaboration Project).  </xocs:funding-text></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered year="2018" month="10" day="25" timestamp="2018-10-25T02:41:20.000020-04:00"/><ait:date-sort year="2014" month="01" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2018 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:pii>S0026269214000068</ce:pii><ce:doi>10.1016/j.mejo.2014.01.005</ce:doi><itemid idtype="PUI">372286317</itemid><itemid idtype="CAR-ID">341846508</itemid><itemid idtype="CPX">20140717308122</itemid><itemid idtype="SCP">84893305364</itemid><itemid idtype="SGR">84893305364</itemid></itemidlist><history><date-created year="2018" month="08" day="24" timestamp="BST 11:35:21"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword xml:lang="eng">Approximate squaring</author-keyword><author-keyword xml:lang="eng">Arithmetic circuits</author-keyword><author-keyword xml:lang="eng">Computer arithmetic</author-keyword><author-keyword xml:lang="eng">Digital signal processing</author-keyword><author-keyword xml:lang="eng">Logarithm approximation</author-keyword><author-keyword xml:lang="eng">Logic synthesis</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">An approximate logarithmic squaring circuit with error compensation for DSP applications</titletext></citation-title><author-group><author auid="26667589000" seq="1" type="auth"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name></author><author auid="8597226400" seq="2" type="auth"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name></author><affiliation afid="60104200" dptid="112983122" country="bih"><organization>Faculty of Electrical Engineering</organization><organization>University of Banja Luka</organization><address-part>Patre 5</address-part><city-group>78000 Banja Luka</city-group><affiliation-id afid="60104200" dptid="112983122"/><country>Bosnia and Herzegovina</country></affiliation></author-group><author-group><author auid="55879835900" seq="3" type="auth"><ce:initials>D.</ce:initials><ce:indexed-name>Raic D.</ce:indexed-name><ce:surname>Raič</ce:surname><ce:given-name>Dušan</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Raič D.</ce:indexed-name><ce:surname>Raič</ce:surname><ce:given-name>Dušan</ce:given-name></preferred-name></author><author auid="6603371082" seq="4" type="auth"><ce:initials>D.</ce:initials><ce:indexed-name>Strle D.</ce:indexed-name><ce:surname>Strle</ce:surname><ce:given-name>Drago</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Strle D.</ce:indexed-name><ce:surname>Strle</ce:surname><ce:given-name>Drago</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Electrical Engineering</organization><organization>University of Ljubljana</organization><address-part>Tržaška cesta 25</address-part><city-group>1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6603205527" seq="5" type="auth"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Tržaška cesta 25</address-part><city-group>1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Tržaška cesta 25</address-part><city-group>1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>The squaring function is one of the frequently used arithmetic functions in DSP, so an approximation of the squaring function is acceptable as long as this approximation corrupts the bits that are already corrupted by noise, and does not degrade application×©2014 Elsevier Ltd. All rights reserved.</ce:para></abstract></abstracts><source srcid="9500153939" type="j" country="gbr"><sourcetitle>Microelectronics Journal</sourcetitle><sourcetitle-abbrev>Microelectron J</sourcetitle-abbrev><translated-sourcetitle xml:lang="eng">Microelectronics Journal</translated-sourcetitle><issn type="print">00262692</issn><codencode>MICEB</codencode><volisspag><voliss volume="45" issue="3"/><pagerange first="263" last="271"/></volisspag><publicationyear first="2014"/><publicationdate><year>2014</year><date-text>March 2014</date-text></publicationdate><publisher><publishername>Elsevier Ltd</publishername></publisher></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification>                                 <classification-code>713.4</classification-code>                                 <classification-description>Pulse Circuits</classification-description>                             </classification><classification>                                 <classification-code>721.2</classification-code>                                 <classification-description>Logic Elements</classification-description>                             </classification></classifications><classifications type="FLXCLASS"><classification>                                 <classification-code>902</classification-code>                                 <classification-description>FLUIDEX; Related Topics</classification-description>                             </classification></classifications><classifications type="ASJC"><classification>2504</classification><classification>3107</classification><classification>3104</classification><classification>2508</classification><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>MATE</classification><classification>PHYS</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="29"><reference id="1"><ref-info><ref-title><ref-titletext>Design of a new squaring function for the Viterbi algorithm</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0028497969</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Eshraghi A.</ce:indexed-name><ce:surname>Eshraghi</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Fiez T.</ce:indexed-name><ce:surname>Fiez</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Winters K.</ce:indexed-name><ce:surname>Winters</ce:surname></author><author seq="4"><ce:initials>T.</ce:initials><ce:indexed-name>Fischer T.</ce:indexed-name><ce:surname>Fischer</ce:surname></author></ref-authors><ref-sourcetitle>IEEE J. Solid-State Circuits</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="29" issue="9"/><pagerange first="1102" last="1107"/></ref-volisspag><ref-text>10.1109/4.309906</ref-text></ref-info><ref-fulltext>A. Eshraghi, T. Fiez, K. Winters, and T. Fischer Design of a new squaring function for the Viterbi algorithm IEEE J. Solid-State Circuits 29 9 1994 1102 1107 10.1109/4.309906</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>A high-performance sum of absolute difference implementation for motion estimation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746874458</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Vanne J.</ce:indexed-name><ce:surname>Vanne</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Aho E.</ce:indexed-name><ce:surname>Aho</ce:surname></author><author seq="3"><ce:initials>T.D.</ce:initials><ce:indexed-name>Hamalainen T.D.</ce:indexed-name><ce:surname>Hamalainen</ce:surname></author><author seq="4"><ce:initials>K.</ce:initials><ce:indexed-name>Kuusilinna K.</ce:indexed-name><ce:surname>Kuusilinna</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Circuits and Systems for Video Technology</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="16" issue="7"/><pagerange first="876" last="883"/></ref-volisspag><ref-text>DOI 10.1109/TCSVT.2006.877150, 1661663</ref-text></ref-info><ref-fulltext>J. Vanne, E. Aho, T. Hamalainen, and K. Kuusilinna A high-performance sum of absolute difference implementation for motion estimation IEEE Trans. Circuits Syst. Video Technol. 16 7 2006 876 883 10.1109/TCSVT.2006.877150 (Pubitemid 44192202)</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Combinational logic approach for implementing an improved approximate squaring function</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033078896</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Hiasat A.</ce:indexed-name><ce:surname>Hiasat</ce:surname></author><author seq="2"><ce:initials>H.</ce:initials><ce:indexed-name>Abdel-Aty-Zohdy H.</ce:indexed-name><ce:surname>Abdel-Aty-Zohdy</ce:surname></author></ref-authors><ref-sourcetitle>IEEE J. Solid-State Circuits</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="34" issue="2"/><pagerange first="236" last="240"/></ref-volisspag><ref-text>10.1109/4.743786</ref-text></ref-info><ref-fulltext>A. Hiasat, and H. Abdel-Aty-Zohdy Combinational logic approach for implementing an improved approximate squaring function IEEE J. Solid-State Circuits 34 2 1999 236 240 10.1109/4.743786</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>A low complexity Euclidean norm approximation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">41849134717</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Seol C.</ce:indexed-name><ce:surname>Seol</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Cheun K.</ce:indexed-name><ce:surname>Cheun</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Signal Processing</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="56" issue="4"/><pagerange first="1721" last="1726"/></ref-volisspag><ref-text>DOI 10.1109/TSP.2007.909354</ref-text></ref-info><ref-fulltext>C. Seol, and K. Cheun A low complexity euclidean norm approximation IEEE Trans. Signal Process. 56 4 2008 1721 1726 10.1109/TSP.2007.909354 (Pubitemid 351493864)</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>An approximate square criterion for h.264/avc intra mode decision</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">54049154756</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.-C.</ce:initials><ce:indexed-name>Chao Y.-C.</ce:indexed-name><ce:surname>Chao</ce:surname></author><author seq="2"><ce:initials>K.-H.</ce:initials><ce:indexed-name>Lin K.-H.</ce:indexed-name><ce:surname>Lin</ce:surname></author><author seq="3"><ce:initials>B.-D.</ce:initials><ce:indexed-name>Liu B.-D.</ce:indexed-name><ce:surname>Liu</ce:surname></author><author seq="4"><ce:initials>J.-F.</ce:initials><ce:indexed-name>Yang J.-F.</ce:indexed-name><ce:surname>Yang</ce:surname></author></ref-authors><ref-sourcetitle>2008 IEEE International Conference on Multimedia and Expo</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><pagerange first="333" last="336"/></ref-volisspag><ref-website><ce:e-address type="email">http://dx.doi.org/10.1109/ICME.2008.4607439</ce:e-address></ref-website></ref-info><ref-fulltext>Y.-C. Chao, K.-H. Lin, B.-D. Liu, J.-F. Yang, An approximate square criterion for h.264/avc intra mode decision, in: 2008 IEEE International Conference on Multimedia and Expo, 2008, pp. 333 -336, http://dx.doi.org/10. 1109/ICME.2008.4607439.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000980875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.N.</ce:initials><ce:indexed-name>Mitchell J.N.</ce:indexed-name><ce:surname>Mitchell</ce:surname></author></ref-authors><ref-sourcetitle>IRE Trans. Electron. Comput.</ref-sourcetitle><ref-publicationyear first="1962"/><ref-volisspag><voliss volume="11 EC" issue="4"/><pagerange first="512" last="517"/></ref-volisspag><ref-text>10.1109/TEC.1962.5219391</ref-text></ref-info><ref-fulltext>J.N. Mitchell Computer multiplication and division using binary logarithms IRE Trans. Electron. Comput. EC11 4 1962 512 517 10.1109/TEC.1962. 5219391</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>Improved Mitchell-based logarithmic multiplier for low-power DSP applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67649878388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>McLaren D.</ce:indexed-name><ce:surname>McLaren</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of IEEE International Systems-on-Chip (SOC) Conference</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><pagerange first="53" last="56"/></ref-volisspag><ref-website><ce:e-address type="email">http://dx.doi.org/10.1109/SOC.2003.1241461</ce:e-address></ref-website></ref-info><ref-fulltext>D. Mclaren, Improved Mitchell-based logarithmic multiplier for low-power DSP applications, in: Proceedings of IEEE International Systems-on-Chip (SOC) Conference, 2003, pp. 53-56, http://dx.doi.org/10.1109/SOC.2003.1241461.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Improving accuracy in Mitchell's logarithmic multiplication using operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947271792</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Ranganathan N.</ce:indexed-name><ce:surname>Ranganathan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="55" issue="12"/><pagerange first="1523" last="1535"/></ref-volisspag></ref-info><ref-fulltext>V. Mahalingam, and N. Ranganathan Improving accuracy in mitchell×s logarithmic multiplication using operand decomposition IEEE Trans. Comput. 55 12 2006 1523 1535 (Pubitemid 46432389)</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>Applicability of approximate multipliers in hardware neural networks</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84864386338</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotrič</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>Neurocomputing</ref-sourcetitle><ref-publicationyear first="2012"/><ref-volisspag><voliss volume="96"/><pagerange first="57" last="65"/></ref-volisspag><ref-text>10.1016/j.neucom.2011.09.039</ref-text></ref-info><ref-fulltext>U. Lotrič, and P. Bulić Applicability of approximate multipliers in hardware neural networks Neurocomputing 96 2012 57 65 10.1016/j.neucom.2011.09.039</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>A simple pipelined squaring circuit for DSP</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">83455234735</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Risojevic V.</ce:indexed-name><ce:surname>Risojevic</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramovic</ce:surname></author><author seq="3"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babic</ce:surname></author><author seq="4"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname></author></ref-authors><ref-sourcetitle>2011 IEEE 29th International Conference on Computer Design (ICCD), 2011</ref-sourcetitle><ref-volisspag><pagerange first="162" last="167"/></ref-volisspag><ref-text>doi:10.1109/ICCD.2011.6081392</ref-text></ref-info><ref-fulltext>V. Risojevic, A. Avramovic, Z. Babic, P. Bulic, A simple pipelined squaring circuit for DSP, in: 2011 IEEE 29th International Conference on Computer Design (ICCD), 2011, pp. 162-167, http://dx.doi.org/10.1109/ICCD.2011. 6081392.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>CMOS VLSI implementation of a low-power logarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0242578159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Abed K.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Siferd R.</ce:indexed-name><ce:surname>Siferd</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Comput.</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="11"/><pagerange first="1421" last="1433"/></ref-volisspag><ref-text>10.1109/TC.2003.1244940</ref-text></ref-info><ref-fulltext>K. Abed, and R. Siferd CMOS VLSI implementation of a low-power logarithmic converter IEEE Trans. Comput. 52 11 2003 1421 1433 10.1109/TC.2003.1244940</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>VLSI implementation of a low-power antilogarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141613812</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Abed K.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Siferd R.</ce:indexed-name><ce:surname>Siferd</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Comput.</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="9"/><pagerange first="1221" last="1228"/></ref-volisspag><ref-text>10.1109/TC.2003.1228517</ref-text></ref-info><ref-fulltext>K. Abed, and R. Siferd VLSI implementation of a low-power antilogarithmic converter IEEE Trans. Comput. 52 9 2003 1221 1228 10.1109/TC.2003.1228517</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>Fast compensative design approach for the approximate squaring function</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036182337</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.-H.</ce:initials><ce:indexed-name>Sheu M.-H.</ce:indexed-name><ce:surname>Sheu</ce:surname></author><author seq="2"><ce:initials>S.-H.</ce:initials><ce:indexed-name>Lin S.-H.</ce:indexed-name><ce:surname>Lin</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Journal of Solid-State Circuits</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="37" issue="1"/><pagerange first="95" last="97"/></ref-volisspag><ref-text>DOI 10.1109/4.974551, PII S0018920002001300</ref-text></ref-info><ref-fulltext>M.-H. Sheu, and S.-H. Lin Fast compensative design approach for the approximate squaring function IEEE J. Solid-State Circuits 37 1 2002 95 97 10.1109/4.974551 (Pubitemid 34176217)</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>Carry-free approximate squaring functions with O(n) complexity and O(1) delay</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33646872819</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.M.P.</ce:initials><ce:indexed-name>Langlois J.M.P.</ce:indexed-name><ce:surname>Langlois</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Al-Khalili D.</ce:indexed-name><ce:surname>Al-Khalili</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Circuits and Systems II: Express Briefs</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="53" issue="5"/><pagerange first="374" last="378"/></ref-volisspag><ref-text>DOI 10.1109/TCSII.2006.873364</ref-text></ref-info><ref-fulltext>J. Langlois, and D. Al-Khalili Carry-free approximate squaring functions with O(n) complexity and O(1) delay IEEE Trans. Circuits Syst. II: Express Briefs 53 5 2006 374 378 10.1109/TCSII.2006.873364 (Pubitemid 43786581)</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>Multiplier-less and table-less linear approximation for square-related functions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78049504724</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.-C.</ce:initials><ce:indexed-name>Park I.-C.</ce:indexed-name><ce:surname>Park</ce:surname></author><author seq="2"><ce:initials>T.-H.</ce:initials><ce:indexed-name>Kim T.-H.</ce:indexed-name><ce:surname>Kim</ce:surname></author></ref-authors><ref-sourcetitle>IEICE Trans.</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="93 D" issue="11"/><pagerange first="2979" last="2988"/></ref-volisspag></ref-info><ref-fulltext>I.-C. Park, and T.-H. Kim Multiplier-less and table-less linear approximation for square-related functions IEICE Trans. 93-D 11 2010 2979 2988</ref-fulltext></reference><reference id="16"><ref-info><ref-title><ref-titletext>Low-power properties of the logarithmic number system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034872075</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Paliouras V.</ce:indexed-name><ce:surname>Paliouras</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Stouraitis T.</ce:indexed-name><ce:surname>Stouraitis</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings - Symposium on Computer Arithmetic</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="229" last="236"/></ref-volisspag></ref-info><ref-fulltext>V. Paliouras, T. Stouraitis, Low-power properties of the logarithmic number system, in: Proceedings of 15th IEEE Symposium on Computer Arithmetic, 2001, pp. 229-236, http://dx.doi.org/10.1109/ARITH.2001.930124. (Pubitemid 32797865)</ref-fulltext></reference><reference id="17"><ref-info><ref-title><ref-titletext>Signal activity and power consumption reduction using the logarithmic number system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035013762</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Paliouras V.</ce:indexed-name><ce:surname>Paliouras</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Stouraitis T.</ce:indexed-name><ce:surname>Stouraitis</ce:surname></author></ref-authors><ref-sourcetitle>The 2001 IEEE International Symposium on Circuits and Systems, 2001 (ISCAS 2001)</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="2"/><pagerange first="653" last="656"/></ref-volisspag><ref-text>doi:10.1109/ISCAS.2001.921155</ref-text></ref-info><ref-fulltext>V. Paliouras, T. Stouraitis, Signal activity and power consumption reduction using the logarithmic number system, in: The 2001 IEEE International Symposium on Circuits and Systems, 2001 (ISCAS 2001), vol. 2, 2001, pp. 653-656, http://dx.doi.org/10.1109/ISCAS.2001.921155.</ref-fulltext></reference><reference id="18"><ref-info><ref-title><ref-titletext>Considering the alternatives in low-power design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035410341</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Stouraitis T.</ce:indexed-name><ce:surname>Stouraitis</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Paliouras V.</ce:indexed-name><ce:surname>Paliouras</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Circuits Devices Mag.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="17" issue="4"/><pagerange first="22" last="29"/></ref-volisspag><ref-text>10.1109/101.950050</ref-text></ref-info><ref-fulltext>T. Stouraitis, and V. Paliouras Considering the alternatives in low-power design IEEE Circuits Devices Mag. 17 4 2001 22 29 10.1109/101.950050</ref-fulltext></reference><reference id="19"><ref-info><ref-title><ref-titletext>A logarithmic approach to energy-efficient GPU arithmetic for mobile devices</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84901277653</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Lastras M.</ce:indexed-name><ce:surname>Lastras</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Parhami B.</ce:indexed-name><ce:surname>Parhami</ce:surname></author></ref-authors><ref-sourcetitle>2013 Conference Record of the 47th Asilomar Conference on Signals, Systems and Computers (ASILOMAR)</ref-sourcetitle><ref-publicationyear first="2013"/><ref-volisspag><pagerange first="1" last="4"/></ref-volisspag></ref-info><ref-fulltext>M. Lastras, B. Parhami, A logarithmic approach to energy-efficient GPU arithmetic for mobile devices, in: 2013 Conference Record of the 47th Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2013, pp. 1-4.</ref-fulltext></reference><reference id="20"><ref-info><ref-title><ref-titletext>A fast hardware approach for approximate, efficient logarithm and antilogarithm computations</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">58849117961</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Paul S.</ce:indexed-name><ce:surname>Paul</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Jayakumar N.</ce:indexed-name><ce:surname>Jayakumar</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Khatri S.</ce:indexed-name><ce:surname>Khatri</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Very Large Scale Integr. Syst.</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="17" issue="2"/><pagerange first="269" last="277"/></ref-volisspag><ref-text>10.1109/TVLSI.2008.2003481</ref-text></ref-info><ref-fulltext>S. Paul, N. Jayakumar, and S. Khatri A fast hardware approach for approximate, efficient logarithm and antilogarithm computations IEEE Trans. Very Large Scale Integr. Syst. 17 2 2009 269 277 10.1109/TVLSI.2008.2003481</ref-fulltext></reference><reference id="21"><ref-info><ref-title><ref-titletext>Low cost hardware implementation of logarithm approximation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">80455145101</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Gutierrez R.</ce:indexed-name><ce:surname>Gutierrez</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Valls J.</ce:indexed-name><ce:surname>Valls</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Very Large Scale Integr. Syst.</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="19" issue="12"/><pagerange first="2326" last="2330"/></ref-volisspag><ref-text>10.1109/TVLSI.2010.2081387</ref-text></ref-info><ref-fulltext>R. Gutierrez, and J. Valls Low cost hardware implementation of logarithm approximation IEEE Trans. Very Large Scale Integr. Syst. 19 12 2011 2326 2330 10.1109/TVLSI.2010.2081387</ref-fulltext></reference><reference id="22"><ref-info><ref-title><ref-titletext>High-accuracy fixed-width modified booth multipliers for lossy applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78650903125</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.-P.</ce:initials><ce:indexed-name>Wang J.-P.</ce:indexed-name><ce:surname>Wang</ce:surname></author><author seq="2"><ce:initials>S.-R.</ce:initials><ce:indexed-name>Kuang S.-R.</ce:indexed-name><ce:surname>Kuang</ce:surname></author><author seq="3"><ce:initials>S.-C.</ce:initials><ce:indexed-name>Liang S.-C.</ce:indexed-name><ce:surname>Liang</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Very Large Scale Integr. Syst.</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="19" issue="1"/><pagerange first="52" last="60"/></ref-volisspag><ref-text>doi:10.1109/TVLSI.2009.2032289</ref-text></ref-info><ref-fulltext>J.-P. Wang, S.-R. Kuang, and S.-C. Liang High-accuracy fixed-width modified booth multipliers for lossy applications IEEE Trans. Very Large Scale Integr. Syst. 19 1 2011 52 60 http://dx.doi.org/10.1109/TVLSI.2009.2032289</ref-fulltext></reference><reference id="23"><ref-info><ref-title><ref-titletext>A multiplier and squarer generator for high performance DSP applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030371267</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Pihl J.</ce:indexed-name><ce:surname>Pihl</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Aas E.</ce:indexed-name><ce:surname>Aas</ce:surname></author></ref-authors><ref-sourcetitle>IEEE 39th Midwest Symposium on Circuits and Systems, 1996</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1"/><pagerange first="109" last="112"/></ref-volisspag><ref-text>doi:10.1109/MWSCAS.1996.594049</ref-text></ref-info><ref-fulltext>J. Pihl, E. Aas, A multiplier and squarer generator for high performance DSP applications, in: IEEE 39th Midwest Symposium on Circuits and Systems, 1996, vol. 1, 1996, pp. 109-112, http://dx.doi.org/10.1109/MWSCAS.1996.594049.</ref-fulltext></reference><reference id="24"><ref-info><ref-title><ref-titletext>Truncated squarers with constant and variable correction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">15844397617</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.G.</ce:initials><ce:indexed-name>Walters III E.G.</ce:indexed-name><ce:surname>Walters III</ce:surname></author><author seq="2"><ce:initials>M.J.</ce:initials><ce:indexed-name>Schulte M.J.</ce:indexed-name><ce:surname>Schulte</ce:surname></author><author seq="3"><ce:initials>M.G.</ce:initials><ce:indexed-name>Arnold M.G.</ce:indexed-name><ce:surname>Arnold</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of SPIE - The International Society for Optical Engineering</ref-sourcetitle><ref-publicationyear first="2004"/><ref-volisspag><voliss volume="5559"/><pagerange first="40" last="50"/></ref-volisspag><ref-text>DOI 10.1117/12.560963, 05, Advanced Signal Processing Algorithms, Architectures, and Implementations XIV</ref-text></ref-info><ref-fulltext>E.G. Walters III, M.J. Schulte, M.G. Arnold, Truncated squarers with constant and variable correction, Proc. SPIE, 5559 (2004) 40-50, http://dx.doi.org/10.1117/12.560963. (Pubitemid 40422689)</ref-fulltext></reference><reference id="25"><ref-info><ref-title><ref-titletext>Power and area efficient squarer design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">47049118716</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.-J.</ce:initials><ce:indexed-name>Cho K.-J.</ce:indexed-name><ce:surname>Cho</ce:surname></author><author seq="2"><ce:initials>Y.-E.</ce:initials><ce:indexed-name>Kim Y.-E.</ce:indexed-name><ce:surname>Kim</ce:surname></author><author seq="3"><ce:initials>J.-G.</ce:initials><ce:indexed-name>Chung J.-G.</ce:indexed-name><ce:surname>Chung</ce:surname></author></ref-authors><ref-sourcetitle>40th Asilomar Conference on Signals, Systems and Computers, 2006 (ACSSC ×06)</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><pagerange first="1721" last="1725"/></ref-volisspag><ref-text>doi:10.1109/ACSSC.2006.355055</ref-text></ref-info><ref-fulltext>K.-J. Cho, Y.-E. Kim, J.-G. Chung, Power and area efficient squarer design, in: 40th Asilomar Conference on Signals, Systems and Computers, 2006 (ACSSC ×06), 2006, pp. 1721-1725, http://dx.doi.org/10.1109/ACSSC.2006. 355055.</ref-fulltext></reference><reference id="26"><ref-info><ref-title><ref-titletext>Parallel square design using pre-calculated sums of partial products</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">36949037745</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.-J.</ce:initials><ce:indexed-name>Cho K.-J.</ce:indexed-name><ce:surname>Cho</ce:surname></author><author seq="2"><ce:initials>J.-G.</ce:initials><ce:indexed-name>Chung J.-G.</ce:indexed-name><ce:surname>Chung</ce:surname></author></ref-authors><ref-sourcetitle>Electron. Lett.</ref-sourcetitle><ref-volisspag><voliss volume="43" issue="25"/></ref-volisspag></ref-info><ref-fulltext>K.-J. Cho, J.-G. Chung, Parallel square design using pre-calculated sums of partial products, Electron. Lett. 43 (25).</ref-fulltext></reference><reference id="27"><ref-info><ref-title><ref-titletext>Low-error and efficient fixed-width squarer for digital signal processing applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84869181875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.-P.</ce:initials><ce:indexed-name>Hoang V.-P.</ce:indexed-name><ce:surname>Hoang</ce:surname></author><author seq="2"><ce:initials>C.-K.</ce:initials><ce:indexed-name>Pham C.-K.</ce:indexed-name><ce:surname>Pham</ce:surname></author></ref-authors><ref-sourcetitle>2012 4th International Conference on Communications and Electronics (ICCE)</ref-sourcetitle><ref-publicationyear first="2012"/><ref-volisspag><pagerange first="477" last="482"/></ref-volisspag><ref-text>doi:10.1109/CCE.2012.6315953</ref-text></ref-info><ref-fulltext>V.-P. Hoang, C.-K. Pham, Low-error and efficient fixed-width squarer for digital signal processing applications, in: 2012 4th International Conference on Communications and Electronics (ICCE), 2012, pp. 477-482, http://dx.doi.org/10. 1109/CCE.2012.6315953.</ref-fulltext></reference><reference id="28"><ref-info><ref-title><ref-titletext>FPGA design for statistics-inspired approximate sum-of-squared-error computation in multimedia applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84865376019</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Bilal M.</ce:indexed-name><ce:surname>Bilal</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Masud S.</ce:indexed-name><ce:surname>Masud</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Athar S.</ce:indexed-name><ce:surname>Athar</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Circuits Syst. II: Express Briefs</ref-sourcetitle><ref-publicationyear first="2012"/><ref-volisspag><voliss volume="59" issue="8"/><pagerange first="506" last="510"/></ref-volisspag><ref-text>10.1109/TCSII.2012.2204841</ref-text></ref-info><ref-fulltext>M. Bilal, S. Masud, and S. Athar FPGA design for statistics-inspired approximate sum-of-squared-error computation in multimedia applications IEEE Trans. Circuits Syst. II: Express Briefs 59 8 2012 506 510 10.1109/TCSII.2012. 2204841</ref-fulltext></reference><reference id="29"><ref-info><ref-title><ref-titletext>VLSI implementations of low-power leading-one detector circuits</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33751113592</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Siferd R.E.</ce:indexed-name><ce:surname>Siferd</ce:surname></author></ref-authors><ref-sourcetitle>Conference Proceedings - IEEE SOUTHEASTCON</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="2006"/><pagerange first="279" last="284"/></ref-volisspag><ref-text>DOI 10.1109/second.2006.1629364, 1629364, Proceedings of theIEEE SoutheastCon 2006</ref-text></ref-info><ref-fulltext>K. Abed, R. Siferd, VLSI Implementations of low-power leading-one detector circuits, in: Proceedings of the IEEE SoutheastCon, 2006, pp. 279-284, http://dx.doi.org/10.1109/second.2006.1629364. (Pubitemid 44761507)</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>