#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8962c129b0 .scope module, "logicunit" "logicunit" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 2 "control";
o0x7f8968040728 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8968040758 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8962c249a0 .functor AND 1, o0x7f8968040728, o0x7f8968040758, C4<1>, C4<1>;
L_0x7f8962c24a10 .functor OR 1, o0x7f8968040728, o0x7f8968040758, C4<0>, C4<0>;
L_0x7f8962c24b00 .functor NOR 1, o0x7f8968040728, o0x7f8968040758, C4<0>, C4<0>;
L_0x7f8962c24b70 .functor XOR 1, o0x7f8968040728, o0x7f8968040758, C4<0>, C4<0>;
v0x7f8962c24370_0 .net "A", 0 0, o0x7f8968040728;  0 drivers
v0x7f8962c24400_0 .net "B", 0 0, o0x7f8968040758;  0 drivers
o0x7f89680405d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f8962c244a0_0 .net "control", 1 0, o0x7f89680405d8;  0 drivers
v0x7f8962c24550_0 .net "out", 0 0, L_0x7f8962c25830;  1 drivers
v0x7f8962c24620_0 .net "w1", 0 0, L_0x7f8962c249a0;  1 drivers
v0x7f8962c24730_0 .net "w2", 0 0, L_0x7f8962c24a10;  1 drivers
v0x7f8962c24800_0 .net "w3", 0 0, L_0x7f8962c24b00;  1 drivers
v0x7f8962c248d0_0 .net "w4", 0 0, L_0x7f8962c24b70;  1 drivers
S_0x7f8962c08ea0 .scope module, "m1" "mux4" 2 13, 3 16 0, S_0x7f8962c129b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "D";
    .port_info 5 /INPUT 2 "control";
v0x7f8962c23d70_0 .net "A", 0 0, L_0x7f8962c249a0;  alias, 1 drivers
v0x7f8962c23e10_0 .net "B", 0 0, L_0x7f8962c24a10;  alias, 1 drivers
v0x7f8962c23ec0_0 .net "C", 0 0, L_0x7f8962c24b00;  alias, 1 drivers
v0x7f8962c23f90_0 .net "D", 0 0, L_0x7f8962c24b70;  alias, 1 drivers
v0x7f8962c24040_0 .net "control", 1 0, o0x7f89680405d8;  alias, 0 drivers
v0x7f8962c24110_0 .net "out", 0 0, L_0x7f8962c25830;  alias, 1 drivers
v0x7f8962c241a0_0 .net "w1", 0 0, L_0x7f8962c24f50;  1 drivers
v0x7f8962c24270_0 .net "w2", 0 0, L_0x7f8962c253d0;  1 drivers
L_0x7f8962c25060 .part o0x7f89680405d8, 0, 1;
L_0x7f8962c254e0 .part o0x7f89680405d8, 0, 1;
L_0x7f8962c25940 .part o0x7f89680405d8, 1, 1;
S_0x7f8962c07410 .scope module, "muxx1" "mux2" 3 23, 3 2 0, S_0x7f8962c08ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "control";
L_0x7f8962c24ce0 .functor NOT 1, L_0x7f8962c25060, C4<0>, C4<0>, C4<0>;
L_0x7f8962c24d50 .functor AND 1, L_0x7f8962c249a0, L_0x7f8962c24ce0, C4<1>, C4<1>;
L_0x7f8962c24e40 .functor AND 1, L_0x7f8962c24a10, L_0x7f8962c25060, C4<1>, C4<1>;
L_0x7f8962c24f50 .functor OR 1, L_0x7f8962c24d50, L_0x7f8962c24e40, C4<0>, C4<0>;
v0x7f8962c07b60_0 .net "A", 0 0, L_0x7f8962c249a0;  alias, 1 drivers
v0x7f8962c22ad0_0 .net "B", 0 0, L_0x7f8962c24a10;  alias, 1 drivers
v0x7f8962c22b70_0 .net "control", 0 0, L_0x7f8962c25060;  1 drivers
v0x7f8962c22c20_0 .net "not_control", 0 0, L_0x7f8962c24ce0;  1 drivers
v0x7f8962c22cc0_0 .net "out", 0 0, L_0x7f8962c24f50;  alias, 1 drivers
v0x7f8962c22da0_0 .net "wA", 0 0, L_0x7f8962c24d50;  1 drivers
v0x7f8962c22e40_0 .net "wB", 0 0, L_0x7f8962c24e40;  1 drivers
S_0x7f8962c22f20 .scope module, "muxx2" "mux2" 3 24, 3 2 0, S_0x7f8962c08ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "control";
L_0x7f8962c25140 .functor NOT 1, L_0x7f8962c254e0, C4<0>, C4<0>, C4<0>;
L_0x7f8962c251b0 .functor AND 1, L_0x7f8962c24b00, L_0x7f8962c25140, C4<1>, C4<1>;
L_0x7f8962c252c0 .functor AND 1, L_0x7f8962c24b70, L_0x7f8962c254e0, C4<1>, C4<1>;
L_0x7f8962c253d0 .functor OR 1, L_0x7f8962c251b0, L_0x7f8962c252c0, C4<0>, C4<0>;
v0x7f8962c23150_0 .net "A", 0 0, L_0x7f8962c24b00;  alias, 1 drivers
v0x7f8962c231f0_0 .net "B", 0 0, L_0x7f8962c24b70;  alias, 1 drivers
v0x7f8962c23290_0 .net "control", 0 0, L_0x7f8962c254e0;  1 drivers
v0x7f8962c23340_0 .net "not_control", 0 0, L_0x7f8962c25140;  1 drivers
v0x7f8962c233e0_0 .net "out", 0 0, L_0x7f8962c253d0;  alias, 1 drivers
v0x7f8962c234c0_0 .net "wA", 0 0, L_0x7f8962c251b0;  1 drivers
v0x7f8962c23560_0 .net "wB", 0 0, L_0x7f8962c252c0;  1 drivers
S_0x7f8962c23640 .scope module, "muxx3" "mux2" 3 26, 3 2 0, S_0x7f8962c08ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "control";
L_0x7f8962c25580 .functor NOT 1, L_0x7f8962c25940, C4<0>, C4<0>, C4<0>;
L_0x7f8962c255f0 .functor AND 1, L_0x7f8962c24f50, L_0x7f8962c25580, C4<1>, C4<1>;
L_0x7f8962c25720 .functor AND 1, L_0x7f8962c253d0, L_0x7f8962c25940, C4<1>, C4<1>;
L_0x7f8962c25830 .functor OR 1, L_0x7f8962c255f0, L_0x7f8962c25720, C4<0>, C4<0>;
v0x7f8962c23880_0 .net "A", 0 0, L_0x7f8962c24f50;  alias, 1 drivers
v0x7f8962c23930_0 .net "B", 0 0, L_0x7f8962c253d0;  alias, 1 drivers
v0x7f8962c239e0_0 .net "control", 0 0, L_0x7f8962c25940;  1 drivers
v0x7f8962c23a90_0 .net "not_control", 0 0, L_0x7f8962c25580;  1 drivers
v0x7f8962c23b20_0 .net "out", 0 0, L_0x7f8962c25830;  alias, 1 drivers
v0x7f8962c23bf0_0 .net "wA", 0 0, L_0x7f8962c255f0;  1 drivers
v0x7f8962c23c90_0 .net "wB", 0 0, L_0x7f8962c25720;  1 drivers
S_0x7f8962c08d30 .scope module, "logicunit_test" "logicunit_test" 4 1;
 .timescale 0 0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "logicunit.v";
    "mux.v";
    "logicunit_tb.v";
