

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 15:54:32 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.252 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row     |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [gemm.cc:12]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_2"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_4"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_5"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_6"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0_7"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_3"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_4"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_5"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_6"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1_7"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_0"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_2"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_3"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_4"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_5"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_6"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2_7"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_0"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_1"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_2"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_3"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_4"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_5"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_6"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3_7"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_0"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_2"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_3"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_4"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_5"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_6"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4_7"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_0"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_1"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_2"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_3"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_4"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_5"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_6"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5_7"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_0"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_1"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_2"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_3"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_4"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_5"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_6"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6_7"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_0"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_1"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_2"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_3"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_4"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_5"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_6"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7_7"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_0"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_1"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_2"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_3"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_4"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_5"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_6"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_7"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%B_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_0"   --->   Operation 167 'read' 'B_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%B_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_0"   --->   Operation 168 'read' 'B_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%B_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_0"   --->   Operation 169 'read' 'B_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%B_3_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_0"   --->   Operation 170 'read' 'B_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%B_4_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_0"   --->   Operation 171 'read' 'B_4_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%B_5_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_0"   --->   Operation 172 'read' 'B_5_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%B_6_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_0"   --->   Operation 173 'read' 'B_6_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%B_7_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_0"   --->   Operation 174 'read' 'B_7_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%B_0_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_1"   --->   Operation 175 'read' 'B_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%B_1_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_1"   --->   Operation 176 'read' 'B_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%B_2_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_1"   --->   Operation 177 'read' 'B_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%B_3_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_1"   --->   Operation 178 'read' 'B_3_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%B_4_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_1"   --->   Operation 179 'read' 'B_4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%B_5_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_1"   --->   Operation 180 'read' 'B_5_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%B_6_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_1"   --->   Operation 181 'read' 'B_6_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%B_7_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_1"   --->   Operation 182 'read' 'B_7_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%B_0_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_2"   --->   Operation 183 'read' 'B_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%B_1_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_2"   --->   Operation 184 'read' 'B_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%B_2_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_2"   --->   Operation 185 'read' 'B_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%B_3_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_2"   --->   Operation 186 'read' 'B_3_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%B_4_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_2"   --->   Operation 187 'read' 'B_4_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%B_5_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_2"   --->   Operation 188 'read' 'B_5_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%B_6_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_2"   --->   Operation 189 'read' 'B_6_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%B_7_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_2"   --->   Operation 190 'read' 'B_7_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%B_0_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_3"   --->   Operation 191 'read' 'B_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%B_1_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_3"   --->   Operation 192 'read' 'B_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%B_2_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_3"   --->   Operation 193 'read' 'B_2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%B_3_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_3"   --->   Operation 194 'read' 'B_3_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%B_4_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_3"   --->   Operation 195 'read' 'B_4_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%B_5_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_3"   --->   Operation 196 'read' 'B_5_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%B_6_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_3"   --->   Operation 197 'read' 'B_6_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%B_7_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_3"   --->   Operation 198 'read' 'B_7_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%B_0_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_4"   --->   Operation 199 'read' 'B_0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%B_1_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_4"   --->   Operation 200 'read' 'B_1_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%B_2_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_4"   --->   Operation 201 'read' 'B_2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%B_3_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_4"   --->   Operation 202 'read' 'B_3_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%B_4_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_4"   --->   Operation 203 'read' 'B_4_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%B_5_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_4"   --->   Operation 204 'read' 'B_5_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%B_6_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_4"   --->   Operation 205 'read' 'B_6_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%B_7_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_4"   --->   Operation 206 'read' 'B_7_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%B_0_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_5"   --->   Operation 207 'read' 'B_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%B_1_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_5"   --->   Operation 208 'read' 'B_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%B_2_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_5"   --->   Operation 209 'read' 'B_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%B_3_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_5"   --->   Operation 210 'read' 'B_3_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%B_4_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_5"   --->   Operation 211 'read' 'B_4_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%B_5_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_5"   --->   Operation 212 'read' 'B_5_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%B_6_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_5"   --->   Operation 213 'read' 'B_6_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%B_7_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_5"   --->   Operation 214 'read' 'B_7_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%B_0_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_6"   --->   Operation 215 'read' 'B_0_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%B_1_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_6"   --->   Operation 216 'read' 'B_1_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%B_2_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_6"   --->   Operation 217 'read' 'B_2_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%B_3_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_6"   --->   Operation 218 'read' 'B_3_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%B_4_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_6"   --->   Operation 219 'read' 'B_4_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%B_5_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_6"   --->   Operation 220 'read' 'B_5_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%B_6_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_6"   --->   Operation 221 'read' 'B_6_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%B_7_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_6"   --->   Operation 222 'read' 'B_7_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%B_0_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0_7"   --->   Operation 223 'read' 'B_0_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%B_1_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1_7"   --->   Operation 224 'read' 'B_1_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%B_2_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2_7"   --->   Operation 225 'read' 'B_2_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%B_3_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3_7"   --->   Operation 226 'read' 'B_3_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%B_4_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4_7"   --->   Operation 227 'read' 'B_4_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%B_5_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5_7"   --->   Operation 228 'read' 'B_5_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%B_6_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6_7"   --->   Operation 229 'read' 'B_6_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%B_7_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7_7"   --->   Operation 230 'read' 'B_7_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.42ns)   --->   "%store_ln16 = store i4 0, i4 %i" [gemm.cc:16]   --->   Operation 231 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc.7" [gemm.cc:16]   --->   Operation 232 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [gemm.cc:16]   --->   Operation 233 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.72ns)   --->   "%icmp_ln16 = icmp_eq  i4 %i_1, i4 8" [gemm.cc:16]   --->   Operation 234 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 235 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.79ns)   --->   "%add_ln16 = add i4 %i_1, i4 1" [gemm.cc:16]   --->   Operation 236 'add' 'add_ln16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.7.split, void %for.end24" [gemm.cc:16]   --->   Operation 237 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i_1" [gemm.cc:16]   --->   Operation 238 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 239 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (0.67ns)   --->   "%A_0_load = load i3 %A_0_addr" [gemm.cc:21]   --->   Operation 240 'load' 'A_0_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 241 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (0.67ns)   --->   "%A_1_load = load i3 %A_1_addr" [gemm.cc:21]   --->   Operation 242 'load' 'A_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 243 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (0.67ns)   --->   "%A_2_load = load i3 %A_2_addr" [gemm.cc:21]   --->   Operation 244 'load' 'A_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 245 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (0.67ns)   --->   "%A_3_load = load i3 %A_3_addr" [gemm.cc:21]   --->   Operation 246 'load' 'A_3_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 247 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 248 [2/2] (0.67ns)   --->   "%A_4_load = load i3 %A_4_addr" [gemm.cc:21]   --->   Operation 248 'load' 'A_4_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 249 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 250 [2/2] (0.67ns)   --->   "%A_5_load = load i3 %A_5_addr" [gemm.cc:21]   --->   Operation 250 'load' 'A_5_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 251 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 252 [2/2] (0.67ns)   --->   "%A_6_load = load i3 %A_6_addr" [gemm.cc:21]   --->   Operation 252 'load' 'A_6_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln16" [gemm.cc:21]   --->   Operation 253 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 254 [2/2] (0.67ns)   --->   "%A_7_load = load i3 %A_7_addr" [gemm.cc:21]   --->   Operation 254 'load' 'A_7_load' <Predicate = (!icmp_ln16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 255 [1/1] (0.42ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i" [gemm.cc:16]   --->   Operation 255 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [gemm.cc:26]   --->   Operation 403 'ret' 'ret_ln26' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [gemm.cc:17]   --->   Operation 256 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gemm.cc:16]   --->   Operation 257 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/2] (0.67ns)   --->   "%A_0_load = load i3 %A_0_addr" [gemm.cc:21]   --->   Operation 258 'load' 'A_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 259 [1/1] (3.42ns)   --->   "%ABij = mul i32 %A_0_load, i32 %B_0_0_read" [gemm.cc:21]   --->   Operation 259 'mul' 'ABij' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/2] (0.67ns)   --->   "%A_1_load = load i3 %A_1_addr" [gemm.cc:21]   --->   Operation 260 'load' 'A_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 261 [1/1] (3.42ns)   --->   "%mul_ln21 = mul i32 %A_1_load, i32 %B_1_0_read" [gemm.cc:21]   --->   Operation 261 'mul' 'mul_ln21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/2] (0.67ns)   --->   "%A_2_load = load i3 %A_2_addr" [gemm.cc:21]   --->   Operation 262 'load' 'A_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 263 [1/1] (3.42ns)   --->   "%mul_ln21_1 = mul i32 %A_2_load, i32 %B_2_0_read" [gemm.cc:21]   --->   Operation 263 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/2] (0.67ns)   --->   "%A_3_load = load i3 %A_3_addr" [gemm.cc:21]   --->   Operation 264 'load' 'A_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 265 [1/1] (3.42ns)   --->   "%mul_ln21_2 = mul i32 %A_3_load, i32 %B_3_0_read" [gemm.cc:21]   --->   Operation 265 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/2] (0.67ns)   --->   "%A_4_load = load i3 %A_4_addr" [gemm.cc:21]   --->   Operation 266 'load' 'A_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 267 [1/1] (3.42ns)   --->   "%mul_ln21_3 = mul i32 %A_4_load, i32 %B_4_0_read" [gemm.cc:21]   --->   Operation 267 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/2] (0.67ns)   --->   "%A_5_load = load i3 %A_5_addr" [gemm.cc:21]   --->   Operation 268 'load' 'A_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 269 [1/1] (3.42ns)   --->   "%mul_ln21_4 = mul i32 %A_5_load, i32 %B_5_0_read" [gemm.cc:21]   --->   Operation 269 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/2] (0.67ns)   --->   "%A_6_load = load i3 %A_6_addr" [gemm.cc:21]   --->   Operation 270 'load' 'A_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 271 [1/1] (3.42ns)   --->   "%mul_ln21_5 = mul i32 %A_6_load, i32 %B_6_0_read" [gemm.cc:21]   --->   Operation 271 'mul' 'mul_ln21_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/2] (0.67ns)   --->   "%A_7_load = load i3 %A_7_addr" [gemm.cc:21]   --->   Operation 272 'load' 'A_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 273 [1/1] (3.42ns)   --->   "%mul_ln21_6 = mul i32 %A_7_load, i32 %B_7_0_read" [gemm.cc:21]   --->   Operation 273 'mul' 'mul_ln21_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (1.01ns)   --->   "%add_ln21 = add i32 %mul_ln21, i32 %ABij" [gemm.cc:21]   --->   Operation 274 'add' 'add_ln21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (1.01ns)   --->   "%add_ln21_1 = add i32 %mul_ln21_1, i32 %mul_ln21_2" [gemm.cc:21]   --->   Operation 275 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_2 = add i32 %add_ln21_1, i32 %add_ln21" [gemm.cc:21]   --->   Operation 276 'add' 'add_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_3 = add i32 %mul_ln21_3, i32 %mul_ln21_4" [gemm.cc:21]   --->   Operation 277 'add' 'add_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 278 [1/1] (1.01ns)   --->   "%add_ln21_4 = add i32 %mul_ln21_5, i32 %mul_ln21_6" [gemm.cc:21]   --->   Operation 278 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_5 = add i32 %add_ln21_4, i32 %add_ln21_3" [gemm.cc:21]   --->   Operation 279 'add' 'add_ln21_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 280 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_1 = add i32 %add_ln21_5, i32 %add_ln21_2" [gemm.cc:21]   --->   Operation 280 'add' 'ABij_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%AB_0_addr = getelementptr i32 %AB_0, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 281 'getelementptr' 'AB_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_1, i3 %AB_0_addr" [gemm.cc:23]   --->   Operation 282 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 283 [1/1] (3.42ns)   --->   "%ABij_2 = mul i32 %A_0_load, i32 %B_0_1_read" [gemm.cc:21]   --->   Operation 283 'mul' 'ABij_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (3.42ns)   --->   "%mul_ln21_8 = mul i32 %A_1_load, i32 %B_1_1_read" [gemm.cc:21]   --->   Operation 284 'mul' 'mul_ln21_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (3.42ns)   --->   "%mul_ln21_9 = mul i32 %A_2_load, i32 %B_2_1_read" [gemm.cc:21]   --->   Operation 285 'mul' 'mul_ln21_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (3.42ns)   --->   "%mul_ln21_10 = mul i32 %A_3_load, i32 %B_3_1_read" [gemm.cc:21]   --->   Operation 286 'mul' 'mul_ln21_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (3.42ns)   --->   "%mul_ln21_11 = mul i32 %A_4_load, i32 %B_4_1_read" [gemm.cc:21]   --->   Operation 287 'mul' 'mul_ln21_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (3.42ns)   --->   "%mul_ln21_12 = mul i32 %A_5_load, i32 %B_5_1_read" [gemm.cc:21]   --->   Operation 288 'mul' 'mul_ln21_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (3.42ns)   --->   "%mul_ln21_13 = mul i32 %A_6_load, i32 %B_6_1_read" [gemm.cc:21]   --->   Operation 289 'mul' 'mul_ln21_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (3.42ns)   --->   "%mul_ln21_14 = mul i32 %A_7_load, i32 %B_7_1_read" [gemm.cc:21]   --->   Operation 290 'mul' 'mul_ln21_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (1.01ns)   --->   "%add_ln21_7 = add i32 %mul_ln21_8, i32 %ABij_2" [gemm.cc:21]   --->   Operation 291 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (1.01ns)   --->   "%add_ln21_8 = add i32 %mul_ln21_9, i32 %mul_ln21_10" [gemm.cc:21]   --->   Operation 292 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_9 = add i32 %add_ln21_8, i32 %add_ln21_7" [gemm.cc:21]   --->   Operation 293 'add' 'add_ln21_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_10 = add i32 %mul_ln21_11, i32 %mul_ln21_12" [gemm.cc:21]   --->   Operation 294 'add' 'add_ln21_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 295 [1/1] (1.01ns)   --->   "%add_ln21_11 = add i32 %mul_ln21_13, i32 %mul_ln21_14" [gemm.cc:21]   --->   Operation 295 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_12 = add i32 %add_ln21_11, i32 %add_ln21_10" [gemm.cc:21]   --->   Operation 296 'add' 'add_ln21_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_3 = add i32 %add_ln21_12, i32 %add_ln21_9" [gemm.cc:21]   --->   Operation 297 'add' 'ABij_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%AB_1_addr = getelementptr i32 %AB_1, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 298 'getelementptr' 'AB_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_3, i3 %AB_1_addr" [gemm.cc:23]   --->   Operation 299 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 300 [1/1] (3.42ns)   --->   "%ABij_4 = mul i32 %A_0_load, i32 %B_0_2_read" [gemm.cc:21]   --->   Operation 300 'mul' 'ABij_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (3.42ns)   --->   "%mul_ln21_16 = mul i32 %A_1_load, i32 %B_1_2_read" [gemm.cc:21]   --->   Operation 301 'mul' 'mul_ln21_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (3.42ns)   --->   "%mul_ln21_17 = mul i32 %A_2_load, i32 %B_2_2_read" [gemm.cc:21]   --->   Operation 302 'mul' 'mul_ln21_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (3.42ns)   --->   "%mul_ln21_18 = mul i32 %A_3_load, i32 %B_3_2_read" [gemm.cc:21]   --->   Operation 303 'mul' 'mul_ln21_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (3.42ns)   --->   "%mul_ln21_19 = mul i32 %A_4_load, i32 %B_4_2_read" [gemm.cc:21]   --->   Operation 304 'mul' 'mul_ln21_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (3.42ns)   --->   "%mul_ln21_20 = mul i32 %A_5_load, i32 %B_5_2_read" [gemm.cc:21]   --->   Operation 305 'mul' 'mul_ln21_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (3.42ns)   --->   "%mul_ln21_21 = mul i32 %A_6_load, i32 %B_6_2_read" [gemm.cc:21]   --->   Operation 306 'mul' 'mul_ln21_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (3.42ns)   --->   "%mul_ln21_22 = mul i32 %A_7_load, i32 %B_7_2_read" [gemm.cc:21]   --->   Operation 307 'mul' 'mul_ln21_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (1.01ns)   --->   "%add_ln21_14 = add i32 %mul_ln21_16, i32 %ABij_4" [gemm.cc:21]   --->   Operation 308 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (1.01ns)   --->   "%add_ln21_15 = add i32 %mul_ln21_17, i32 %mul_ln21_18" [gemm.cc:21]   --->   Operation 309 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_16 = add i32 %add_ln21_15, i32 %add_ln21_14" [gemm.cc:21]   --->   Operation 310 'add' 'add_ln21_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_17 = add i32 %mul_ln21_19, i32 %mul_ln21_20" [gemm.cc:21]   --->   Operation 311 'add' 'add_ln21_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 312 [1/1] (1.01ns)   --->   "%add_ln21_18 = add i32 %mul_ln21_21, i32 %mul_ln21_22" [gemm.cc:21]   --->   Operation 312 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_19 = add i32 %add_ln21_18, i32 %add_ln21_17" [gemm.cc:21]   --->   Operation 313 'add' 'add_ln21_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 314 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_5 = add i32 %add_ln21_19, i32 %add_ln21_16" [gemm.cc:21]   --->   Operation 314 'add' 'ABij_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%AB_2_addr = getelementptr i32 %AB_2, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 315 'getelementptr' 'AB_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_5, i3 %AB_2_addr" [gemm.cc:23]   --->   Operation 316 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 317 [1/1] (3.42ns)   --->   "%ABij_6 = mul i32 %A_0_load, i32 %B_0_3_read" [gemm.cc:21]   --->   Operation 317 'mul' 'ABij_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (3.42ns)   --->   "%mul_ln21_24 = mul i32 %A_1_load, i32 %B_1_3_read" [gemm.cc:21]   --->   Operation 318 'mul' 'mul_ln21_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (3.42ns)   --->   "%mul_ln21_25 = mul i32 %A_2_load, i32 %B_2_3_read" [gemm.cc:21]   --->   Operation 319 'mul' 'mul_ln21_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (3.42ns)   --->   "%mul_ln21_26 = mul i32 %A_3_load, i32 %B_3_3_read" [gemm.cc:21]   --->   Operation 320 'mul' 'mul_ln21_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (3.42ns)   --->   "%mul_ln21_27 = mul i32 %A_4_load, i32 %B_4_3_read" [gemm.cc:21]   --->   Operation 321 'mul' 'mul_ln21_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (3.42ns)   --->   "%mul_ln21_28 = mul i32 %A_5_load, i32 %B_5_3_read" [gemm.cc:21]   --->   Operation 322 'mul' 'mul_ln21_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (3.42ns)   --->   "%mul_ln21_29 = mul i32 %A_6_load, i32 %B_6_3_read" [gemm.cc:21]   --->   Operation 323 'mul' 'mul_ln21_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (3.42ns)   --->   "%mul_ln21_30 = mul i32 %A_7_load, i32 %B_7_3_read" [gemm.cc:21]   --->   Operation 324 'mul' 'mul_ln21_30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (1.01ns)   --->   "%add_ln21_21 = add i32 %mul_ln21_24, i32 %ABij_6" [gemm.cc:21]   --->   Operation 325 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (1.01ns)   --->   "%add_ln21_22 = add i32 %mul_ln21_25, i32 %mul_ln21_26" [gemm.cc:21]   --->   Operation 326 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_23 = add i32 %add_ln21_22, i32 %add_ln21_21" [gemm.cc:21]   --->   Operation 327 'add' 'add_ln21_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_24 = add i32 %mul_ln21_27, i32 %mul_ln21_28" [gemm.cc:21]   --->   Operation 328 'add' 'add_ln21_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 329 [1/1] (1.01ns)   --->   "%add_ln21_25 = add i32 %mul_ln21_29, i32 %mul_ln21_30" [gemm.cc:21]   --->   Operation 329 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_26 = add i32 %add_ln21_25, i32 %add_ln21_24" [gemm.cc:21]   --->   Operation 330 'add' 'add_ln21_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 331 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_7 = add i32 %add_ln21_26, i32 %add_ln21_23" [gemm.cc:21]   --->   Operation 331 'add' 'ABij_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%AB_3_addr = getelementptr i32 %AB_3, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 332 'getelementptr' 'AB_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_7, i3 %AB_3_addr" [gemm.cc:23]   --->   Operation 333 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 334 [1/1] (3.42ns)   --->   "%ABij_8 = mul i32 %A_0_load, i32 %B_0_4_read" [gemm.cc:21]   --->   Operation 334 'mul' 'ABij_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (3.42ns)   --->   "%mul_ln21_32 = mul i32 %A_1_load, i32 %B_1_4_read" [gemm.cc:21]   --->   Operation 335 'mul' 'mul_ln21_32' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (3.42ns)   --->   "%mul_ln21_33 = mul i32 %A_2_load, i32 %B_2_4_read" [gemm.cc:21]   --->   Operation 336 'mul' 'mul_ln21_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (3.42ns)   --->   "%mul_ln21_34 = mul i32 %A_3_load, i32 %B_3_4_read" [gemm.cc:21]   --->   Operation 337 'mul' 'mul_ln21_34' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (3.42ns)   --->   "%mul_ln21_35 = mul i32 %A_4_load, i32 %B_4_4_read" [gemm.cc:21]   --->   Operation 338 'mul' 'mul_ln21_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (3.42ns)   --->   "%mul_ln21_36 = mul i32 %A_5_load, i32 %B_5_4_read" [gemm.cc:21]   --->   Operation 339 'mul' 'mul_ln21_36' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (3.42ns)   --->   "%mul_ln21_37 = mul i32 %A_6_load, i32 %B_6_4_read" [gemm.cc:21]   --->   Operation 340 'mul' 'mul_ln21_37' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (3.42ns)   --->   "%mul_ln21_38 = mul i32 %A_7_load, i32 %B_7_4_read" [gemm.cc:21]   --->   Operation 341 'mul' 'mul_ln21_38' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (1.01ns)   --->   "%add_ln21_28 = add i32 %mul_ln21_32, i32 %ABij_8" [gemm.cc:21]   --->   Operation 342 'add' 'add_ln21_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (1.01ns)   --->   "%add_ln21_29 = add i32 %mul_ln21_33, i32 %mul_ln21_34" [gemm.cc:21]   --->   Operation 343 'add' 'add_ln21_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_30 = add i32 %add_ln21_29, i32 %add_ln21_28" [gemm.cc:21]   --->   Operation 344 'add' 'add_ln21_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_31 = add i32 %mul_ln21_35, i32 %mul_ln21_36" [gemm.cc:21]   --->   Operation 345 'add' 'add_ln21_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 346 [1/1] (1.01ns)   --->   "%add_ln21_32 = add i32 %mul_ln21_37, i32 %mul_ln21_38" [gemm.cc:21]   --->   Operation 346 'add' 'add_ln21_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_33 = add i32 %add_ln21_32, i32 %add_ln21_31" [gemm.cc:21]   --->   Operation 347 'add' 'add_ln21_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 348 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_9 = add i32 %add_ln21_33, i32 %add_ln21_30" [gemm.cc:21]   --->   Operation 348 'add' 'ABij_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%AB_4_addr = getelementptr i32 %AB_4, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 349 'getelementptr' 'AB_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_9, i3 %AB_4_addr" [gemm.cc:23]   --->   Operation 350 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 351 [1/1] (3.42ns)   --->   "%ABij_10 = mul i32 %A_0_load, i32 %B_0_5_read" [gemm.cc:21]   --->   Operation 351 'mul' 'ABij_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (3.42ns)   --->   "%mul_ln21_40 = mul i32 %A_1_load, i32 %B_1_5_read" [gemm.cc:21]   --->   Operation 352 'mul' 'mul_ln21_40' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (3.42ns)   --->   "%mul_ln21_41 = mul i32 %A_2_load, i32 %B_2_5_read" [gemm.cc:21]   --->   Operation 353 'mul' 'mul_ln21_41' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (3.42ns)   --->   "%mul_ln21_42 = mul i32 %A_3_load, i32 %B_3_5_read" [gemm.cc:21]   --->   Operation 354 'mul' 'mul_ln21_42' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (3.42ns)   --->   "%mul_ln21_43 = mul i32 %A_4_load, i32 %B_4_5_read" [gemm.cc:21]   --->   Operation 355 'mul' 'mul_ln21_43' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (3.42ns)   --->   "%mul_ln21_44 = mul i32 %A_5_load, i32 %B_5_5_read" [gemm.cc:21]   --->   Operation 356 'mul' 'mul_ln21_44' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (3.42ns)   --->   "%mul_ln21_45 = mul i32 %A_6_load, i32 %B_6_5_read" [gemm.cc:21]   --->   Operation 357 'mul' 'mul_ln21_45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (3.42ns)   --->   "%mul_ln21_46 = mul i32 %A_7_load, i32 %B_7_5_read" [gemm.cc:21]   --->   Operation 358 'mul' 'mul_ln21_46' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (1.01ns)   --->   "%add_ln21_35 = add i32 %mul_ln21_40, i32 %ABij_10" [gemm.cc:21]   --->   Operation 359 'add' 'add_ln21_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (1.01ns)   --->   "%add_ln21_36 = add i32 %mul_ln21_41, i32 %mul_ln21_42" [gemm.cc:21]   --->   Operation 360 'add' 'add_ln21_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_37 = add i32 %add_ln21_36, i32 %add_ln21_35" [gemm.cc:21]   --->   Operation 361 'add' 'add_ln21_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_38 = add i32 %mul_ln21_43, i32 %mul_ln21_44" [gemm.cc:21]   --->   Operation 362 'add' 'add_ln21_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 363 [1/1] (1.01ns)   --->   "%add_ln21_39 = add i32 %mul_ln21_45, i32 %mul_ln21_46" [gemm.cc:21]   --->   Operation 363 'add' 'add_ln21_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_40 = add i32 %add_ln21_39, i32 %add_ln21_38" [gemm.cc:21]   --->   Operation 364 'add' 'add_ln21_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 365 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_11 = add i32 %add_ln21_40, i32 %add_ln21_37" [gemm.cc:21]   --->   Operation 365 'add' 'ABij_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%AB_5_addr = getelementptr i32 %AB_5, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 366 'getelementptr' 'AB_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_11, i3 %AB_5_addr" [gemm.cc:23]   --->   Operation 367 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 368 [1/1] (3.42ns)   --->   "%ABij_12 = mul i32 %A_0_load, i32 %B_0_6_read" [gemm.cc:21]   --->   Operation 368 'mul' 'ABij_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (3.42ns)   --->   "%mul_ln21_48 = mul i32 %A_1_load, i32 %B_1_6_read" [gemm.cc:21]   --->   Operation 369 'mul' 'mul_ln21_48' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (3.42ns)   --->   "%mul_ln21_49 = mul i32 %A_2_load, i32 %B_2_6_read" [gemm.cc:21]   --->   Operation 370 'mul' 'mul_ln21_49' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (3.42ns)   --->   "%mul_ln21_50 = mul i32 %A_3_load, i32 %B_3_6_read" [gemm.cc:21]   --->   Operation 371 'mul' 'mul_ln21_50' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (3.42ns)   --->   "%mul_ln21_51 = mul i32 %A_4_load, i32 %B_4_6_read" [gemm.cc:21]   --->   Operation 372 'mul' 'mul_ln21_51' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (3.42ns)   --->   "%mul_ln21_52 = mul i32 %A_5_load, i32 %B_5_6_read" [gemm.cc:21]   --->   Operation 373 'mul' 'mul_ln21_52' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (3.42ns)   --->   "%mul_ln21_53 = mul i32 %A_6_load, i32 %B_6_6_read" [gemm.cc:21]   --->   Operation 374 'mul' 'mul_ln21_53' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (3.42ns)   --->   "%mul_ln21_54 = mul i32 %A_7_load, i32 %B_7_6_read" [gemm.cc:21]   --->   Operation 375 'mul' 'mul_ln21_54' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (1.01ns)   --->   "%add_ln21_42 = add i32 %mul_ln21_48, i32 %ABij_12" [gemm.cc:21]   --->   Operation 376 'add' 'add_ln21_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (1.01ns)   --->   "%add_ln21_43 = add i32 %mul_ln21_49, i32 %mul_ln21_50" [gemm.cc:21]   --->   Operation 377 'add' 'add_ln21_43' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_44 = add i32 %add_ln21_43, i32 %add_ln21_42" [gemm.cc:21]   --->   Operation 378 'add' 'add_ln21_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_45 = add i32 %mul_ln21_51, i32 %mul_ln21_52" [gemm.cc:21]   --->   Operation 379 'add' 'add_ln21_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [1/1] (1.01ns)   --->   "%add_ln21_46 = add i32 %mul_ln21_53, i32 %mul_ln21_54" [gemm.cc:21]   --->   Operation 380 'add' 'add_ln21_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_47 = add i32 %add_ln21_46, i32 %add_ln21_45" [gemm.cc:21]   --->   Operation 381 'add' 'add_ln21_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 382 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_13 = add i32 %add_ln21_47, i32 %add_ln21_44" [gemm.cc:21]   --->   Operation 382 'add' 'ABij_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%AB_6_addr = getelementptr i32 %AB_6, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 383 'getelementptr' 'AB_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_13, i3 %AB_6_addr" [gemm.cc:23]   --->   Operation 384 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 385 [1/1] (3.42ns)   --->   "%ABij_14 = mul i32 %A_0_load, i32 %B_0_7_read" [gemm.cc:21]   --->   Operation 385 'mul' 'ABij_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (3.42ns)   --->   "%mul_ln21_56 = mul i32 %A_1_load, i32 %B_1_7_read" [gemm.cc:21]   --->   Operation 386 'mul' 'mul_ln21_56' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (3.42ns)   --->   "%mul_ln21_57 = mul i32 %A_2_load, i32 %B_2_7_read" [gemm.cc:21]   --->   Operation 387 'mul' 'mul_ln21_57' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (3.42ns)   --->   "%mul_ln21_58 = mul i32 %A_3_load, i32 %B_3_7_read" [gemm.cc:21]   --->   Operation 388 'mul' 'mul_ln21_58' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (3.42ns)   --->   "%mul_ln21_59 = mul i32 %A_4_load, i32 %B_4_7_read" [gemm.cc:21]   --->   Operation 389 'mul' 'mul_ln21_59' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (3.42ns)   --->   "%mul_ln21_60 = mul i32 %A_5_load, i32 %B_5_7_read" [gemm.cc:21]   --->   Operation 390 'mul' 'mul_ln21_60' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (3.42ns)   --->   "%mul_ln21_61 = mul i32 %A_6_load, i32 %B_6_7_read" [gemm.cc:21]   --->   Operation 391 'mul' 'mul_ln21_61' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (3.42ns)   --->   "%mul_ln21_62 = mul i32 %A_7_load, i32 %B_7_7_read" [gemm.cc:21]   --->   Operation 392 'mul' 'mul_ln21_62' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (1.01ns)   --->   "%add_ln21_49 = add i32 %mul_ln21_56, i32 %ABij_14" [gemm.cc:21]   --->   Operation 393 'add' 'add_ln21_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (1.01ns)   --->   "%add_ln21_50 = add i32 %mul_ln21_57, i32 %mul_ln21_58" [gemm.cc:21]   --->   Operation 394 'add' 'add_ln21_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_51 = add i32 %add_ln21_50, i32 %add_ln21_49" [gemm.cc:21]   --->   Operation 395 'add' 'add_ln21_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_52 = add i32 %mul_ln21_59, i32 %mul_ln21_60" [gemm.cc:21]   --->   Operation 396 'add' 'add_ln21_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 397 [1/1] (1.01ns)   --->   "%add_ln21_53 = add i32 %mul_ln21_61, i32 %mul_ln21_62" [gemm.cc:21]   --->   Operation 397 'add' 'add_ln21_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_54 = add i32 %add_ln21_53, i32 %add_ln21_52" [gemm.cc:21]   --->   Operation 398 'add' 'add_ln21_54' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 399 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_15 = add i32 %add_ln21_54, i32 %add_ln21_51" [gemm.cc:21]   --->   Operation 399 'add' 'ABij_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%AB_7_addr = getelementptr i32 %AB_7, i64 0, i64 %zext_ln16" [gemm.cc:23]   --->   Operation 400 'getelementptr' 'AB_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.67ns)   --->   "%store_ln23 = store i32 %ABij_15, i3 %AB_7_addr" [gemm.cc:23]   --->   Operation 401 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc.7" [gemm.cc:16]   --->   Operation 402 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [81]  (0 ns)
	'load' operation ('i', gemm.cc:16) on local variable 'i' [310]  (0 ns)
	'add' operation ('add_ln16', gemm.cc:16) [313]  (0.797 ns)
	'store' operation ('store_ln16', gemm.cc:16) of variable 'add_ln16', gemm.cc:16 on local variable 'i' [471]  (0.427 ns)

 <State 2>: 7.25ns
The critical path consists of the following:
	'load' operation ('A_6_load', gemm.cc:21) on array 'A_6' [338]  (0.677 ns)
	'mul' operation ('mul_ln21_5', gemm.cc:21) [339]  (3.42 ns)
	'add' operation ('add_ln21_4', gemm.cc:21) [347]  (1.02 ns)
	'add' operation ('add_ln21_5', gemm.cc:21) [348]  (0.731 ns)
	'add' operation ('ABij', gemm.cc:21) [349]  (0.731 ns)
	'store' operation ('store_ln23', gemm.cc:23) of variable 'ABij', gemm.cc:21 on array 'AB_0' [351]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
