
<EDKPROJECT ARCH="spartan3" EDKVERSION="8.1.02" PART="xc3s1000ft256-4" PROJECTSRC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/system.mhs" TIMESTAMP="Mon Oct 12 17:14:03 2009
">

  <MHSINFO>
    <GLOBALPORTS>
      <GPORT DIR="I" GPORT_GROUP="E" PRTNAME="fpga_0_RS232_RX_pin" PRTNUMBER="5" SIGNAME="fpga_0_RS232_RX"/>
      <GPORT DIR="O" GPORT_GROUP="E" PRTNAME="fpga_0_RS232_TX_pin" PRTNUMBER="6" SIGNAME="fpga_0_RS232_TX"/>
      <GPORT DIR="O" GPORT_GROUP="C" PRTNAME="fpga_0_LEDs_8Bit_GPIO_d_out_pin" PRTNUMBER="3" SIGNAME="fpga_0_LEDs_8Bit_GPIO_d_out"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_LED_7SEGMENT_GPIO_d_out_pin" PRTNUMBER="2" SIGNAME="fpga_0_LED_7SEGMENT_GPIO_d_out"/>
      <GPORT DIR="I" GPORT_GROUP="D" PRTNAME="fpga_0_Push_Buttons_3Bit_GPIO_in_pin" PRTNUMBER="4" SIGNAME="fpga_0_Push_Buttons_3Bit_GPIO_in"/>
      <GPORT DIR="I" GPORT_GROUP="A" PRTNAME="fpga_0_DIP_Switches_8Bit_GPIO_in_pin" PRTNUMBER="1" SIGNAME="fpga_0_DIP_Switches_8Bit_GPIO_in"/>
      <GPORT DIR="O" GPORT_GROUP="G" PRTNAME="fpga_0_SRAM_256Kx32_Mem_A_pin" PRTNUMBER="13" SIGNAME="fpga_0_SRAM_256Kx32_Mem_A"/>
      <GPORT DIR="IO" GPORT_GROUP="F" PRTNAME="fpga_0_SRAM_256Kx32_Mem_DQ_pin" PRTNUMBER="7" SIGNAME="fpga_0_SRAM_256Kx32_Mem_DQ"/>
      <GPORT DIR="O" GPORT_GROUP="F" PRTNAME="fpga_0_SRAM_256Kx32_Mem_OEN_pin" PRTNUMBER="11" SIGNAME="fpga_0_SRAM_256Kx32_Mem_OEN"/>
      <GPORT DIR="O" GPORT_GROUP="F" PRTNAME="fpga_0_SRAM_256Kx32_Mem_CEN_pin" PRTNUMBER="10" SIGNAME="fpga_0_SRAM_256Kx32_Mem_CEN"/>
      <GPORT DIR="O" GPORT_GROUP="F" PRTNAME="fpga_0_SRAM_256Kx32_Mem_CEN_1_pin" PRTNUMBER="9" SIGNAME="fpga_0_SRAM_256Kx32_Mem_CEN"/>
      <GPORT DIR="O" GPORT_GROUP="F" PRTNAME="fpga_0_SRAM_256Kx32_Mem_WEN_pin" PRTNUMBER="12" SIGNAME="fpga_0_SRAM_256Kx32_Mem_WEN"/>
      <GPORT DIR="O" GPORT_GROUP="F" PRTNAME="fpga_0_SRAM_256Kx32_Mem_BEN_pin" PRTNUMBER="8" SIGNAME="fpga_0_SRAM_256Kx32_Mem_BEN"/>
      <GPORT DIR="I" GPORT_GROUP="H" PRTNAME="sys_clk_pin" PRTNUMBER="14" SIGIS="DCMCLK" SIGNAME="dcm_clk_s"/>
      <GPORT DIR="I" GPORT_GROUP="GLB" PRTNAME="sys_rst_pin" PRTNUMBER="0" SIGNAME="sys_rst_s"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="vga_hsync_pin" PRTNUMBER="17" SIGNAME="opb_vga_0_HSYNC"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="vga_vsync_pin" PRTNUMBER="19" SIGNAME="opb_vga_0_VSYNC"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="vga_red_pin" PRTNUMBER="18" SIGNAME="opb_vga_0_RED"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="vga_green_pin" PRTNUMBER="16" SIGNAME="opb_vga_0_GREEN"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="vga_blue_pin" PRTNUMBER="15" SIGNAME="opb_vga_0_BLUE"/>
    </GLOBALPORTS>
    <MODULES>
      <MODULE HW_VER="4.00.a" INSTANCE="microblaze_0" INTCINDEX="0" MODCLASS="PROCESSOR" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/microblaze_v4_00_a/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_00_a/doc/html/api/index.html" MODTYPE="microblaze" PROCTYPE="MICROBLAZE">
        <SDESC>MicroBlaze</SDESC>
        <LDESC>The MicroBlaze 32 bit soft processor</LDESC>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_INSTANCE" VALUE="microblaze"/>
        <MPARM PNAME="C_D_OPB" VALUE="1"/>
        <MPARM PNAME="C_D_LMB" VALUE="1"/>
        <MPARM PNAME="C_I_OPB" VALUE="1"/>
        <MPARM PNAME="C_I_LMB" VALUE="1"/>
        <MPARM PNAME="C_USE_BARREL" VALUE="0"/>
        <MPARM PNAME="C_USE_DIV" VALUE="0"/>
        <MPARM PNAME="C_USE_HW_MUL" VALUE="1"/>
        <MPARM PNAME="C_USE_FPU" VALUE="0"/>
        <MPARM PNAME="C_USE_MSR_INSTR" VALUE="0"/>
        <MPARM PNAME="C_USE_PCMP_INSTR" VALUE="0"/>
        <MPARM PNAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <MPARM PNAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <MPARM PNAME="C_IOPB_BUS_EXCEPTION" VALUE="0"/>
        <MPARM PNAME="C_DOPB_BUS_EXCEPTION" VALUE="0"/>
        <MPARM PNAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <MPARM PNAME="C_FPU_EXCEPTION" VALUE="0"/>
        <MPARM PNAME="C_DEBUG_ENABLED" VALUE="0"/>
        <MPARM PNAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <MPARM PNAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <MPARM PNAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <MPARM PNAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <MPARM PNAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <MPARM PNAME="C_FSL_LINKS" VALUE="0"/>
        <MPARM PNAME="C_FSL_DATA_SIZE" VALUE="32"/>
        <MPARM PNAME="C_ICACHE_BASEADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_ICACHE_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <MPARM PNAME="C_USE_ICACHE" VALUE="0"/>
        <MPARM PNAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <MPARM PNAME="C_ADDR_TAG_BITS" VALUE="17"/>
        <MPARM PNAME="C_CACHE_BYTE_SIZE" VALUE="8192"/>
        <MPARM PNAME="C_ICACHE_USE_FSL" VALUE="0"/>
        <MPARM PNAME="C_DCACHE_BASEADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_DCACHE_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <MPARM PNAME="C_USE_DCACHE" VALUE="0"/>
        <MPARM PNAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <MPARM PNAME="C_DCACHE_ADDR_TAG" VALUE="17"/>
        <MPARM PNAME="C_DCACHE_BYTE_SIZE" VALUE="8192"/>
        <MPARM PNAME="C_DCACHE_USE_FSL" VALUE="0"/>
        <BUSINTERFACE BIFNAME="DLMB" BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSDOMAIN="LMB" BUSNAME="dlmb" ORIENTED="WEST"/>
        <BUSINTERFACE BIFNAME="ILMB" BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSDOMAIN="LMB" BUSNAME="ilmb" ORIENTED="EAST"/>
        <BUSINTERFACE BIFNAME="DOPB" BIFRANK="MASTER" BIF_X="0" BIF_Y="1" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb" ORIENTED="WEST"/>
        <BUSINTERFACE BIFNAME="IOPB" BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb" ORIENTED="EAST"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLK" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Interrupt" PRTNUMBER="2" SIGIS="INTERRUPT" SIGNAME="Interrupt"/>
      </MODULE>
      <MODULE BUSTYPE="LMB" HW_VER="1.00.a" INSTANCE="ilmb" IOCONNECT="TRUE" MODCLASS="BUS" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/lmb_v10_v1_00_a/doc/html.pdf" MODTYPE="lmb_v10">
        <SDESC>Local Memory Bus (LMB) 1.0</SDESC>
        <LDESC>'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</LDESC>
        <MPARM PNAME="C_LMB_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_LMB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_LMB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_rst_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="LMB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSTYPE="LMB" HW_VER="1.00.a" INSTANCE="dlmb" IOCONNECT="TRUE" MODCLASS="BUS" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/lmb_v10_v1_00_a/doc/html.pdf" MODTYPE="lmb_v10">
        <SDESC>Local Memory Bus (LMB) 1.0</SDESC>
        <LDESC>'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</LDESC>
        <MPARM PNAME="C_LMB_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_LMB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_LMB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_rst_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="LMB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_LMB="TRUE" HW_VER="1.00.b" INSTANCE="dlmb_cntlr" MODCLASS="MEMORY_CONTROLLER" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/lmb_bram_if_cntlr_v1_00_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" MODTYPE="lmb_bram_if_cntlr">
        <SDESC>LMB BRAM Controller</SDESC>
        <LDESC>Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x00000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x00001fff"/>
        <MPARM PNAME="C_MASK" VALUE="0x00800000"/>
        <MPARM PNAME="C_LMB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_LMB_DWIDTH" VALUE="32"/>
        <BUSINTERFACE BIFNAME="SLMB" BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSDOMAIN="LMB" BUSNAME="dlmb"/>
        <BUSINTERFACE BIFNAME="BRAM_PORT" BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="dlmb_port"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_LMB="TRUE" HW_VER="1.00.b" INSTANCE="ilmb_cntlr" MODCLASS="MEMORY_CONTROLLER" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/lmb_bram_if_cntlr_v1_00_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" MODTYPE="lmb_bram_if_cntlr">
        <SDESC>LMB BRAM Controller</SDESC>
        <LDESC>Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x00000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x00001fff"/>
        <MPARM PNAME="C_MASK" VALUE="0x00800000"/>
        <MPARM PNAME="C_LMB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_LMB_DWIDTH" VALUE="32"/>
        <BUSINTERFACE BIFNAME="SLMB" BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSDOMAIN="LMB" BUSNAME="ilmb"/>
        <BUSINTERFACE BIFNAME="BRAM_PORT" BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="ilmb_port"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_LMB="TRUE" HW_VER="1.00.a" INSTANCE="lmb_bram" MODCLASS="MEMORY" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/bram_block_v1_00_a/doc/html.pdf" MODTYPE="bram_block">
        <SDESC>Block RAM (BRAM) Block</SDESC>
        <LDESC>The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</LDESC>
        <MPARM PNAME="C_MEMSIZE" VALUE="2048"/>
        <MPARM PNAME="C_PORT_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PORT_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_NUM_WE" VALUE="4"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="ilmb_port"/>
        <BUSINTERFACE BIFNAME="PORTB" BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="dlmb_port"/>
      </MODULE>
      <MODULE BUSINDEX="0" BUSTYPE="OPB" HW_VER="1.10.c" INSTANCE="mb_opb" IOCONNECT="TRUE" MODCLASS="BUS" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_v20_v1_10_c/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" MODTYPE="opb_v20">
        <SDESC>On-chip Peripheral Bus (OPB) 2.0</SDESC>
        <LDESC>OPB_V20 On-Chip Peripheral Bus V2.0 with OPB Arbiter (OPB_V20)</LDESC>
        <MPARM PNAME="C_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_NUM_MASTERS" VALUE="4"/>
        <MPARM PNAME="C_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_DYNAM_PRIORITY" VALUE="0"/>
        <MPARM PNAME="C_PARK" VALUE="0"/>
        <MPARM PNAME="C_PROC_INTRFCE" VALUE="0"/>
        <MPARM PNAME="C_REG_GRANTS" VALUE="1"/>
        <MPARM PNAME="C_DEV_BLK_ID" VALUE="0"/>
        <MPARM PNAME="C_DEV_MIR_ENABLE" VALUE="0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_rst_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="E" HW_VER="1.00.b" INSTANCE="RS232" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_uartlite_v1_00_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/doc/html/api/index.html" MODTYPE="opb_uartlite">
        <SDESC>OPB UART (Lite)</SDESC>
        <LDESC>Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40600000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4060ffff"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DATA_BITS" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK_FREQ" VALUE="50000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BAUDRATE" VALUE="115200"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_USE_PARITY" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ODD_PARITY" VALUE="0"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Interrupt" PRTNUMBER="3" SIGIS="INTERRUPT" SIGNAME="RS232_Interrupt"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RX" PRTNUMBER="2" SIGNAME="fpga_0_RS232_RX"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TX" PRTNUMBER="4" SIGNAME="fpga_0_RS232_TX"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="C" HW_VER="3.01.b" INSTANCE="LEDs_8Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_gpio_v3_01_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40020000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4002ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="8"/>
        <MPARM PNAME="C_ALL_INPUTS" VALUE="0"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_IS_BIDIR" VALUE="0"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="GPIO_d_out" PRTNUMBER="2" SIGNAME="fpga_0_LEDs_8Bit_GPIO_d_out"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="B" HW_VER="3.01.b" INSTANCE="LED_7SEGMENT" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_gpio_v3_01_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40040000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4004ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="12"/>
        <MPARM PNAME="C_ALL_INPUTS" VALUE="0"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_IS_BIDIR" VALUE="0"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="GPIO_d_out" PRTNUMBER="2" SIGNAME="fpga_0_LED_7SEGMENT_GPIO_d_out"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="D" HW_VER="3.01.b" INSTANCE="Push_Buttons_3Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_gpio_v3_01_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4000ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="3"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ALL_INPUTS" VALUE="1"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_IS_BIDIR" VALUE="0"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="GPIO_in" PRTNUMBER="2" SIGNAME="fpga_0_Push_Buttons_3Bit_GPIO_in"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="A" HW_VER="3.01.b" INSTANCE="DIP_Switches_8Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_gpio_v3_01_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40060000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4006ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ALL_INPUTS" VALUE="1"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_IS_BIDIR" VALUE="0"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="GPIO_in" PRTNUMBER="2" SIGNAME="fpga_0_DIP_Switches_8Bit_GPIO_in"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="F" HW_VER="2.00.a" INSTANCE="SRAM_256Kx32" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_emc_v2_00_a/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/emc_v2_00_a/doc/html/api/index.html" MODTYPE="opb_emc">
        <SDESC>OPB External Memory Controller</SDESC>
        <LDESC>On-Chip Peripheral Bus (OPB) External Memory Controller for SRAM and flash</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_BANKS_MEM" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_BURST" VALUE="0"/>
        <MPARM PNAME="C_INCLUDE_NEGEDGE_IOREGS" VALUE="0"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM0_BASEADDR" VALUE="0x20100000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM0_HIGHADDR" VALUE="0x201fffff"/>
        <MPARM PNAME="C_MEM1_BASEADDR" VALUE="0xffffffff"/>
        <MPARM PNAME="C_MEM1_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_MEM2_BASEADDR" VALUE="0xffffffff"/>
        <MPARM PNAME="C_MEM2_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_MEM3_BASEADDR" VALUE="0xffffffff"/>
        <MPARM PNAME="C_MEM3_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_MEM0_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_MEM1_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_MEM2_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_MEM3_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_MAX_MEM_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_INCLUDE_DATAWIDTH_MATCHING_0" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_DATAWIDTH_MATCHING_1" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_DATAWIDTH_MATCHING_2" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_DATAWIDTH_MATCHING_3" VALUE="1"/>
        <MPARM PNAME="C_SYNCH_MEM_0" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_PIPEDELAY_0" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_TCEDV_PS_MEM_0" VALUE="10000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_TAVDV_PS_MEM_0" VALUE="10000"/>
        <MPARM PNAME="C_THZCE_PS_MEM_0" VALUE="7000"/>
        <MPARM PNAME="C_THZOE_PS_MEM_0" VALUE="7000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_TWC_PS_MEM_0" VALUE="8000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_TWP_PS_MEM_0" VALUE="8000"/>
        <MPARM PNAME="C_TLZWE_PS_MEM_0" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_MEM_1" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_PIPEDELAY_1" VALUE="2"/>
        <MPARM PNAME="C_TCEDV_PS_MEM_1" VALUE="15000"/>
        <MPARM PNAME="C_TAVDV_PS_MEM_1" VALUE="15000"/>
        <MPARM PNAME="C_THZCE_PS_MEM_1" VALUE="7000"/>
        <MPARM PNAME="C_THZOE_PS_MEM_1" VALUE="7000"/>
        <MPARM PNAME="C_TWC_PS_MEM_1" VALUE="15000"/>
        <MPARM PNAME="C_TWP_PS_MEM_1" VALUE="12000"/>
        <MPARM PNAME="C_TLZWE_PS_MEM_1" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_MEM_2" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_PIPEDELAY_2" VALUE="2"/>
        <MPARM PNAME="C_TCEDV_PS_MEM_2" VALUE="15000"/>
        <MPARM PNAME="C_TAVDV_PS_MEM_2" VALUE="15000"/>
        <MPARM PNAME="C_THZCE_PS_MEM_2" VALUE="7000"/>
        <MPARM PNAME="C_THZOE_PS_MEM_2" VALUE="7000"/>
        <MPARM PNAME="C_TWC_PS_MEM_2" VALUE="15000"/>
        <MPARM PNAME="C_TWP_PS_MEM_2" VALUE="12000"/>
        <MPARM PNAME="C_TLZWE_PS_MEM_2" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_MEM_3" VALUE="0"/>
        <MPARM PNAME="C_SYNCH_PIPEDELAY_3" VALUE="2"/>
        <MPARM PNAME="C_TCEDV_PS_MEM_3" VALUE="15000"/>
        <MPARM PNAME="C_TAVDV_PS_MEM_3" VALUE="15000"/>
        <MPARM PNAME="C_THZCE_PS_MEM_3" VALUE="7000"/>
        <MPARM PNAME="C_THZOE_PS_MEM_3" VALUE="7000"/>
        <MPARM PNAME="C_TWC_PS_MEM_3" VALUE="15000"/>
        <MPARM PNAME="C_TWP_PS_MEM_3" VALUE="12000"/>
        <MPARM PNAME="C_TLZWE_PS_MEM_3" VALUE="0"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPB_CLK_PERIOD_PS" VALUE="20000"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Mem_A" PRTNUMBER="3" SIGNAME="fpga_0_SRAM_256Kx32_Mem_A_split"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="Mem_DQ" PRTNUMBER="2" SIGNAME="fpga_0_SRAM_256Kx32_Mem_DQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Mem_OEN" PRTNUMBER="4" SIGNAME="fpga_0_SRAM_256Kx32_Mem_OEN"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Mem_CEN" PRTNUMBER="5" SIGNAME="fpga_0_SRAM_256Kx32_Mem_CEN"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Mem_WEN" PRTNUMBER="6" SIGNAME="fpga_0_SRAM_256Kx32_Mem_WEN"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Mem_BEN" PRTNUMBER="7" SIGNAME="fpga_0_SRAM_256Kx32_Mem_BEN"/>
      </MODULE>
      <MODULE HW_VER="1.00.c" INSTANCE="opb_intc_0" INTCINDEX="0" MODCLASS="INTERRUPT_CONTROLLER" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_intc_v1_00_c/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/doc/html/api/index.html" MODTYPE="opb_intc">
        <SDESC>OPB Interrupt Controller</SDESC>
        <LDESC>intc core attached to the Onchip Peripheral Bus (OPB)</LDESC>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_Y" VALUE="0"/>
        <MPARM PNAME="C_X" VALUE="0"/>
        <MPARM PNAME="C_U_SET" VALUE="intc"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x41200000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4120ffff"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_INTR_INPUTS" VALUE="5"/>
        <MPARM PNAME="C_KIND_OF_INTR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_KIND_OF_EDGE" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_KIND_OF_LVL" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_HAS_IPR" VALUE="1"/>
        <MPARM PNAME="C_HAS_SIE" VALUE="1"/>
        <MPARM PNAME="C_HAS_CIE" VALUE="1"/>
        <MPARM PNAME="C_HAS_IVR" VALUE="1"/>
        <MPARM PNAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Irq" PRTNUMBER="2" SIGIS="INTERRUPT" SIGNAME="Interrupt"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Intr" PRTNUMBER="1" SIGIS="INTERRUPT" SIGNAME="opb_timer_0_Interrupt&amp;RS232_Interrupt&amp;opb_vga_0_IP2INTC_Irpt"/>
        <INTERRUPTSRCS>
          <INTRSRC INTRPRI="0" INTRSIG="opb_timer_0_Interrupt"/>
          <INTRSRC INTRPRI="1" INTRSIG="RS232_Interrupt"/>
          <INTRSRC INTRPRI="2" INTRSIG="opb_vga_0_IP2INTC_Irpt"/>
        </INTERRUPTSRCS>
      </MODULE>
      <MODULE GPORT_GROUP="G" HW_VER="1.00.a" INSTANCE="SRAM_256Kx32_util_bus_split_0" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/util_bus_split_v1_00_a/doc/html.pdf" MODTYPE="util_bus_split">
        <SDESC>Utility Bus Split</SDESC>
        <LDESC>Bus splitting primitive</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE_IN" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_LEFT_POS" VALUE="12"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SPLIT" VALUE="30"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Sig" PRTNUMBER="1" SIGNAME="fpga_0_SRAM_256Kx32_Mem_A_split"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Out1" PRTNUMBER="2" SIGNAME="fpga_0_SRAM_256Kx32_Mem_A"/>
      </MODULE>
      <MODULE GPORT_GROUP="H" HW_VER="1.00.a" INSTANCE="dcm_0" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/dcm_module_v1_00_a/doc/html.pdf" MODTYPE="dcm_module">
        <SDESC>Digital Clock Manager (DCM)</SDESC>
        <LDESC>The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</LDESC>
        <MPARM PNAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK_FEEDBACK" VALUE="1X"/>
        <MPARM PNAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
        <MPARM PNAME="C_DSS_MODE" VALUE="NONE"/>
        <MPARM PNAME="C_STARTUP_WAIT" VALUE="FALSE"/>
        <MPARM PNAME="C_PHASE_SHIFT" VALUE="0"/>
        <MPARM PNAME="C_CLKFX_MULTIPLY" VALUE="4"/>
        <MPARM PNAME="C_CLKFX_DIVIDE" VALUE="1"/>
        <MPARM PNAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKIN_PERIOD" VALUE="20.000000"/>
        <MPARM PNAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
        <MPARM PNAME="C_CLKIN_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFB_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK0_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLK90_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK270_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKDV_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKIN" PRTNUMBER="1" SIGNAME="dcm_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK0" PRTNUMBER="4" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKFB" PRTNUMBER="2" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RST" PRTNUMBER="3" SIGNAME="net_gnd"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="LOCKED" PRTNUMBER="5" SIGNAME="dcm_0_lock"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.b" INSTANCE="opb_timer_0" MODCLASS="PERIPHERAL" MODDOC="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/pcores/opb_timer_v1_00_b/doc/html.pdf" MODDRIVER="/Xilinx/8.1i/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_00_b/doc/html/api/index.html" MODTYPE="opb_timer">
        <SDESC>OPB Timer/Counter</SDESC>
        <LDESC>Timer counter with OPB interface</LDESC>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_COUNT_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <MPARM PNAME="C_TRIG0_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_TRIG1_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_GEN0_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_GEN1_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x41c00000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x41c0ffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Interrupt" PRTNUMBER="1" SIGIS="INTERRUPT" SIGNAME="opb_timer_0_Interrupt"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="I" HW_VER="1.00.a" INSTANCE="opb_vga_0" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDRIVER="/home/ensiens.imag.fr/moy/sle-tlm/TPs/squelette/tp3/sle-tlm/TPs/tp3/fpga/drivers/opb_vga_v1_00_a/doc/html/api/index.html" MODTYPE="opb_vga">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x73a00000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x73a0ffff"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="MSOPB" BIFRANK="MASTER_SLAVE" BIF_X="0" BIF_Y="0" BUSDOMAIN="OPB" BUSINDEX="0" BUSNAME="mb_opb" ORIENTED="CENTER"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="HSYNC" PRTNUMBER="1" SIGNAME="opb_vga_0_HSYNC"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="VSYNC" PRTNUMBER="2" SIGNAME="opb_vga_0_VSYNC"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="RED" PRTNUMBER="3" SIGNAME="opb_vga_0_RED"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="GREEN" PRTNUMBER="4" SIGNAME="opb_vga_0_GREEN"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="BLUE" PRTNUMBER="5" SIGNAME="opb_vga_0_BLUE"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="IP2INTC_Irpt" PRTNUMBER="6" SIGIS="INTERRUPT" SIGNAME="opb_vga_0_IP2INTC_Irpt"/>
      </MODULE>
    </MODULES>
  </MHSINFO>

  <BLKDSHAPES BKT_GAPS_W="2" BKT_LANES_W="2" BUS_LANES_W="4" GAPS_W="4" LIMIT_MEMUS_ABOVE_PROCS_H="0" LIMIT_MODS_ABOVE_PROCS_H="0" LIMIT_PMODS_ABOVE_SBS_H="2" LIMIT_PMODS_BELOW_SBS_H="0" LIMIT_PROC_BIFS_H="2" LIMIT_SBSBKTMODS_H="3" LIMIT_SBSNUMBKTS_H="1" MODS_W="4">
    <PROCSHAPES>
      <MODULE BIFS_H="2" BIFS_W="2" BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="1" GAPS_X="2" INSTANCE="microblaze_0" INTCINDEX="0" MODS_X="1" PMODS_ABOVE_SBS_H="0" PMODS_BELOW_SBS_H="0" PSTACK_BKTMODS_H="1" PSTACK_BKTSNUM_H="1" PSTACK_BKT_W="3" PSTACK_BLKD_X="0" PSTACK_MOD_W="2">
        <BUSCONNS BUSLANE_W="2" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="LMB" BUSLANE_X="0" BUSNAME="dlmb" INSTANCE="dlmb_cntlr" IS_MEMBIF="TRUE" PBIF_Y="0" PSTACK_MODS_Y="0"/>
          <BUSCONN BUSDOMAIN="OPB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="mb_opb" PBIF_Y="1"/>
          <BUSCONN BUSDOMAIN="OPB" BUSINDEX="0" BUSLANE_X="1" BUSNAME="mb_opb" IS_BKTCONN="TRUE" PSTACK_BKTMODS_Y="0" PSTACK_BKTSNUM_Y="0" PSTACK_MODS_Y="1"/>
        </BUSCONNS>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="LMB" BUSLANE_X="0" BUSNAME="ilmb" INSTANCE="ilmb_cntlr" IS_MEMBIF="TRUE" PBIF_Y="0" PSTACK_MODS_Y="0"/>
          <BUSCONN BUSDOMAIN="OPB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="mb_opb" PBIF_Y="1"/>
        </BUSCONNS>
      </MODULE>
    </PROCSHAPES>
    <IPBUCKET MODS_H="1" MODS_W="2">
      <MODULE INSTANCE="SRAM_256Kx32_util_bus_split_0" MODTYPE="util_bus_split"/>
      <MODULE INSTANCE="dcm_0" MODTYPE="dcm_module"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="mb_opb"/>
    </SBSSHAPES>
    <SBSBUCKETS>
      <SBSBUCKET BUSNAME="mb_opb" MODS_H="3" MODS_W="3" PROCESSOR="microblaze_0" PSTACK_BKTMODS_Y="0" PSTACK_BKTSNUM_Y="0" PSTACK_MODS_Y="1">
        <BUSCONNS BUSLANE_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="mb_opb" IS_BKTCONN="TRUE"/>
        </BUSCONNS>
        <MODULE INSTANCE="RS232" MODTYPE="opb_uartlite">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="1"/>
          </INTERRUPTTRGS>
        </MODULE>
        <MODULE INSTANCE="LEDs_8Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="LED_7SEGMENT" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="Push_Buttons_3Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="DIP_Switches_8Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="SRAM_256Kx32" MODTYPE="opb_emc"/>
        <MODULE INSTANCE="opb_intc_0" INTCINDEX="0" MODTYPE="opb_intc"/>
        <MODULE INSTANCE="opb_timer_0" MODTYPE="opb_timer">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="0"/>
          </INTERRUPTTRGS>
        </MODULE>
      </SBSBUCKET>
    </SBSBUCKETS>
    <P2PSHAPES>
      <MODULE INSTANCE="ilmb"/>
      <MODULE INSTANCE="dlmb"/>
    </P2PSHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="0" GAPS_X="1" IS_PROMOTED="TRUE" MODCLASS="MASTER_SLAVE" MODS_H="1" MODS_W="1" MODS_X="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="opb_vga_0" MODCLASS="PERIPHERAL">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="2"/>
          </INTERRUPTTRGS>
        </MODULE>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MASTER_SLAVE" BUSDOMAIN="OPB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="mb_opb" IS_CENTERED="TRUE" IS_SBSBIF="TRUE"/>
        </BUSCONNS>
      </CMPLXSHAPE>
      <CMPLXSHAPE MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="2" PROCESSOR="microblaze_0" PSTACK_MODS_Y="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="ilmb_cntlr" MODCLASS="MEMORY_CONTROLLER" ORIENTED="EAST"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="lmb_bram" MODCLASS="MEMORY"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="dlmb_cntlr" MODCLASS="MEMORY_CONTROLLER" ORIENTED="WEST"/>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
  </BLKDSHAPES>

</EDKPROJECT>