<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › c-octeon.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>c-octeon.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 Cavium Networks</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/bcache.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/r4kcache.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/war.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">cache_err_dcache</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>

<span class="cm">/**</span>
<span class="cm"> * Octeon automatically flushes the dcache on tlb changes, so</span>
<span class="cm"> * from Linux&#39;s viewpoint it acts much like a physically</span>
<span class="cm"> * tagged cache. No flushing is needed</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_data_cache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
    <span class="cm">/* Nothing to do */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">octeon_local_flush_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;synci 0($0)&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush local I-cache for the specified range.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">local_octeon_flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">octeon_local_flush_icache</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Flush caches as necessary for all cores affected by a</span>
<span class="cm"> * vma. If no vma is supplied, all cores are flushed.</span>
<span class="cm"> *</span>
<span class="cm"> * @vma:    VMA to flush or NULL to flush all icaches.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_icache_all_cores</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">octeon_send_ipi_single</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">action</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">cpumask_t</span> <span class="n">mask</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">mb</span><span class="p">();</span>
	<span class="n">octeon_local_flush_icache</span><span class="p">();</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we have a vma structure, we only need to worry about</span>
<span class="cm">	 * cores it has been used on</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">*</span><span class="n">mm_cpumask</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">*</span><span class="n">cpu_online_mask</span><span class="p">;</span>
	<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">octeon_send_ipi_single</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">SMP_ICACHE_FLUSH</span><span class="p">);</span>

	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Called to flush the icache on all cores</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">octeon_flush_icache_all_cores</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Called to flush all memory associated with a memory</span>
<span class="cm"> * context.</span>
<span class="cm"> *</span>
<span class="cm"> * @mm:     Memory context to flush</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_cache_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * According to the R4K version of this file, CPUs without</span>
<span class="cm">	 * dcache aliases don&#39;t need to do anything here</span>
<span class="cm">	 */</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Flush a range of kernel addresses out of the icache</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">octeon_flush_icache_all_cores</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Flush the icache for a trampoline. These are used for interrupt</span>
<span class="cm"> * and exception hooking.</span>
<span class="cm"> *</span>
<span class="cm"> * @addr:   Address to flush</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_cache_sigtramp</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">;</span>

	<span class="n">vma</span> <span class="o">=</span> <span class="n">find_vma</span><span class="p">(</span><span class="n">current</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">octeon_flush_icache_all_cores</span><span class="p">(</span><span class="n">vma</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Flush a range out of a vma</span>
<span class="cm"> *</span>
<span class="cm"> * @vma:    VMA to flush</span>
<span class="cm"> * @start:</span>
<span class="cm"> * @end:</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span>
		<span class="n">octeon_flush_icache_all_cores</span><span class="p">(</span><span class="n">vma</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Flush a specific page of a vma</span>
<span class="cm"> *</span>
<span class="cm"> * @vma:    VMA to flush page for</span>
<span class="cm"> * @page:   Page to flush</span>
<span class="cm"> * @pfn:</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span>
		<span class="n">octeon_flush_icache_all_cores</span><span class="p">(</span><span class="n">vma</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_flush_kernel_vmap_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Probe Octeon&#39;s caches</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">probe_octeon</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icache_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dcache_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>

	<span class="n">config1</span> <span class="o">=</span> <span class="n">read_c0_config1</span><span class="p">();</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_CAVIUM_OCTEON</span>:
	<span class="k">case</span> <span class="n">CPU_CAVIUM_OCTEON_PLUS</span>:
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_VTAG</span><span class="p">;</span>
		<span class="n">icache_size</span> <span class="o">=</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">icache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span> <span class="o">==</span> <span class="n">CPU_CAVIUM_OCTEON_PLUS</span><span class="p">)</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="cm">/* CN5XXX has two Dcache sets */</span>
		<span class="k">else</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* CN3XXX has one Dcache set */</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">dcache_size</span> <span class="o">=</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">dcache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_CAVIUM_OCTEON2</span>:
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">37</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_VTAG</span><span class="p">;</span>
		<span class="n">icache_size</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dcache_size</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unsupported Cavium Networks CPU type&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* compute a couple of other cache variables */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">icache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">dcache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">icache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">dcache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smp_processor_id</span><span class="p">()</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_notice</span><span class="p">(</span><span class="s">&quot;Primary instruction cache %ldkB, %s, %d way, &quot;</span>
			  <span class="s">&quot;%d sets, linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">icache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span>
			  <span class="n">cpu_has_vtag_icache</span> <span class="o">?</span>
				<span class="s">&quot;virtually tagged&quot;</span> <span class="o">:</span> <span class="s">&quot;physically tagged&quot;</span><span class="p">,</span>
			  <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>

		<span class="n">pr_notice</span><span class="p">(</span><span class="s">&quot;Primary data cache %ldkB, %d-way, %d sets, &quot;</span>
			  <span class="s">&quot;linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">dcache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">,</span>
			  <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>  <span class="n">__cpuinit</span> <span class="nf">octeon_cache_error_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">char</span> <span class="n">except_vec2_octeon</span><span class="p">;</span>
	<span class="n">set_handler</span><span class="p">(</span><span class="mh">0x100</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">except_vec2_octeon</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Setup the Octeon cache flush routines</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">octeon_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">probe_octeon</span><span class="p">();</span>

	<span class="n">shm_align_mask</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">flush_cache_all</span>			<span class="o">=</span> <span class="n">octeon_flush_icache_all</span><span class="p">;</span>
	<span class="n">__flush_cache_all</span>		<span class="o">=</span> <span class="n">octeon_flush_icache_all</span><span class="p">;</span>
	<span class="n">flush_cache_mm</span>			<span class="o">=</span> <span class="n">octeon_flush_cache_mm</span><span class="p">;</span>
	<span class="n">flush_cache_page</span>		<span class="o">=</span> <span class="n">octeon_flush_cache_page</span><span class="p">;</span>
	<span class="n">flush_cache_range</span>		<span class="o">=</span> <span class="n">octeon_flush_cache_range</span><span class="p">;</span>
	<span class="n">flush_cache_sigtramp</span>		<span class="o">=</span> <span class="n">octeon_flush_cache_sigtramp</span><span class="p">;</span>
	<span class="n">flush_icache_all</span>		<span class="o">=</span> <span class="n">octeon_flush_icache_all</span><span class="p">;</span>
	<span class="n">flush_data_cache_page</span>		<span class="o">=</span> <span class="n">octeon_flush_data_cache_page</span><span class="p">;</span>
	<span class="n">flush_icache_range</span>		<span class="o">=</span> <span class="n">octeon_flush_icache_range</span><span class="p">;</span>
	<span class="n">local_flush_icache_range</span>	<span class="o">=</span> <span class="n">local_octeon_flush_icache_range</span><span class="p">;</span>

	<span class="n">__flush_kernel_vmap_range</span>	<span class="o">=</span> <span class="n">octeon_flush_kernel_vmap_range</span><span class="p">;</span>

	<span class="n">build_clear_page</span><span class="p">();</span>
	<span class="n">build_copy_page</span><span class="p">();</span>

	<span class="n">board_cache_error_setup</span> <span class="o">=</span> <span class="n">octeon_cache_error_setup</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Handle a cache error exception</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>  <span class="nf">cache_parity_error_octeon</span><span class="p">(</span><span class="kt">int</span> <span class="n">non_recoverable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">coreid</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
	<span class="kt">uint64_t</span> <span class="n">icache_err</span> <span class="o">=</span> <span class="n">read_octeon_c0_icacheerr</span><span class="p">();</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Cache error exception:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cp0_errorepc == %lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">read_c0_errorepc</span><span class="p">());</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">icache_err</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;CacheErr (Icache) == %llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">icache_err</span><span class="p">);</span>
		<span class="n">write_octeon_c0_icacheerr</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cache_err_dcache</span><span class="p">[</span><span class="n">coreid</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;CacheErr (Dcache) == %llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">cache_err_dcache</span><span class="p">[</span><span class="n">coreid</span><span class="p">]);</span>
		<span class="n">cache_err_dcache</span><span class="p">[</span><span class="n">coreid</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">non_recoverable</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Can&#39;t handle cache error: nested exception&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Called when the the exception is recoverable</span>
<span class="cm"> */</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">cache_parity_error_octeon_recoverable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_parity_error_octeon</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Called when the the exception is not recoverable</span>
<span class="cm"> */</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">cache_parity_error_octeon_non_recoverable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_parity_error_octeon</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
