#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b81f81d5d0 .scope module, "processor" "processor" 2 442;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "finalOut"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "INS"
v0x55b81f84e490_0 .net "DATA_ADDR", 7 0, v0x55b81f825400_0;  1 drivers
v0x55b81f84e580_0 .net "IMMEDIATE", 7 0, v0x55b81f825a10_0;  1 drivers
o0x7fafffbc6078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b81f84e670_0 .net "INS", 31 0, o0x7fafffbc6078;  0 drivers
v0x55b81f84e740_0 .net "INaddr", 7 0, v0x55b81f828120_0;  1 drivers
v0x55b81f84e830_0 .net "OUT", 7 0, L_0x55b81f853260;  1 drivers
v0x55b81f84e990_0 .net "OUT1", 7 0, v0x55b81f84cfc0_0;  1 drivers
v0x55b81f84ea50_0 .net "OUT1addr", 7 0, v0x55b81f84a800_0;  1 drivers
v0x55b81f84eb60_0 .net "OUT2", 7 0, v0x55b81f84d0a0_0;  1 drivers
v0x55b81f84ec70_0 .net "OUT2addr", 7 0, v0x55b81f84a8e0_0;  1 drivers
v0x55b81f84ed30_0 .net "RESULT", 7 0, L_0x55b81f8534b0;  1 drivers
v0x55b81f84ee40_0 .net "SELECT", 2 0, v0x55b81f84a9c0_0;  1 drivers
v0x55b81f84ef50_0 .net "addSubMUX", 0 0, v0x55b81f84ace0_0;  1 drivers
v0x55b81f84f040_0 .net "addSubMUXout", 7 0, v0x55b81f84d660_0;  1 drivers
o0x7fafffbc6168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b81f84f150_0 .net "busy_wait", 0 0, o0x7fafffbc6168;  0 drivers
o0x7fafffbc6828 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b81f84f240_0 .net "clk", 0 0, o0x7fafffbc6828;  0 drivers
v0x55b81f84f2e0_0 .net "finalOut", 7 0, v0x55b81f84b460_0;  1 drivers
v0x55b81f84f3d0_0 .net "imValueMUX", 0 0, v0x55b81f84ab60_0;  1 drivers
v0x55b81f84f4c0_0 .net "immediateValue", 7 0, v0x55b81f84dd50_0;  1 drivers
v0x55b81f84f5d0_0 .net "read", 0 0, v0x55b81f84ac20_0;  1 drivers
o0x7fafffbc6528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b81f84f670_0 .net "read_data", 7 0, o0x7fafffbc6528;  0 drivers
o0x7fafffbc6e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b81f84f710_0 .net "rst", 0 0, o0x7fafffbc6e28;  0 drivers
v0x55b81f84f7b0_0 .net "write", 0 0, v0x55b81f84ada0_0;  1 drivers
v0x55b81f84f850_0 .net "writeRegMux", 0 0, v0x55b81f84ae60_0;  1 drivers
S_0x55b81f81d240 .scope module, "CU" "ControlUnit" 2 459, 2 125 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INS"
    .port_info 1 /OUTPUT 8 "OUT1addr"
    .port_info 2 /OUTPUT 8 "OUT2addr"
    .port_info 3 /OUTPUT 8 "IN_ADDR"
    .port_info 4 /OUTPUT 8 "IMMEDIATE"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 1 "twosCompMux"
    .port_info 7 /OUTPUT 1 "imValueMux"
    .port_info 8 /OUTPUT 1 "writeRegMux"
    .port_info 9 /OUTPUT 1 "read"
    .port_info 10 /OUTPUT 1 "write"
    .port_info 11 /OUTPUT 8 "DATA_ADDR"
    .port_info 12 /INPUT 1 "busy_wait"
v0x55b81f825400_0 .var "DATA_ADDR", 7 0;
v0x55b81f825a10_0 .var "IMMEDIATE", 7 0;
v0x55b81f828080_0 .net "INS", 31 0, o0x7fafffbc6078;  alias, 0 drivers
v0x55b81f828120_0 .var "IN_ADDR", 7 0;
v0x55b81f84a800_0 .var "OUT1addr", 7 0;
v0x55b81f84a8e0_0 .var "OUT2addr", 7 0;
v0x55b81f84a9c0_0 .var "SELECT", 2 0;
v0x55b81f84aaa0_0 .net "busy_wait", 0 0, o0x7fafffbc6168;  alias, 0 drivers
v0x55b81f84ab60_0 .var "imValueMux", 0 0;
v0x55b81f84ac20_0 .var "read", 0 0;
v0x55b81f84ace0_0 .var "twosCompMux", 0 0;
v0x55b81f84ada0_0 .var "write", 0 0;
v0x55b81f84ae60_0 .var "writeRegMux", 0 0;
E_0x55b81f7c7db0 .event edge, v0x55b81f828080_0;
S_0x55b81f84b0c0 .scope module, "datamux" "MUX" 2 468, 2 101 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55b81f84b280_0 .net "IN1", 7 0, L_0x55b81f8534b0;  alias, 1 drivers
v0x55b81f84b380_0 .net "IN2", 7 0, o0x7fafffbc6528;  alias, 0 drivers
v0x55b81f84b460_0 .var "OUT", 7 0;
v0x55b81f84b520_0 .net "SELECT", 0 0, v0x55b81f84ae60_0;  alias, 1 drivers
E_0x55b81f7c7f00 .event edge, v0x55b81f84ae60_0, v0x55b81f84b380_0, v0x55b81f84b280_0;
S_0x55b81f84b620 .scope module, "myAlu" "ALU" 2 470, 2 1 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x55b81f853300 .functor BUFZ 8, v0x55b81f84dd50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b81f853390 .functor BUFZ 8, v0x55b81f84d0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b81f8534b0 .functor BUFZ 8, v0x55b81f84bd90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b81f84b7f0_0 .net "DATA1", 7 0, v0x55b81f84dd50_0;  alias, 1 drivers
v0x55b81f84b8f0_0 .net "DATA2", 7 0, v0x55b81f84d0a0_0;  alias, 1 drivers
v0x55b81f84b9d0_0 .net "RESULT", 7 0, L_0x55b81f8534b0;  alias, 1 drivers
v0x55b81f84bad0_0 .net "SELECT", 2 0, v0x55b81f84a9c0_0;  alias, 1 drivers
v0x55b81f84bba0_0 .net "operand1", 7 0, L_0x55b81f853300;  1 drivers
v0x55b81f84bcb0_0 .net "operand2", 7 0, L_0x55b81f853390;  1 drivers
v0x55b81f84bd90_0 .var "out", 7 0;
E_0x55b81f7c81e0 .event edge, v0x55b81f84bcb0_0, v0x55b81f84bba0_0, v0x55b81f84a9c0_0;
S_0x55b81f84bef0 .scope module, "regFile" "regfile" 2 462, 2 31 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 8 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 8 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
v0x55b81f84c240_0 .net "IN", 7 0, v0x55b81f84b460_0;  alias, 1 drivers
v0x55b81f84c320_0 .net "INaddr", 7 0, v0x55b81f828120_0;  alias, 1 drivers
v0x55b81f84c3f0_0 .net "OUT1", 7 0, v0x55b81f84cfc0_0;  alias, 1 drivers
v0x55b81f84c4c0_0 .net "OUT1addr", 7 0, v0x55b81f84a800_0;  alias, 1 drivers
v0x55b81f84c5b0_0 .net "OUT2", 7 0, v0x55b81f84d0a0_0;  alias, 1 drivers
v0x55b81f84c6a0_0 .net "OUT2addr", 7 0, v0x55b81f84a8e0_0;  alias, 1 drivers
v0x55b81f84c770_0 .net "busy_wait", 0 0, o0x7fafffbc6168;  alias, 0 drivers
v0x55b81f84c840_0 .net "clk", 0 0, o0x7fafffbc6828;  alias, 0 drivers
v0x55b81f84c8e0_0 .var "reg1", 7 0;
v0x55b81f84c9a0_0 .var "reg2", 7 0;
v0x55b81f84ca80_0 .var "reg3", 7 0;
v0x55b81f84cb60_0 .var "reg4", 7 0;
v0x55b81f84cc40_0 .var "reg5", 7 0;
v0x55b81f84cd20_0 .var "reg6", 7 0;
v0x55b81f84ce00_0 .var "reg7", 7 0;
v0x55b81f84cee0_0 .var "reg8", 7 0;
v0x55b81f84cfc0_0 .var "res1", 7 0;
v0x55b81f84d0a0_0 .var "res2", 7 0;
E_0x55b81f82ce10 .event posedge, v0x55b81f84c840_0;
E_0x55b81f82d4a0 .event negedge, v0x55b81f84c840_0;
S_0x55b81f84d280 .scope module, "source1mux" "MUX" 2 466, 2 101 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55b81f84d490_0 .net "IN1", 7 0, v0x55b81f84cfc0_0;  alias, 1 drivers
v0x55b81f84d5a0_0 .net "IN2", 7 0, L_0x55b81f853260;  alias, 1 drivers
v0x55b81f84d660_0 .var "OUT", 7 0;
v0x55b81f84d750_0 .net "SELECT", 0 0, v0x55b81f84ace0_0;  alias, 1 drivers
E_0x55b81f82d950 .event edge, v0x55b81f84ace0_0, v0x55b81f84d5a0_0, v0x55b81f84c3f0_0;
S_0x55b81f84d8b0 .scope module, "source2mux" "MUX" 2 467, 2 101 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55b81f84db70_0 .net "IN1", 7 0, v0x55b81f825a10_0;  alias, 1 drivers
v0x55b81f84dc80_0 .net "IN2", 7 0, v0x55b81f84d660_0;  alias, 1 drivers
v0x55b81f84dd50_0 .var "OUT", 7 0;
v0x55b81f84de50_0 .net "SELECT", 0 0, v0x55b81f84ab60_0;  alias, 1 drivers
E_0x55b81f84daf0 .event edge, v0x55b81f84ab60_0, v0x55b81f84d660_0, v0x55b81f825a10_0;
S_0x55b81f84df70 .scope module, "twosComp" "TwosComp" 2 464, 2 117 0, S_0x55b81f81d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x55b81f84e1a0_0 .net "IN", 7 0, v0x55b81f84cfc0_0;  alias, 1 drivers
v0x55b81f84e2d0_0 .net "OUT", 7 0, L_0x55b81f853260;  alias, 1 drivers
L_0x7fafffb7d018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b81f84e390_0 .net *"_s0", 7 0, L_0x7fafffb7d018;  1 drivers
L_0x55b81f853260 .arith/sub 8, L_0x7fafffb7d018, v0x55b81f84cfc0_0;
S_0x55b81f81e680 .scope module, "testDM" "testDM" 2 548;
 .timescale 0 0;
v0x55b81f852590_0 .var "DATA_ADDR", 7 0;
v0x55b81f8526a0_0 .var "RESULT", 7 0;
v0x55b81f852770_0 .net "address_mem", 6 0, v0x55b81f8505f0_0;  1 drivers
v0x55b81f852840_0 .net "busy_wait", 0 0, v0x55b81f851f20_0;  1 drivers
v0x55b81f852930_0 .var "clk", 0 0;
v0x55b81f852a70_0 .var "read", 0 0;
v0x55b81f852b10_0 .net "read_data", 7 0, v0x55b81f850d40_0;  1 drivers
v0x55b81f852bb0_0 .net "read_data_mem", 15 0, v0x55b81f852290_0;  1 drivers
v0x55b81f852ca0_0 .net "read_mem", 0 0, v0x55b81f850f00_0;  1 drivers
v0x55b81f852dd0_0 .var "rst", 0 0;
v0x55b81f852ec0_0 .var "write", 0 0;
v0x55b81f852f60_0 .net "write_data_mem", 15 0, v0x55b81f851730_0;  1 drivers
v0x55b81f853050_0 .net "write_mem", 0 0, v0x55b81f851810_0;  1 drivers
S_0x55b81f84f9a0 .scope module, "cacheMem" "cache" 2 559, 2 238 0, S_0x55b81f81e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /INPUT 1 "busy_wait"
    .port_info 8 /OUTPUT 1 "read_mem"
    .port_info 9 /OUTPUT 1 "write_mem"
    .port_info 10 /OUTPUT 7 "address_mem"
    .port_info 11 /OUTPUT 16 "write_data_mem"
    .port_info 12 /INPUT 16 "read_data_mem"
v0x55b81f850510_0 .net "address", 7 0, v0x55b81f852590_0;  1 drivers
v0x55b81f8505f0_0 .var "address_mem", 6 0;
v0x55b81f8506d0_0 .net "busy_wait", 0 0, v0x55b81f851f20_0;  alias, 1 drivers
v0x55b81f850770_0 .var "cacheRow", 21 0;
v0x55b81f850850_0 .net "clk", 0 0, v0x55b81f852930_0;  1 drivers
v0x55b81f850960_0 .var "hit", 0 0;
v0x55b81f850a20_0 .var/i "i", 31 0;
v0x55b81f850b00_0 .var "match", 0 0;
v0x55b81f850bc0 .array "memory_array", 0 255, 21 0;
v0x55b81f850c80_0 .net "read", 0 0, v0x55b81f852a70_0;  1 drivers
v0x55b81f850d40_0 .var "read_data", 7 0;
v0x55b81f850e20_0 .net "read_data_mem", 15 0, v0x55b81f852290_0;  alias, 1 drivers
v0x55b81f850f00_0 .var "read_mem", 0 0;
v0x55b81f850fc0_0 .net "requiredBlock", 7 0, L_0x55b81f8537b0;  1 drivers
v0x55b81f851080_0 .net "rst", 0 0, v0x55b81f852dd0_0;  1 drivers
v0x55b81f851120_0 .net "tag1", 3 0, L_0x55b81f853520;  1 drivers
v0x55b81f851200_0 .net "tag2", 3 0, L_0x55b81f8535f0;  1 drivers
v0x55b81f8513f0_0 .var "temp", 21 0;
v0x55b81f8514d0_0 .net "validBit", 0 0, L_0x55b81f8536c0;  1 drivers
v0x55b81f851590_0 .net "write", 0 0, v0x55b81f852ec0_0;  1 drivers
v0x55b81f851650_0 .net "write_data", 7 0, v0x55b81f8526a0_0;  1 drivers
v0x55b81f851730_0 .var "write_data_mem", 15 0;
v0x55b81f851810_0 .var "write_mem", 0 0;
E_0x55b81f84fd40/0 .event edge, v0x55b81f8514d0_0, v0x55b81f850960_0, v0x55b81f850e20_0, v0x55b81f8506d0_0;
E_0x55b81f84fd40/1 .event edge, v0x55b81f851120_0, v0x55b81f850b00_0, v0x55b81f850510_0, v0x55b81f851590_0;
E_0x55b81f84fd40/2 .event edge, v0x55b81f850c80_0;
E_0x55b81f84fd40 .event/or E_0x55b81f84fd40/0, E_0x55b81f84fd40/1, E_0x55b81f84fd40/2;
E_0x55b81f84fdf0 .event posedge, v0x55b81f851080_0;
L_0x55b81f853520 .part v0x55b81f850770_0, 16, 4;
L_0x55b81f8535f0 .part v0x55b81f852590_0, 1, 4;
L_0x55b81f8536c0 .part v0x55b81f850770_0, 21, 1;
L_0x55b81f853870 .part v0x55b81f850770_0, 0, 16;
L_0x55b81f853940 .part v0x55b81f852590_0, 0, 1;
S_0x55b81f84fe50 .scope module, "fetch" "fetchBlock" 2 278, 2 420 0, S_0x55b81f84f9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "offset"
    .port_info 2 /OUTPUT 8 "out"
L_0x55b81f8537b0 .functor BUFZ 8, v0x55b81f850130_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b81f850130_0 .var "block", 7 0;
v0x55b81f850230_0 .net "data", 15 0, L_0x55b81f853870;  1 drivers
v0x55b81f850310_0 .net "offset", 0 0, L_0x55b81f853940;  1 drivers
v0x55b81f8503b0_0 .net "out", 7 0, L_0x55b81f8537b0;  alias, 1 drivers
E_0x55b81f8500b0 .event edge, v0x55b81f850230_0;
S_0x55b81f851ae0 .scope module, "mem" "data_mem" 2 560, 2 182 0, S_0x55b81f81e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 7 "address"
    .port_info 5 /INPUT 16 "write_data"
    .port_info 6 /OUTPUT 16 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x55b81f851e40_0 .net "address", 6 0, v0x55b81f8505f0_0;  alias, 1 drivers
v0x55b81f851f20_0 .var "busy_wait", 0 0;
v0x55b81f851fc0_0 .net "clk", 0 0, v0x55b81f852930_0;  alias, 1 drivers
v0x55b81f852060_0 .var/i "i", 31 0;
v0x55b81f852100 .array "memory_array", 0 255, 15 0;
v0x55b81f8521f0_0 .net "read", 0 0, v0x55b81f850f00_0;  alias, 1 drivers
v0x55b81f852290_0 .var "read_data", 15 0;
v0x55b81f852330_0 .net "rst", 0 0, v0x55b81f852dd0_0;  alias, 1 drivers
v0x55b81f8523d0_0 .net "write", 0 0, v0x55b81f851810_0;  alias, 1 drivers
v0x55b81f852470_0 .net "write_data", 15 0, v0x55b81f851730_0;  alias, 1 drivers
E_0x55b81f851da0/0 .event edge, v0x55b81f851730_0, v0x55b81f8505f0_0, v0x55b81f851810_0, v0x55b81f850f00_0;
E_0x55b81f851da0/1 .event edge, v0x55b81f851080_0;
E_0x55b81f851da0 .event/or E_0x55b81f851da0/0, E_0x55b81f851da0/1;
E_0x55b81f851de0 .event posedge, v0x55b81f850850_0;
    .scope S_0x55b81f81d240;
T_0 ;
    %wait E_0x55b81f7c7db0;
    %load/vec4 v0x55b81f84aaa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0x55b81f84a9c0_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55b81f825a10_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55b81f84a800_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55b81f84a8e0_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55b81f828120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f84ace0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f84ab60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f84ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f84ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f84ada0_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55b81f825400_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f84ab60_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f84ace0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f84ac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f84ae60_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f84ada0_0, 0;
    %load/vec4 v0x55b81f828080_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55b81f825400_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b81f84bef0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84c8e0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x55b81f84bef0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84c9a0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55b81f84bef0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84ca80_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55b81f84bef0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84cb60_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x55b81f84bef0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84cc40_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x55b81f84bef0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84cd20_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x55b81f84bef0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84ce00_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55b81f84bef0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b81f84cee0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55b81f84bef0;
T_9 ;
    %wait E_0x55b81f82d4a0;
    %load/vec4 v0x55b81f84c770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55b81f84c320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84c8e0_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84c9a0_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84ca80_0, 0, 8;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84cb60_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84cc40_0, 0, 8;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84cd20_0, 0, 8;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84ce00_0, 0, 8;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x55b81f84c240_0;
    %store/vec4 v0x55b81f84cee0_0, 0, 8;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b81f84bef0;
T_10 ;
    %wait E_0x55b81f82ce10;
    %load/vec4 v0x55b81f84c4c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x55b81f84c8e0_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x55b81f84c9a0_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x55b81f84ca80_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x55b81f84cb60_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x55b81f84cc40_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x55b81f84cd20_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x55b81f84ce00_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x55b81f84cee0_0;
    %store/vec4 v0x55b81f84cfc0_0, 0, 8;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55b81f84c6a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.9 ;
    %load/vec4 v0x55b81f84c8e0_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.10 ;
    %load/vec4 v0x55b81f84c9a0_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.11 ;
    %load/vec4 v0x55b81f84ca80_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.12 ;
    %load/vec4 v0x55b81f84cb60_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.13 ;
    %load/vec4 v0x55b81f84cc40_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x55b81f84cd20_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x55b81f84ce00_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55b81f84cee0_0;
    %store/vec4 v0x55b81f84d0a0_0, 0, 8;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b81f84d280;
T_11 ;
    %wait E_0x55b81f82d950;
    %load/vec4 v0x55b81f84d750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55b81f84d490_0;
    %assign/vec4 v0x55b81f84d660_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x55b81f84d5a0_0;
    %assign/vec4 v0x55b81f84d660_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b81f84d8b0;
T_12 ;
    %wait E_0x55b81f84daf0;
    %load/vec4 v0x55b81f84de50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x55b81f84db70_0;
    %assign/vec4 v0x55b81f84dd50_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x55b81f84dc80_0;
    %assign/vec4 v0x55b81f84dd50_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55b81f84b0c0;
T_13 ;
    %wait E_0x55b81f7c7f00;
    %load/vec4 v0x55b81f84b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x55b81f84b280_0;
    %assign/vec4 v0x55b81f84b460_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x55b81f84b380_0;
    %assign/vec4 v0x55b81f84b460_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55b81f84b620;
T_14 ;
    %wait E_0x55b81f7c81e0;
    %load/vec4 v0x55b81f84bad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x55b81f84bba0_0;
    %store/vec4 v0x55b81f84bd90_0, 0, 8;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x55b81f84bba0_0;
    %load/vec4 v0x55b81f84bcb0_0;
    %add;
    %store/vec4 v0x55b81f84bd90_0, 0, 8;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x55b81f84bba0_0;
    %load/vec4 v0x55b81f84bcb0_0;
    %and;
    %store/vec4 v0x55b81f84bd90_0, 0, 8;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x55b81f84bba0_0;
    %load/vec4 v0x55b81f84bcb0_0;
    %or;
    %store/vec4 v0x55b81f84bd90_0, 0, 8;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x55b81f84bba0_0;
    %store/vec4 v0x55b81f84bd90_0, 0, 8;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x55b81f84bba0_0;
    %store/vec4 v0x55b81f84bd90_0, 0, 8;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55b81f84fe50;
T_15 ;
    %wait E_0x55b81f8500b0;
    %load/vec4 v0x55b81f850310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55b81f850230_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b81f850130_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55b81f850230_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55b81f850130_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55b81f84f9a0;
T_16 ;
    %wait E_0x55b81f84fdf0;
    %load/vec4 v0x55b81f851080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b81f850a20_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55b81f850a20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 3102037, 0, 22;
    %ix/getv/s 3, v0x55b81f850a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b81f850bc0, 0, 4;
    %load/vec4 v0x55b81f850a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b81f850a20_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b81f84f9a0;
T_17 ;
    %wait E_0x55b81f84fd40;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 3, 5, 4;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b81f850bc0, 4;
    %store/vec4 v0x55b81f850770_0, 0, 22;
    %load/vec4 v0x55b81f851120_0;
    %load/vec4 v0x55b81f851200_0;
    %xor;
    %nor/r;
    %load/vec4 v0x55b81f8514d0_0;
    %and;
    %store/vec4 v0x55b81f850960_0, 0, 1;
    %load/vec4 v0x55b81f851590_0;
    %load/vec4 v0x55b81f850c80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55b81f850960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x55b81f850770_0;
    %store/vec4 v0x55b81f8513f0_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 1;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x55b81f851650_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55b81f851650_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 8;
T_17.5 ;
    %load/vec4 v0x55b81f8513f0_0;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 3, 5, 4;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b81f850bc0, 4, 0;
    %load/vec4 v0x55b81f8513f0_0;
    %store/vec4 v0x55b81f850770_0, 0, 22;
T_17.2 ;
    %load/vec4 v0x55b81f850960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x55b81f851650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b81f850770_0, 4, 5;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x55b81f851650_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b81f850770_0, 4, 5;
T_17.9 ;
T_17.6 ;
T_17.0 ;
    %load/vec4 v0x55b81f851590_0;
    %nor/r;
    %load/vec4 v0x55b81f850c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x55b81f850960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.12, 4;
    %vpi_call 2 352 "$display", "its a hit %b", v0x55b81f850960_0 {0 0 0};
T_17.12 ;
    %load/vec4 v0x55b81f850fc0_0;
    %cassign/vec4 v0x55b81f850d40_0;
    %cassign/link v0x55b81f850d40_0, v0x55b81f850fc0_0;
    %load/vec4 v0x55b81f850960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.14, 4;
    %vpi_call 2 367 "$display", "its a miss" {0 0 0};
    %load/vec4 v0x55b81f851120_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f850770_0, 4, 4;
    %load/vec4 v0x55b81f850770_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.16, 4;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x55b81f8505f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55b81f850f00_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55b81f851810_0;
    %load/vec4 v0x55b81f8506d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 1;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 4, 1, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 4;
    %load/vec4 v0x55b81f850e20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f8513f0_0, 4, 16;
    %load/vec4 v0x55b81f8513f0_0;
    %load/vec4 v0x55b81f850510_0;
    %parti/s 3, 5, 4;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b81f850bc0, 4, 0;
    %load/vec4 v0x55b81f8513f0_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b81f850770_0, 4, 1;
T_17.16 ;
T_17.14 ;
T_17.10 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55b81f851ae0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f851f20_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55b81f851ae0;
T_19 ;
    %wait E_0x55b81f84fdf0;
    %load/vec4 v0x55b81f852330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b81f852060_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x55b81f852060_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55b81f852060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b81f852100, 0, 4;
    %load/vec4 v0x55b81f852060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b81f852060_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b81f851ae0;
T_20 ;
    %wait E_0x55b81f851da0;
    %load/vec4 v0x55b81f8523d0_0;
    %load/vec4 v0x55b81f8521f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f851f20_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b81f851de0;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55b81f852470_0;
    %load/vec4 v0x55b81f851e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b81f852100, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f851f20_0, 0;
T_20.0 ;
    %load/vec4 v0x55b81f8523d0_0;
    %nor/r;
    %load/vec4 v0x55b81f8521f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call 2 223 "$display", "requesting a read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b81f851f20_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.7, 5;
    %jmp/1 T_20.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b81f851de0;
    %jmp T_20.6;
T_20.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55b81f851e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b81f852100, 4;
    %store/vec4 v0x55b81f852290_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b81f851f20_0, 0;
    %vpi_call 2 231 "$display", "requested read data= %b ", v0x55b81f852290_0 {0 0 0};
T_20.4 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55b81f81e680;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f852930_0, 0, 1;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v0x55b81f852930_0;
    %inv;
    %store/vec4 v0x55b81f852930_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x55b81f81e680;
T_22 ;
    %vpi_call 2 568 "$display", "\012Printing The results of MUX that is before register file( output from ALU OR DM )\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f852dd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b81f852dd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f852dd0_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b81f852a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f852ec0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 578 "$display", "After 1 CC1\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 156, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 581 "$display", "After 1 CC2\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 585 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 588 "$display", "After 1 CC5\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 592 "$display", "After 1 CC6\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 156, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 596 "$display", "After 1 CC6\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %delay 2000, 0;
    %vpi_call 2 600 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f852a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b81f852ec0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55b81f8526a0_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 608 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b81f852a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b81f852ec0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 615 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x55b81f852590_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 620 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x55b81f852b10_0, v0x55b81f852840_0 {0 0 0};
    %vpi_call 2 663 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor(Group4).v";
