;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 13, @16
	DJN -1, @-22
	JMP 1, @-24
	MOV #13, @401
	ADD -1, <-22
	ADD -1, <-22
	SPL <13, 3
	ADD 15, 1
	DJN -1, @-22
	MOV #13, @401
	MOV #13, @401
	JMZ @13, #401
	ADD 171, 202
	CMP 13, @16
	SUB @13, 3
	CMP #12, @201
	SPL <121, 7
	SUB 11, @-12
	SLT 5, @42
	JMP 12, #10
	ADD #171, @200
	ADD @121, 103
	SUB @121, 103
	SUB 0, 2
	SUB @127, 106
	SLT 13, @16
	CMP 13, @16
	SUB #11, @-401
	MOV #13, @401
	SUB #12, @200
	SUB #11, @-401
	MOV #13, @401
	SUB @127, 106
	DAT #15, #1
	SUB @127, 100
	SUB #72, @200
	SUB #12, @200
	MOV -7, <-20
	SPL <2, #-220
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	CMP -7, <-420
	SPL 0, <-22
	MOV -7, <-20
