
*** Running vivado
    with args -log zynq_design_controlsubsystemIP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_controlsubsystemIP_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 30 12:53:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_design_controlsubsystemIP_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 483.508 ; gain = 150.695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/bramIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_design_controlsubsystemIP_0_0
Command: synth_design -top zynq_design_controlsubsystemIP_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 22996
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.203 ; gain = 467.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_controlsubsystemIP_0_0' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/synth/zynq_design_controlsubsystemIP_0_0.vhd:85]
INFO: [Synth 8-3491] module 'controlsubsystemIP' declared at 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/71ce/hdl/controlsubsystemIP.vhd:5' bound to instance 'U0' of component 'controlsubsystemIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/synth/zynq_design_controlsubsystemIP_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'controlsubsystemIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/71ce/hdl/controlsubsystemIP.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'controlsubsystemIP' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/71ce/hdl/controlsubsystemIP.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_controlsubsystemIP_0_0' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/synth/zynq_design_controlsubsystemIP_0_0.vhd:85]
WARNING: [Synth 8-7129] Port s05_axi_awprot[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[0] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[31] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[30] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[29] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[28] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[27] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[26] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[25] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[24] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[23] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[22] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[21] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[20] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[19] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[18] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[17] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[16] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[15] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[14] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[13] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[12] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[11] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[10] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[9] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[8] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[7] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[6] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[5] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[4] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[3] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[3] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[0] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[0] in module controlsubsystemIP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.277 ; gain = 577.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.277 ; gain = 577.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.277 ; gain = 577.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1281.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1327.699 ; gain = 0.551
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1327.699 ; gain = 624.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1327.699 ; gain = 624.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1327.699 ; gain = 624.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1327.699 ; gain = 624.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port s05_axi_awprot[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[0] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[31] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[30] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[29] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[28] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[27] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[26] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[25] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[24] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[23] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[22] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[21] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[20] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[19] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[18] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[17] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[16] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[15] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[14] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[13] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[12] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[11] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[10] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[9] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[8] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[7] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[6] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[5] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[4] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[3] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[3] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[0] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[0] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1327.973 ; gain = 624.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1474.172 ; gain = 770.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1474.172 ; gain = 770.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1483.766 ; gain = 780.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     2|
|5     |LUT5 |     1|
|6     |LUT6 |     4|
|7     |FDRE |     8|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1700.512 ; gain = 950.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1700.512 ; gain = 996.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1700.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1700.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f0b9ee66
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1700.512 ; gain = 1203.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1700.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1/zynq_design_controlsubsystemIP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zynq_design_controlsubsystemIP_0_0, cache-ID = 43509d12ee727e49
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1700.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1/zynq_design_controlsubsystemIP_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_design_controlsubsystemIP_0_0_utilization_synth.rpt -pb zynq_design_controlsubsystemIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 12:54:46 2025...
