0.6
2019.2
Nov  6 2019
21:42:20
/home/anthony/Documents/PhilosophyV/philosophy_v_001/philosophy_v_001.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/isa/rv32i/funct_defines.h,1580940924,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h,1581360969,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/alu/alu.v,1580941490,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/control/alu_decoder/alu_decoder.v,/home/anthony/Documents/PhilosophyV/src/modules/alu/alu_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/alu/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control_unit/command_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h,alu,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/decoder.v,1581087817,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/registers/doubleRegister.v,,decoder,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux2.v,1581129360,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux4.v,,mux2,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux4.v,1581130525,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v,,mux4,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/alu_decoder/alu_decoder.v,1581108054,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/decoder.v,/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/isa/rv32i/funct_defines.h,alu_decoder,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h,1581352896,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_src_defines.h,1581353044,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/control_state_defines.h,1581359980,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/main_controller.v,1581387399,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux2.v,/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_src_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/control_state_defines.h,main_controller,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/memory/synth_dual_port_memory.v,1581031532,verilog,,/home/anthony/Documents/PhilosophyV/src/modules_tb/philv_core/run_phil_v_core.v,/home/anthony/Documents/PhilosophyV/src/modules/memory/synth_dual_port_memory_defines.h,synth_dual_port_memory,,,../../../../../src/isa/rv32i;../../../../../src/modules/control_unit/command_signals;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/memory/synth_dual_port_memory_defines.h,1580843244,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.h,1581035066,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v,1581388477,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/registers/register.v,/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control_unit/command_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.h;/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/philv_core/program_count_defines.h,philosophy_v_core,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/philv_core/program_count_defines.h,1581388128,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/registers/doubleRegister.v,1581091130,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/main_controller.v,,doubleRegister,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/registers/register.v,1581035407,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/registers/registerFile.v,,register,,,../../../../../src/isa/rv32i;../../../../../src/modules/control_unit/command_signals;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/registers/registerFile.v,1581107658,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/memory/synth_dual_port_memory.v,,registerFile,,,../../../../../src/isa/rv32i;../../../../../src/modules/control_unit/command_signals;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/alu/alu_tb.v,1580943053,verilog,,,/home/anthony/Documents/PhilosophyV/src/modules/alu/alu_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/alu/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control_unit/command_signals/alu_funct_defines.h,alu_test,,,../../../../../src/isa/rv32i;../../../../../src/modules/control_unit/command_signals;../../../../../src/modules/memory,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/mux/mux4_tb.v,1581130452,verilog,,,,mux4_tb,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/philv_core/run_phil_v_core.v,1581108401,verilog,,,,run_philv_core,,,../../../../../src/isa/rv32i;../../../../../src/modules/control_unit/command_signals;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
