.include "macros.inc"
.file "controller.c"

# 0x00000000 - 0x000016F4
.text
.balign 4

.fn HSD_PadGetRawQueueCount, global
/* 00000000 00000040  7C 08 02 A6 */	mflr r0
/* 00000004 00000044  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000008 00000048  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 0000000C 0000004C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 00000010 00000050  48 00 00 01 */	bl OSDisableInterrupts
/* 00000014 00000054  3C 80 00 00 */	lis r4, HSD_PadLibData@ha
/* 00000018 00000058  38 84 00 00 */	addi r4, r4, HSD_PadLibData@l
/* 0000001C 0000005C  8B E4 00 03 */	lbz r31, 0x3(r4)
/* 00000020 00000060  48 00 00 01 */	bl OSRestoreInterrupts
/* 00000024 00000064  7F E3 FB 78 */	mr r3, r31
/* 00000028 00000068  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 0000002C 0000006C  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 00000030 00000070  38 21 00 18 */	addi r1, r1, 0x18
/* 00000034 00000074  7C 08 03 A6 */	mtlr r0
/* 00000038 00000078  4E 80 00 20 */	blr
.endfn HSD_PadGetRawQueueCount

.fn HSD_PadGetResetSwitch, global
/* 0000003C 0000007C  3C 60 00 00 */	lis r3, HSD_PadLibData@ha
/* 00000040 00000080  38 63 00 00 */	addi r3, r3, HSD_PadLibData@l
/* 00000044 00000084  88 03 00 2B */	lbz r0, 0x2b(r3)
/* 00000048 00000088  28 00 00 00 */	cmplwi r0, 0x0
/* 0000004C 0000008C  41 82 00 0C */	beq .L_00000058
/* 00000050 00000090  38 60 00 01 */	li r3, 0x1
/* 00000054 00000094  4E 80 00 20 */	blr
.L_00000058:
/* 00000058 00000098  38 60 00 00 */	li r3, 0x0
/* 0000005C 0000009C  4E 80 00 20 */	blr
.endfn HSD_PadGetResetSwitch

.fn HSD_PadRenewRawStatus, global
/* 00000060 000000A0  7C 08 02 A6 */	mflr r0
/* 00000064 000000A4  3C 80 00 00 */	lis r4, HSD_PadLibData@ha
/* 00000068 000000A8  90 01 00 04 */	stw r0, 0x4(r1)
/* 0000006C 000000AC  94 21 FF 98 */	stwu r1, -0x68(r1)
/* 00000070 000000B0  93 E1 00 64 */	stw r31, 0x64(r1)
/* 00000074 000000B4  3B E4 00 00 */	addi r31, r4, HSD_PadLibData@l
/* 00000078 000000B8  93 C1 00 60 */	stw r30, 0x60(r1)
/* 0000007C 000000BC  3B C3 00 00 */	addi r30, r3, 0x0
/* 00000080 000000C0  48 00 00 01 */	bl HSD_PadRumbleInterpret
/* 00000084 000000C4  38 61 00 2C */	addi r3, r1, 0x2c
/* 00000088 000000C8  48 00 00 01 */	bl PADRead
/* 0000008C 000000CC  2C 1E 00 00 */	cmpwi r30, 0x0
/* 00000090 000000D0  41 82 00 5C */	beq .L_000000EC
/* 00000094 000000D4  88 01 00 36 */	lbz r0, 0x36(r1)
/* 00000098 000000D8  38 61 00 2C */	addi r3, r1, 0x2c
/* 0000009C 000000DC  38 80 00 00 */	li r4, 0x0
/* 000000A0 000000E0  7C 00 07 75 */	extsb. r0, r0
/* 000000A4 000000E4  41 82 00 40 */	beq .L_000000E4
/* 000000A8 000000E8  88 03 00 16 */	lbz r0, 0x16(r3)
/* 000000AC 000000EC  38 80 00 01 */	li r4, 0x1
/* 000000B0 000000F0  38 63 00 0C */	addi r3, r3, 0xc
/* 000000B4 000000F4  7C 00 07 75 */	extsb. r0, r0
/* 000000B8 000000F8  41 82 00 2C */	beq .L_000000E4
/* 000000BC 000000FC  88 03 00 16 */	lbz r0, 0x16(r3)
/* 000000C0 00000100  38 80 00 02 */	li r4, 0x2
/* 000000C4 00000104  38 63 00 0C */	addi r3, r3, 0xc
/* 000000C8 00000108  7C 00 07 75 */	extsb. r0, r0
/* 000000CC 0000010C  41 82 00 18 */	beq .L_000000E4
/* 000000D0 00000110  88 03 00 16 */	lbz r0, 0x16(r3)
/* 000000D4 00000114  38 80 00 03 */	li r4, 0x3
/* 000000D8 00000118  7C 00 07 75 */	extsb. r0, r0
/* 000000DC 0000011C  41 82 00 08 */	beq .L_000000E4
/* 000000E0 00000120  38 80 00 04 */	li r4, 0x4
.L_000000E4:
/* 000000E4 00000124  2C 04 00 04 */	cmpwi r4, 0x4
/* 000000E8 00000128  41 82 02 68 */	beq .L_00000350
.L_000000EC:
/* 000000EC 0000012C  88 1F 00 02 */	lbz r0, 0x2(r31)
/* 000000F0 00000130  88 9F 00 03 */	lbz r4, 0x3(r31)
/* 000000F4 00000134  88 BF 00 00 */	lbz r5, 0x0(r31)
/* 000000F8 00000138  1C 00 00 30 */	mulli r0, r0, 0x30
/* 000000FC 0000013C  80 7F 00 08 */	lwz r3, 0x8(r31)
/* 00000100 00000140  7C 04 28 40 */	cmplw r4, r5
/* 00000104 00000144  7C 63 02 14 */	add r3, r3, r0
/* 00000108 00000148  40 82 01 04 */	bne .L_0000020C
/* 0000010C 0000014C  88 1F 00 04 */	lbz r0, 0x4(r31)
/* 00000110 00000150  2C 00 00 01 */	cmpwi r0, 0x1
/* 00000114 00000154  41 82 00 DC */	beq .L_000001F0
/* 00000118 00000158  40 80 00 10 */	bge .L_00000128
/* 0000011C 0000015C  2C 00 00 00 */	cmpwi r0, 0x0
/* 00000120 00000160  40 80 00 14 */	bge .L_00000134
/* 00000124 00000164  48 00 00 F0 */	b .L_00000214
.L_00000128:
/* 00000128 00000168  2C 00 00 03 */	cmpwi r0, 0x3
/* 0000012C 0000016C  40 80 00 E8 */	bge .L_00000214
/* 00000130 00000170  48 00 01 60 */	b .L_00000290
.L_00000134:
/* 00000134 00000174  88 9F 00 01 */	lbz r4, 0x1(r31)
/* 00000138 00000178  38 84 00 01 */	addi r4, r4, 0x1
/* 0000013C 0000017C  7C 04 2B D6 */	divw r0, r4, r5
/* 00000140 00000180  7C 00 29 D6 */	mullw r0, r0, r5
/* 00000144 00000184  7C 00 20 50 */	subf r0, r0, r4
/* 00000148 00000188  98 1F 00 01 */	stb r0, 0x1(r31)
/* 0000014C 0000018C  88 9F 00 01 */	lbz r4, 0x1(r31)
/* 00000150 00000190  88 1F 00 00 */	lbz r0, 0x0(r31)
/* 00000154 00000194  1C 84 00 30 */	mulli r4, r4, 0x30
/* 00000158 00000198  80 BF 00 08 */	lwz r5, 0x8(r31)
/* 0000015C 0000019C  28 00 00 01 */	cmplwi r0, 0x1
/* 00000160 000001A0  7C A5 22 14 */	add r5, r5, r4
/* 00000164 000001A4  41 82 00 48 */	beq .L_000001AC
/* 00000168 000001A8  A0 83 00 00 */	lhz r4, 0x0(r3)
/* 0000016C 000001AC  A0 05 00 00 */	lhz r0, 0x0(r5)
/* 00000170 000001B0  7C 80 03 78 */	or r0, r4, r0
/* 00000174 000001B4  B0 05 00 00 */	sth r0, 0x0(r5)
/* 00000178 000001B8  A0 83 00 0C */	lhz r4, 0xc(r3)
/* 0000017C 000001BC  A0 05 00 0C */	lhz r0, 0xc(r5)
/* 00000180 000001C0  7C 80 03 78 */	or r0, r4, r0
/* 00000184 000001C4  B0 05 00 0C */	sth r0, 0xc(r5)
/* 00000188 000001C8  A0 83 00 18 */	lhz r4, 0x18(r3)
/* 0000018C 000001CC  A0 05 00 18 */	lhz r0, 0x18(r5)
/* 00000190 000001D0  7C 80 03 78 */	or r0, r4, r0
/* 00000194 000001D4  B0 05 00 18 */	sth r0, 0x18(r5)
/* 00000198 000001D8  A0 83 00 24 */	lhz r4, 0x24(r3)
/* 0000019C 000001DC  A0 05 00 24 */	lhz r0, 0x24(r5)
/* 000001A0 000001E0  7C 80 03 78 */	or r0, r4, r0
/* 000001A4 000001E4  B0 05 00 24 */	sth r0, 0x24(r5)
/* 000001A8 000001E8  48 00 00 6C */	b .L_00000214
.L_000001AC:
/* 000001AC 000001EC  A0 81 00 2C */	lhz r4, 0x2c(r1)
/* 000001B0 000001F0  A0 05 00 00 */	lhz r0, 0x0(r5)
/* 000001B4 000001F4  7C 80 03 78 */	or r0, r4, r0
/* 000001B8 000001F8  B0 01 00 2C */	sth r0, 0x2c(r1)
/* 000001BC 000001FC  A0 81 00 38 */	lhz r4, 0x38(r1)
/* 000001C0 00000200  A0 05 00 0C */	lhz r0, 0xc(r5)
/* 000001C4 00000204  7C 80 03 78 */	or r0, r4, r0
/* 000001C8 00000208  B0 01 00 38 */	sth r0, 0x38(r1)
/* 000001CC 0000020C  A0 81 00 44 */	lhz r4, 0x44(r1)
/* 000001D0 00000210  A0 05 00 18 */	lhz r0, 0x18(r5)
/* 000001D4 00000214  7C 80 03 78 */	or r0, r4, r0
/* 000001D8 00000218  B0 01 00 44 */	sth r0, 0x44(r1)
/* 000001DC 0000021C  A0 81 00 50 */	lhz r4, 0x50(r1)
/* 000001E0 00000220  A0 05 00 24 */	lhz r0, 0x24(r5)
/* 000001E4 00000224  7C 80 03 78 */	or r0, r4, r0
/* 000001E8 00000228  B0 01 00 50 */	sth r0, 0x50(r1)
/* 000001EC 0000022C  48 00 00 28 */	b .L_00000214
.L_000001F0:
/* 000001F0 00000230  88 9F 00 01 */	lbz r4, 0x1(r31)
/* 000001F4 00000234  38 84 00 01 */	addi r4, r4, 0x1
/* 000001F8 00000238  7C 04 2B D6 */	divw r0, r4, r5
/* 000001FC 0000023C  7C 00 29 D6 */	mullw r0, r0, r5
/* 00000200 00000240  7C 00 20 50 */	subf r0, r0, r4
/* 00000204 00000244  98 1F 00 01 */	stb r0, 0x1(r31)
/* 00000208 00000248  48 00 00 0C */	b .L_00000214
.L_0000020C:
/* 0000020C 0000024C  38 04 00 01 */	addi r0, r4, 0x1
/* 00000210 00000250  98 1F 00 03 */	stb r0, 0x3(r31)
.L_00000214:
/* 00000214 00000254  80 81 00 2C */	lwz r4, 0x2c(r1)
/* 00000218 00000258  80 01 00 30 */	lwz r0, 0x30(r1)
/* 0000021C 0000025C  90 83 00 00 */	stw r4, 0x0(r3)
/* 00000220 00000260  90 03 00 04 */	stw r0, 0x4(r3)
/* 00000224 00000264  80 81 00 34 */	lwz r4, 0x34(r1)
/* 00000228 00000268  80 01 00 38 */	lwz r0, 0x38(r1)
/* 0000022C 0000026C  90 83 00 08 */	stw r4, 0x8(r3)
/* 00000230 00000270  90 03 00 0C */	stw r0, 0xc(r3)
/* 00000234 00000274  80 81 00 3C */	lwz r4, 0x3c(r1)
/* 00000238 00000278  80 01 00 40 */	lwz r0, 0x40(r1)
/* 0000023C 0000027C  90 83 00 10 */	stw r4, 0x10(r3)
/* 00000240 00000280  90 03 00 14 */	stw r0, 0x14(r3)
/* 00000244 00000284  80 81 00 44 */	lwz r4, 0x44(r1)
/* 00000248 00000288  80 01 00 48 */	lwz r0, 0x48(r1)
/* 0000024C 0000028C  90 83 00 18 */	stw r4, 0x18(r3)
/* 00000250 00000290  90 03 00 1C */	stw r0, 0x1c(r3)
/* 00000254 00000294  80 81 00 4C */	lwz r4, 0x4c(r1)
/* 00000258 00000298  80 01 00 50 */	lwz r0, 0x50(r1)
/* 0000025C 0000029C  90 83 00 20 */	stw r4, 0x20(r3)
/* 00000260 000002A0  90 03 00 24 */	stw r0, 0x24(r3)
/* 00000264 000002A4  80 81 00 54 */	lwz r4, 0x54(r1)
/* 00000268 000002A8  80 01 00 58 */	lwz r0, 0x58(r1)
/* 0000026C 000002AC  90 83 00 28 */	stw r4, 0x28(r3)
/* 00000270 000002B0  90 03 00 2C */	stw r0, 0x2c(r3)
/* 00000274 000002B4  88 9F 00 02 */	lbz r4, 0x2(r31)
/* 00000278 000002B8  88 7F 00 00 */	lbz r3, 0x0(r31)
/* 0000027C 000002BC  38 84 00 01 */	addi r4, r4, 0x1
/* 00000280 000002C0  7C 04 1B D6 */	divw r0, r4, r3
/* 00000284 000002C4  7C 00 19 D6 */	mullw r0, r0, r3
/* 00000288 000002C8  7C 00 20 50 */	subf r0, r0, r4
/* 0000028C 000002CC  98 1F 00 02 */	stb r0, 0x2(r31)
.L_00000290:
/* 00000290 000002D0  88 01 00 36 */	lbz r0, 0x36(r1)
/* 00000294 000002D4  3C 60 00 00 */	lis r3, pad_bit@ha
/* 00000298 000002D8  38 A1 00 2C */	addi r5, r1, 0x2c
/* 0000029C 000002DC  7C 00 07 74 */	extsb r0, r0
/* 000002A0 000002E0  2C 00 FF FF */	cmpwi r0, -0x1
/* 000002A4 000002E4  38 83 00 00 */	addi r4, r3, pad_bit@l
/* 000002A8 000002E8  38 60 00 00 */	li r3, 0x0
/* 000002AC 000002EC  40 82 00 08 */	bne .L_000002B4
/* 000002B0 000002F0  80 64 00 00 */	lwz r3, 0x0(r4)
.L_000002B4:
/* 000002B4 000002F4  88 05 00 16 */	lbz r0, 0x16(r5)
/* 000002B8 000002F8  38 84 00 04 */	addi r4, r4, 0x4
/* 000002BC 000002FC  38 A5 00 0C */	addi r5, r5, 0xc
/* 000002C0 00000300  7C 00 07 74 */	extsb r0, r0
/* 000002C4 00000304  2C 00 FF FF */	cmpwi r0, -0x1
/* 000002C8 00000308  40 82 00 0C */	bne .L_000002D4
/* 000002CC 0000030C  80 04 00 00 */	lwz r0, 0x0(r4)
/* 000002D0 00000310  7C 63 03 78 */	or r3, r3, r0
.L_000002D4:
/* 000002D4 00000314  88 05 00 16 */	lbz r0, 0x16(r5)
/* 000002D8 00000318  38 A5 00 0C */	addi r5, r5, 0xc
/* 000002DC 0000031C  38 84 00 04 */	addi r4, r4, 0x4
/* 000002E0 00000320  7C 00 07 74 */	extsb r0, r0
/* 000002E4 00000324  2C 00 FF FF */	cmpwi r0, -0x1
/* 000002E8 00000328  40 82 00 0C */	bne .L_000002F4
/* 000002EC 0000032C  80 04 00 00 */	lwz r0, 0x0(r4)
/* 000002F0 00000330  7C 63 03 78 */	or r3, r3, r0
.L_000002F4:
/* 000002F4 00000334  88 05 00 16 */	lbz r0, 0x16(r5)
/* 000002F8 00000338  38 84 00 04 */	addi r4, r4, 0x4
/* 000002FC 0000033C  7C 00 07 74 */	extsb r0, r0
/* 00000300 00000340  2C 00 FF FF */	cmpwi r0, -0x1
/* 00000304 00000344  40 82 00 0C */	bne .L_00000310
/* 00000308 00000348  80 04 00 00 */	lwz r0, 0x0(r4)
/* 0000030C 0000034C  7C 63 03 78 */	or r3, r3, r0
.L_00000310:
/* 00000310 00000350  28 03 00 00 */	cmplwi r3, 0x0
/* 00000314 00000354  41 82 00 08 */	beq .L_0000031C
/* 00000318 00000358  48 00 00 01 */	bl PADReset
.L_0000031C:
/* 0000031C 0000035C  48 00 00 01 */	bl OSGetResetSwitchState
/* 00000320 00000360  2C 03 00 00 */	cmpwi r3, 0x0
/* 00000324 00000364  41 82 00 10 */	beq .L_00000334
/* 00000328 00000368  38 00 00 01 */	li r0, 0x1
/* 0000032C 0000036C  98 1F 00 2A */	stb r0, 0x2a(r31)
/* 00000330 00000370  48 00 00 20 */	b .L_00000350
.L_00000334:
/* 00000334 00000374  88 1F 00 2A */	lbz r0, 0x2a(r31)
/* 00000338 00000378  28 00 00 00 */	cmplwi r0, 0x0
/* 0000033C 0000037C  41 82 00 14 */	beq .L_00000350
/* 00000340 00000380  38 00 00 01 */	li r0, 0x1
/* 00000344 00000384  98 1F 00 2B */	stb r0, 0x2b(r31)
/* 00000348 00000388  38 00 00 00 */	li r0, 0x0
/* 0000034C 0000038C  98 1F 00 2A */	stb r0, 0x2a(r31)
.L_00000350:
/* 00000350 00000390  80 01 00 6C */	lwz r0, 0x6c(r1)
/* 00000354 00000394  83 E1 00 64 */	lwz r31, 0x64(r1)
/* 00000358 00000398  83 C1 00 60 */	lwz r30, 0x60(r1)
/* 0000035C 0000039C  38 21 00 68 */	addi r1, r1, 0x68
/* 00000360 000003A0  7C 08 03 A6 */	mtlr r0
/* 00000364 000003A4  4E 80 00 20 */	blr
.endfn HSD_PadRenewRawStatus

.fn HSD_Controller_80376D04, global
/* 00000368 000003A8  7C 08 02 A6 */	mflr r0
/* 0000036C 000003AC  3C 80 00 00 */	lis r4, HSD_PadLibData@ha
/* 00000370 000003B0  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000374 000003B4  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 00000378 000003B8  93 E1 00 24 */	stw r31, 0x24(r1)
/* 0000037C 000003BC  3B E4 00 00 */	addi r31, r4, HSD_PadLibData@l
/* 00000380 000003C0  93 C1 00 20 */	stw r30, 0x20(r1)
/* 00000384 000003C4  3B C3 00 00 */	addi r30, r3, 0x0
/* 00000388 000003C8  48 00 00 01 */	bl OSDisableInterrupts
/* 0000038C 000003CC  2C 1E 00 01 */	cmpwi r30, 0x1
/* 00000390 000003D0  41 82 00 B8 */	beq .L_00000448
/* 00000394 000003D4  40 80 00 10 */	bge .L_000003A4
/* 00000398 000003D8  2C 1E 00 00 */	cmpwi r30, 0x0
/* 0000039C 000003DC  40 80 00 9C */	bge .L_00000438
/* 000003A0 000003E0  48 00 00 F0 */	b .L_00000490
.L_000003A4:
/* 000003A4 000003E4  2C 1E 00 03 */	cmpwi r30, 0x3
/* 000003A8 000003E8  40 80 00 E8 */	bge .L_00000490
/* 000003AC 000003EC  48 00 00 B0 */	b .L_0000045C
/* 000003B0 000003F0  48 00 00 88 */	b .L_00000438
.L_000003B4:
/* 000003B4 000003F4  88 FF 00 01 */	lbz r7, 0x1(r31)
/* 000003B8 000003F8  88 9F 00 00 */	lbz r4, 0x0(r31)
/* 000003BC 000003FC  38 A7 00 01 */	addi r5, r7, 0x1
/* 000003C0 00000400  80 DF 00 08 */	lwz r6, 0x8(r31)
/* 000003C4 00000404  7C 05 23 D6 */	divw r0, r5, r4
/* 000003C8 00000408  7C 00 21 D6 */	mullw r0, r0, r4
/* 000003CC 0000040C  7C 00 28 50 */	subf r0, r0, r5
/* 000003D0 00000410  98 1F 00 01 */	stb r0, 0x1(r31)
/* 000003D4 00000414  1C 87 00 30 */	mulli r4, r7, 0x30
/* 000003D8 00000418  88 1F 00 01 */	lbz r0, 0x1(r31)
/* 000003DC 0000041C  7C C6 22 14 */	add r6, r6, r4
/* 000003E0 00000420  80 BF 00 08 */	lwz r5, 0x8(r31)
/* 000003E4 00000424  1C 00 00 30 */	mulli r0, r0, 0x30
/* 000003E8 00000428  A0 86 00 00 */	lhz r4, 0x0(r6)
/* 000003EC 0000042C  7C A5 02 14 */	add r5, r5, r0
/* 000003F0 00000430  A0 05 00 00 */	lhz r0, 0x0(r5)
/* 000003F4 00000434  7C 80 03 78 */	or r0, r4, r0
/* 000003F8 00000438  B0 05 00 00 */	sth r0, 0x0(r5)
/* 000003FC 0000043C  A0 86 00 0C */	lhz r4, 0xc(r6)
/* 00000400 00000440  A0 05 00 0C */	lhz r0, 0xc(r5)
/* 00000404 00000444  7C 80 03 78 */	or r0, r4, r0
/* 00000408 00000448  B0 05 00 0C */	sth r0, 0xc(r5)
/* 0000040C 0000044C  A0 86 00 18 */	lhz r4, 0x18(r6)
/* 00000410 00000450  A0 05 00 18 */	lhz r0, 0x18(r5)
/* 00000414 00000454  7C 80 03 78 */	or r0, r4, r0
/* 00000418 00000458  B0 05 00 18 */	sth r0, 0x18(r5)
/* 0000041C 0000045C  A0 86 00 24 */	lhz r4, 0x24(r6)
/* 00000420 00000460  A0 05 00 24 */	lhz r0, 0x24(r5)
/* 00000424 00000464  7C 80 03 78 */	or r0, r4, r0
/* 00000428 00000468  B0 05 00 24 */	sth r0, 0x24(r5)
/* 0000042C 0000046C  88 9F 00 03 */	lbz r4, 0x3(r31)
/* 00000430 00000470  38 04 FF FF */	subi r0, r4, 0x1
/* 00000434 00000474  98 1F 00 03 */	stb r0, 0x3(r31)
.L_00000438:
/* 00000438 00000478  88 1F 00 03 */	lbz r0, 0x3(r31)
/* 0000043C 0000047C  28 00 00 01 */	cmplwi r0, 0x1
/* 00000440 00000480  41 81 FF 74 */	bgt .L_000003B4
/* 00000444 00000484  48 00 00 4C */	b .L_00000490
.L_00000448:
/* 00000448 00000488  88 9F 00 02 */	lbz r4, 0x2(r31)
/* 0000044C 0000048C  38 00 00 00 */	li r0, 0x0
/* 00000450 00000490  98 9F 00 01 */	stb r4, 0x1(r31)
/* 00000454 00000494  98 1F 00 03 */	stb r0, 0x3(r31)
/* 00000458 00000498  48 00 00 38 */	b .L_00000490
.L_0000045C:
/* 0000045C 0000049C  88 1F 00 03 */	lbz r0, 0x3(r31)
/* 00000460 000004A0  28 00 00 01 */	cmplwi r0, 0x1
/* 00000464 000004A4  40 81 00 2C */	ble .L_00000490
/* 00000468 000004A8  88 9F 00 02 */	lbz r4, 0x2(r31)
/* 0000046C 000004AC  28 04 00 00 */	cmplwi r4, 0x0
/* 00000470 000004B0  41 82 00 0C */	beq .L_0000047C
/* 00000474 000004B4  38 04 FF FF */	subi r0, r4, 0x1
/* 00000478 000004B8  48 00 00 0C */	b .L_00000484
.L_0000047C:
/* 0000047C 000004BC  88 9F 00 00 */	lbz r4, 0x0(r31)
/* 00000480 000004C0  38 04 FF FF */	subi r0, r4, 0x1
.L_00000484:
/* 00000484 000004C4  98 1F 00 01 */	stb r0, 0x1(r31)
/* 00000488 000004C8  38 00 00 01 */	li r0, 0x1
/* 0000048C 000004CC  98 1F 00 03 */	stb r0, 0x3(r31)
.L_00000490:
/* 00000490 000004D0  48 00 00 01 */	bl OSRestoreInterrupts
/* 00000494 000004D4  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 00000498 000004D8  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 0000049C 000004DC  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 000004A0 000004E0  38 21 00 28 */	addi r1, r1, 0x28
/* 000004A4 000004E4  7C 08 03 A6 */	mtlr r0
/* 000004A8 000004E8  4E 80 00 20 */	blr
.endfn HSD_Controller_80376D04

.fn HSD_PadClampCheck1, global
/* 000004AC 000004EC  88 E3 00 00 */	lbz r7, 0x0(r3)
/* 000004B0 000004F0  54 A0 06 3E */	clrlwi r0, r5, 24
/* 000004B4 000004F4  7C 07 00 40 */	cmplw r7, r0
/* 000004B8 000004F8  40 80 00 10 */	bge .L_000004C8
/* 000004BC 000004FC  38 00 00 00 */	li r0, 0x0
/* 000004C0 00000500  98 03 00 00 */	stb r0, 0x0(r3)
/* 000004C4 00000504  4E 80 00 20 */	blr
.L_000004C8:
/* 000004C8 00000508  54 C0 06 3E */	clrlwi r0, r6, 24
/* 000004CC 0000050C  7C 07 00 40 */	cmplw r7, r0
/* 000004D0 00000510  40 81 00 08 */	ble .L_000004D8
/* 000004D4 00000514  98 C3 00 00 */	stb r6, 0x0(r3)
.L_000004D8:
/* 000004D8 00000518  54 80 06 3E */	clrlwi r0, r4, 24
/* 000004DC 0000051C  28 00 00 01 */	cmplwi r0, 0x1
/* 000004E0 00000520  4C 82 00 20 */	bnelr
/* 000004E4 00000524  88 03 00 00 */	lbz r0, 0x0(r3)
/* 000004E8 00000528  7C 05 00 50 */	subf r0, r5, r0
/* 000004EC 0000052C  98 03 00 00 */	stb r0, 0x0(r3)
/* 000004F0 00000530  4E 80 00 20 */	blr
.endfn HSD_PadClampCheck1

.fn HSD_PadClampCheck3, global
/* 000004F4 00000534  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 000004F8 00000538  3D 00 43 30 */	lis r8, 0x4330
/* 000004FC 0000053C  88 03 00 00 */	lbz r0, 0x0(r3)
/* 00000500 00000540  89 44 00 00 */	lbz r10, 0x0(r4)
/* 00000504 00000544  7C 00 07 74 */	extsb r0, r0
/* 00000508 00000548  C8 A0 00 00 */	lfd f5, HSD_Controller_804DE5D0@sda21(r0)
/* 0000050C 0000054C  6C 09 80 00 */	xoris r9, r0, 0x8000
/* 00000510 00000550  C0 00 00 00 */	lfs f0, HSD_Controller_804DE5B0@sda21(r0)
/* 00000514 00000554  7D 40 07 74 */	extsb r0, r10
/* 00000518 00000558  91 21 00 6C */	stw r9, 0x6c(r1)
/* 0000051C 0000055C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000520 00000560  91 21 00 64 */	stw r9, 0x64(r1)
/* 00000524 00000564  90 01 00 5C */	stw r0, 0x5c(r1)
/* 00000528 00000568  90 01 00 54 */	stw r0, 0x54(r1)
/* 0000052C 0000056C  91 01 00 68 */	stw r8, 0x68(r1)
/* 00000530 00000570  91 01 00 60 */	stw r8, 0x60(r1)
/* 00000534 00000574  C8 41 00 68 */	lfd f2, 0x68(r1)
/* 00000538 00000578  C8 21 00 60 */	lfd f1, 0x60(r1)
/* 0000053C 0000057C  91 01 00 58 */	stw r8, 0x58(r1)
/* 00000540 00000580  EC 82 28 28 */	fsubs f4, f2, f5
/* 00000544 00000584  EC 61 28 28 */	fsubs f3, f1, f5
/* 00000548 00000588  91 01 00 50 */	stw r8, 0x50(r1)
/* 0000054C 0000058C  C8 41 00 58 */	lfd f2, 0x58(r1)
/* 00000550 00000590  C8 21 00 50 */	lfd f1, 0x50(r1)
/* 00000554 00000594  EC 64 00 F2 */	fmuls f3, f4, f3
/* 00000558 00000598  EC 42 28 28 */	fsubs f2, f2, f5
/* 0000055C 0000059C  EC 21 28 28 */	fsubs f1, f1, f5
/* 00000560 000005A0  EC 22 00 72 */	fmuls f1, f2, f1
/* 00000564 000005A4  EC 83 08 2A */	fadds f4, f3, f1
/* 00000568 000005A8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 0000056C 000005AC  40 81 00 50 */	ble .L_000005BC
/* 00000570 000005B0  FC 20 20 34 */	frsqrte f1, f4
/* 00000574 000005B4  C8 60 00 00 */	lfd f3, HSD_Controller_804DE5B8@sda21(r0)
/* 00000578 000005B8  C8 40 00 00 */	lfd f2, HSD_Controller_804DE5C0@sda21(r0)
/* 0000057C 000005BC  FC 01 00 72 */	fmul f0, f1, f1
/* 00000580 000005C0  FC 23 00 72 */	fmul f1, f3, f1
/* 00000584 000005C4  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 00000588 000005C8  FC 21 00 32 */	fmul f1, f1, f0
/* 0000058C 000005CC  FC 01 00 72 */	fmul f0, f1, f1
/* 00000590 000005D0  FC 23 00 72 */	fmul f1, f3, f1
/* 00000594 000005D4  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 00000598 000005D8  FC 21 00 32 */	fmul f1, f1, f0
/* 0000059C 000005DC  FC 01 00 72 */	fmul f0, f1, f1
/* 000005A0 000005E0  FC 23 00 72 */	fmul f1, f3, f1
/* 000005A4 000005E4  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 000005A8 000005E8  FC 01 00 32 */	fmul f0, f1, f0
/* 000005AC 000005EC  FC 04 00 32 */	fmul f0, f4, f0
/* 000005B0 000005F0  FC 00 00 18 */	frsp f0, f0
/* 000005B4 000005F4  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 000005B8 000005F8  C0 81 00 18 */	lfs f4, 0x18(r1)
.L_000005BC:
/* 000005BC 000005FC  7C C0 07 74 */	extsb r0, r6
/* 000005C0 00000600  C8 A0 00 00 */	lfd f5, HSD_Controller_804DE5D0@sda21(r0)
/* 000005C4 00000604  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 000005C8 00000608  90 01 00 54 */	stw r0, 0x54(r1)
/* 000005CC 0000060C  3D 00 43 30 */	lis r8, 0x4330
/* 000005D0 00000610  91 01 00 50 */	stw r8, 0x50(r1)
/* 000005D4 00000614  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 000005D8 00000618  EC 00 28 28 */	fsubs f0, f0, f5
/* 000005DC 0000061C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 000005E0 00000620  40 80 00 14 */	bge .L_000005F4
/* 000005E4 00000624  38 00 00 00 */	li r0, 0x0
/* 000005E8 00000628  98 04 00 00 */	stb r0, 0x0(r4)
/* 000005EC 0000062C  98 03 00 00 */	stb r0, 0x0(r3)
/* 000005F0 00000630  48 00 02 40 */	b .L_00000830
.L_000005F4:
/* 000005F4 00000634  7C E0 07 74 */	extsb r0, r7
/* 000005F8 00000638  6C 07 80 00 */	xoris r7, r0, 0x8000
/* 000005FC 0000063C  90 E1 00 54 */	stw r7, 0x54(r1)
/* 00000600 00000640  91 01 00 50 */	stw r8, 0x50(r1)
/* 00000604 00000644  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 00000608 00000648  EC 00 28 28 */	fsubs f0, f0, f5
/* 0000060C 0000064C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 00000610 00000650  40 81 01 48 */	ble .L_00000758
/* 00000614 00000654  88 03 00 00 */	lbz r0, 0x0(r3)
/* 00000618 00000658  90 E1 00 5C */	stw r7, 0x5c(r1)
/* 0000061C 0000065C  7C 00 07 74 */	extsb r0, r0
/* 00000620 00000660  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000624 00000664  91 01 00 58 */	stw r8, 0x58(r1)
/* 00000628 00000668  90 01 00 54 */	stw r0, 0x54(r1)
/* 0000062C 0000066C  C8 01 00 58 */	lfd f0, 0x58(r1)
/* 00000630 00000670  91 01 00 50 */	stw r8, 0x50(r1)
/* 00000634 00000674  EC 00 28 28 */	fsubs f0, f0, f5
/* 00000638 00000678  C8 21 00 50 */	lfd f1, 0x50(r1)
/* 0000063C 0000067C  90 E1 00 4C */	stw r7, 0x4c(r1)
/* 00000640 00000680  EC 21 28 28 */	fsubs f1, f1, f5
/* 00000644 00000684  91 01 00 48 */	stw r8, 0x48(r1)
/* 00000648 00000688  EC 21 00 32 */	fmuls f1, f1, f0
/* 0000064C 0000068C  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 00000650 00000690  EC 00 28 28 */	fsubs f0, f0, f5
/* 00000654 00000694  EC 21 20 24 */	fdivs f1, f1, f4
/* 00000658 00000698  FC 20 08 1E */	fctiwz f1, f1
/* 0000065C 0000069C  D8 21 00 60 */	stfd f1, 0x60(r1)
/* 00000660 000006A0  80 01 00 64 */	lwz r0, 0x64(r1)
/* 00000664 000006A4  98 03 00 00 */	stb r0, 0x0(r3)
/* 00000668 000006A8  88 04 00 00 */	lbz r0, 0x0(r4)
/* 0000066C 000006AC  7C 00 07 74 */	extsb r0, r0
/* 00000670 000006B0  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000674 000006B4  90 01 00 6C */	stw r0, 0x6c(r1)
/* 00000678 000006B8  91 01 00 68 */	stw r8, 0x68(r1)
/* 0000067C 000006BC  C8 21 00 68 */	lfd f1, 0x68(r1)
/* 00000680 000006C0  EC 21 28 28 */	fsubs f1, f1, f5
/* 00000684 000006C4  EC 01 00 32 */	fmuls f0, f1, f0
/* 00000688 000006C8  EC 00 20 24 */	fdivs f0, f0, f4
/* 0000068C 000006CC  FC 00 00 1E */	fctiwz f0, f0
/* 00000690 000006D0  D8 01 00 40 */	stfd f0, 0x40(r1)
/* 00000694 000006D4  80 01 00 44 */	lwz r0, 0x44(r1)
/* 00000698 000006D8  98 04 00 00 */	stb r0, 0x0(r4)
/* 0000069C 000006DC  88 03 00 00 */	lbz r0, 0x0(r3)
/* 000006A0 000006E0  89 24 00 00 */	lbz r9, 0x0(r4)
/* 000006A4 000006E4  7C 00 07 74 */	extsb r0, r0
/* 000006A8 000006E8  C0 00 00 00 */	lfs f0, HSD_Controller_804DE5B0@sda21(r0)
/* 000006AC 000006EC  6C 07 80 00 */	xoris r7, r0, 0x8000
/* 000006B0 000006F0  7D 20 07 74 */	extsb r0, r9
/* 000006B4 000006F4  90 E1 00 3C */	stw r7, 0x3c(r1)
/* 000006B8 000006F8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 000006BC 000006FC  90 E1 00 34 */	stw r7, 0x34(r1)
/* 000006C0 00000700  90 01 00 2C */	stw r0, 0x2c(r1)
/* 000006C4 00000704  90 01 00 24 */	stw r0, 0x24(r1)
/* 000006C8 00000708  91 01 00 38 */	stw r8, 0x38(r1)
/* 000006CC 0000070C  91 01 00 30 */	stw r8, 0x30(r1)
/* 000006D0 00000710  C8 41 00 38 */	lfd f2, 0x38(r1)
/* 000006D4 00000714  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 000006D8 00000718  91 01 00 28 */	stw r8, 0x28(r1)
/* 000006DC 0000071C  EC 82 28 28 */	fsubs f4, f2, f5
/* 000006E0 00000720  EC 61 28 28 */	fsubs f3, f1, f5
/* 000006E4 00000724  91 01 00 20 */	stw r8, 0x20(r1)
/* 000006E8 00000728  C8 41 00 28 */	lfd f2, 0x28(r1)
/* 000006EC 0000072C  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 000006F0 00000730  EC 64 00 F2 */	fmuls f3, f4, f3
/* 000006F4 00000734  EC 42 28 28 */	fsubs f2, f2, f5
/* 000006F8 00000738  EC 21 28 28 */	fsubs f1, f1, f5
/* 000006FC 0000073C  EC 22 00 72 */	fmuls f1, f2, f1
/* 00000700 00000740  EC 83 08 2A */	fadds f4, f3, f1
/* 00000704 00000744  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 00000708 00000748  40 81 00 50 */	ble .L_00000758
/* 0000070C 0000074C  FC 20 20 34 */	frsqrte f1, f4
/* 00000710 00000750  C8 60 00 00 */	lfd f3, HSD_Controller_804DE5B8@sda21(r0)
/* 00000714 00000754  C8 40 00 00 */	lfd f2, HSD_Controller_804DE5C0@sda21(r0)
/* 00000718 00000758  FC 01 00 72 */	fmul f0, f1, f1
/* 0000071C 0000075C  FC 23 00 72 */	fmul f1, f3, f1
/* 00000720 00000760  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 00000724 00000764  FC 21 00 32 */	fmul f1, f1, f0
/* 00000728 00000768  FC 01 00 72 */	fmul f0, f1, f1
/* 0000072C 0000076C  FC 23 00 72 */	fmul f1, f3, f1
/* 00000730 00000770  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 00000734 00000774  FC 21 00 32 */	fmul f1, f1, f0
/* 00000738 00000778  FC 01 00 72 */	fmul f0, f1, f1
/* 0000073C 0000077C  FC 23 00 72 */	fmul f1, f3, f1
/* 00000740 00000780  FC 04 10 3C */	fnmsub f0, f4, f0, f2
/* 00000744 00000784  FC 01 00 32 */	fmul f0, f1, f0
/* 00000748 00000788  FC 04 00 32 */	fmul f0, f4, f0
/* 0000074C 0000078C  FC 00 00 18 */	frsp f0, f0
/* 00000750 00000790  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 00000754 00000794  C0 81 00 14 */	lfs f4, 0x14(r1)
.L_00000758:
/* 00000758 00000798  54 A0 06 3E */	clrlwi r0, r5, 24
/* 0000075C 0000079C  28 00 00 01 */	cmplwi r0, 0x1
/* 00000760 000007A0  40 82 00 D0 */	bne .L_00000830
/* 00000764 000007A4  C0 00 00 00 */	lfs f0, HSD_Controller_804DE5C8@sda21(r0)
/* 00000768 000007A8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 0000076C 000007AC  40 81 00 C4 */	ble .L_00000830
/* 00000770 000007B0  88 A3 00 00 */	lbz r5, 0x0(r3)
/* 00000774 000007B4  7C C0 07 74 */	extsb r0, r6
/* 00000778 000007B8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 0000077C 000007BC  C8 60 00 00 */	lfd f3, HSD_Controller_804DE5D0@sda21(r0)
/* 00000780 000007C0  7C A5 07 74 */	extsb r5, r5
/* 00000784 000007C4  6C A6 80 00 */	xoris r6, r5, 0x8000
/* 00000788 000007C8  90 01 00 34 */	stw r0, 0x34(r1)
/* 0000078C 000007CC  3C A0 43 30 */	lis r5, 0x4330
/* 00000790 000007D0  90 C1 00 2C */	stw r6, 0x2c(r1)
/* 00000794 000007D4  90 A1 00 28 */	stw r5, 0x28(r1)
/* 00000798 000007D8  90 A1 00 30 */	stw r5, 0x30(r1)
/* 0000079C 000007DC  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 000007A0 000007E0  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 000007A4 000007E4  EC 21 18 28 */	fsubs f1, f1, f3
/* 000007A8 000007E8  90 C1 00 24 */	stw r6, 0x24(r1)
/* 000007AC 000007EC  EC 00 18 28 */	fsubs f0, f0, f3
/* 000007B0 000007F0  90 A1 00 20 */	stw r5, 0x20(r1)
/* 000007B4 000007F4  EC 01 00 32 */	fmuls f0, f1, f0
/* 000007B8 000007F8  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 000007BC 000007FC  90 01 00 54 */	stw r0, 0x54(r1)
/* 000007C0 00000800  EC 41 18 28 */	fsubs f2, f1, f3
/* 000007C4 00000804  EC 20 20 24 */	fdivs f1, f0, f4
/* 000007C8 00000808  90 A1 00 50 */	stw r5, 0x50(r1)
/* 000007CC 0000080C  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 000007D0 00000810  EC 22 08 28 */	fsubs f1, f2, f1
/* 000007D4 00000814  EC 00 18 28 */	fsubs f0, f0, f3
/* 000007D8 00000818  FC 20 08 1E */	fctiwz f1, f1
/* 000007DC 0000081C  D8 21 00 38 */	stfd f1, 0x38(r1)
/* 000007E0 00000820  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 000007E4 00000824  98 03 00 00 */	stb r0, 0x0(r3)
/* 000007E8 00000828  88 04 00 00 */	lbz r0, 0x0(r4)
/* 000007EC 0000082C  7C 00 07 74 */	extsb r0, r0
/* 000007F0 00000830  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 000007F4 00000834  90 01 00 4C */	stw r0, 0x4c(r1)
/* 000007F8 00000838  90 A1 00 48 */	stw r5, 0x48(r1)
/* 000007FC 0000083C  C8 21 00 48 */	lfd f1, 0x48(r1)
/* 00000800 00000840  90 01 00 44 */	stw r0, 0x44(r1)
/* 00000804 00000844  EC 21 18 28 */	fsubs f1, f1, f3
/* 00000808 00000848  90 A1 00 40 */	stw r5, 0x40(r1)
/* 0000080C 0000084C  EC 01 00 32 */	fmuls f0, f1, f0
/* 00000810 00000850  C8 21 00 40 */	lfd f1, 0x40(r1)
/* 00000814 00000854  EC 21 18 28 */	fsubs f1, f1, f3
/* 00000818 00000858  EC 00 20 24 */	fdivs f0, f0, f4
/* 0000081C 0000085C  EC 01 00 28 */	fsubs f0, f1, f0
/* 00000820 00000860  FC 00 00 1E */	fctiwz f0, f0
/* 00000824 00000864  D8 01 00 58 */	stfd f0, 0x58(r1)
/* 00000828 00000868  80 01 00 5C */	lwz r0, 0x5c(r1)
/* 0000082C 0000086C  98 04 00 00 */	stb r0, 0x0(r4)
.L_00000830:
/* 00000830 00000870  38 21 00 70 */	addi r1, r1, 0x70
/* 00000834 00000874  4E 80 00 20 */	blr
.endfn HSD_PadClampCheck3

.fn HSD_PadADConvertCheck1, global
/* 00000838 00000878  7C 08 02 A6 */	mflr r0
/* 0000083C 0000087C  7C 8B 07 74 */	extsb r11, r4
/* 00000840 00000880  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000844 00000884  7C A0 07 74 */	extsb r0, r5
/* 00000848 00000888  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 0000084C 0000088C  94 21 FF 88 */	stwu r1, -0x78(r1)
/* 00000850 00000890  6D 6B 80 00 */	xoris r11, r11, 0x8000
/* 00000854 00000894  3D 40 43 30 */	lis r10, 0x4330
/* 00000858 00000898  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 0000085C 0000089C  3D 80 00 00 */	lis r12, HSD_PadLibData@ha
/* 00000860 000008A0  BF 41 00 58 */	stmw r26, 0x58(r1)
/* 00000864 000008A4  3B 63 00 00 */	addi r27, r3, 0x0
/* 00000868 000008A8  3B 86 00 00 */	addi r28, r6, 0x0
/* 0000086C 000008AC  90 01 00 44 */	stw r0, 0x44(r1)
/* 00000870 000008B0  7C FD 3B 78 */	mr r29, r7
/* 00000874 000008B4  7D 1E 43 78 */	mr r30, r8
/* 00000878 000008B8  90 01 00 3C */	stw r0, 0x3c(r1)
/* 0000087C 000008BC  7D 3F 4B 78 */	mr r31, r9
/* 00000880 000008C0  3B 4C 00 00 */	addi r26, r12, HSD_PadLibData@l
/* 00000884 000008C4  91 41 00 40 */	stw r10, 0x40(r1)
/* 00000888 000008C8  91 41 00 38 */	stw r10, 0x38(r1)
/* 0000088C 000008CC  C8 80 00 00 */	lfd f4, HSD_Controller_804DE5D0@sda21(r0)
/* 00000890 000008D0  C8 41 00 40 */	lfd f2, 0x40(r1)
/* 00000894 000008D4  C8 21 00 38 */	lfd f1, 0x38(r1)
/* 00000898 000008D8  91 61 00 54 */	stw r11, 0x54(r1)
/* 0000089C 000008DC  EC 42 20 28 */	fsubs f2, f2, f4
/* 000008A0 000008E0  EC 21 20 28 */	fsubs f1, f1, f4
/* 000008A4 000008E4  C0 00 00 00 */	lfs f0, HSD_Controller_804DE5B0@sda21(r0)
/* 000008A8 000008E8  91 61 00 4C */	stw r11, 0x4c(r1)
/* 000008AC 000008EC  91 41 00 50 */	stw r10, 0x50(r1)
/* 000008B0 000008F0  EC 22 00 72 */	fmuls f1, f2, f1
/* 000008B4 000008F4  91 41 00 48 */	stw r10, 0x48(r1)
/* 000008B8 000008F8  C8 61 00 50 */	lfd f3, 0x50(r1)
/* 000008BC 000008FC  C8 41 00 48 */	lfd f2, 0x48(r1)
/* 000008C0 00000900  EC 63 20 28 */	fsubs f3, f3, f4
/* 000008C4 00000904  EC 42 20 28 */	fsubs f2, f2, f4
/* 000008C8 00000908  EF E3 08 BA */	fmadds f31, f3, f2, f1
/* 000008CC 0000090C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 000008D0 00000910  40 81 00 50 */	ble .L_00000920
/* 000008D4 00000914  FC 20 F8 34 */	frsqrte f1, f31
/* 000008D8 00000918  C8 60 00 00 */	lfd f3, HSD_Controller_804DE5B8@sda21(r0)
/* 000008DC 0000091C  C8 40 00 00 */	lfd f2, HSD_Controller_804DE5C0@sda21(r0)
/* 000008E0 00000920  FC 01 00 72 */	fmul f0, f1, f1
/* 000008E4 00000924  FC 23 00 72 */	fmul f1, f3, f1
/* 000008E8 00000928  FC 1F 10 3C */	fnmsub f0, f31, f0, f2
/* 000008EC 0000092C  FC 21 00 32 */	fmul f1, f1, f0
/* 000008F0 00000930  FC 01 00 72 */	fmul f0, f1, f1
/* 000008F4 00000934  FC 23 00 72 */	fmul f1, f3, f1
/* 000008F8 00000938  FC 1F 10 3C */	fnmsub f0, f31, f0, f2
/* 000008FC 0000093C  FC 21 00 32 */	fmul f1, f1, f0
/* 00000900 00000940  FC 01 00 72 */	fmul f0, f1, f1
/* 00000904 00000944  FC 23 00 72 */	fmul f1, f3, f1
/* 00000908 00000948  FC 1F 10 3C */	fnmsub f0, f31, f0, f2
/* 0000090C 0000094C  FC 01 00 32 */	fmul f0, f1, f0
/* 00000910 00000950  FC 1F 00 32 */	fmul f0, f31, f0
/* 00000914 00000954  FC 00 00 18 */	frsp f0, f0
/* 00000918 00000958  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 0000091C 0000095C  C3 E1 00 30 */	lfs f31, 0x30(r1)
.L_00000920:
/* 00000920 00000960  7C 80 07 74 */	extsb r0, r4
/* 00000924 00000964  C8 40 00 00 */	lfd f2, HSD_Controller_804DE5D0@sda21(r0)
/* 00000928 00000968  6C 04 80 00 */	xoris r4, r0, 0x8000
/* 0000092C 0000096C  C8 00 00 00 */	lfd f0, HSD_Controller_804DE5D8@sda21(r0)
/* 00000930 00000970  90 81 00 3C */	stw r4, 0x3c(r1)
/* 00000934 00000974  3C 60 43 30 */	lis r3, 0x4330
/* 00000938 00000978  90 61 00 38 */	stw r3, 0x38(r1)
/* 0000093C 0000097C  C8 21 00 38 */	lfd f1, 0x38(r1)
/* 00000940 00000980  FC 21 10 28 */	fsub f1, f1, f2
/* 00000944 00000984  FC 20 0A 10 */	fabs f1, f1
/* 00000948 00000988  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 0000094C 0000098C  40 82 00 20 */	bne .L_0000096C
/* 00000950 00000990  7C A0 07 75 */	extsb. r0, r5
/* 00000954 00000994  41 80 00 0C */	blt .L_00000960
/* 00000958 00000998  C8 00 00 00 */	lfd f0, HSD_Controller_804DE5E0@sda21(r0)
/* 0000095C 0000099C  48 00 00 08 */	b .L_00000964
.L_00000960:
/* 00000960 000009A0  C8 00 00 00 */	lfd f0, HSD_Controller_804DE5E8@sda21(r0)
.L_00000964:
/* 00000964 000009A4  FC 20 00 18 */	frsp f1, f0
/* 00000968 000009A8  48 00 00 30 */	b .L_00000998
.L_0000096C:
/* 0000096C 000009AC  7C A0 07 74 */	extsb r0, r5
/* 00000970 000009B0  90 81 00 44 */	stw r4, 0x44(r1)
/* 00000974 000009B4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000978 000009B8  90 01 00 3C */	stw r0, 0x3c(r1)
/* 0000097C 000009BC  90 61 00 38 */	stw r3, 0x38(r1)
/* 00000980 000009C0  90 61 00 40 */	stw r3, 0x40(r1)
/* 00000984 000009C4  C8 21 00 38 */	lfd f1, 0x38(r1)
/* 00000988 000009C8  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 0000098C 000009CC  EC 21 10 28 */	fsubs f1, f1, f2
/* 00000990 000009D0  EC 40 10 28 */	fsubs f2, f0, f2
/* 00000994 000009D4  48 00 00 01 */	bl atan2f
.L_00000998:
/* 00000998 000009D8  88 7A 00 15 */	lbz r3, 0x15(r26)
/* 0000099C 000009DC  3C 00 43 30 */	lis r0, 0x4330
/* 000009A0 000009E0  C8 40 00 00 */	lfd f2, HSD_Controller_804DE5D0@sda21(r0)
/* 000009A4 000009E4  7C 63 07 74 */	extsb r3, r3
/* 000009A8 000009E8  C0 60 00 00 */	lfs f3, HSD_Controller_804DE5F0@sda21(r0)
/* 000009AC 000009EC  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 000009B0 000009F0  C0 1A 00 18 */	lfs f0, 0x18(r26)
/* 000009B4 000009F4  90 61 00 3C */	stw r3, 0x3c(r1)
/* 000009B8 000009F8  EC 63 00 32 */	fmuls f3, f3, f0
/* 000009BC 000009FC  90 01 00 38 */	stw r0, 0x38(r1)
/* 000009C0 00000A00  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 000009C4 00000A04  EC 00 10 28 */	fsubs f0, f0, f2
/* 000009C8 00000A08  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 000009CC 00000A0C  41 80 00 D0 */	blt .L_00000A9C
/* 000009D0 00000A10  C8 00 00 00 */	lfd f0, HSD_Controller_804DE5F8@sda21(r0)
/* 000009D4 00000A14  FC 00 18 2A */	fadd f0, f0, f3
/* 000009D8 00000A18  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 000009DC 00000A1C  40 80 00 10 */	bge .L_000009EC
/* 000009E0 00000A20  80 1B 00 00 */	lwz r0, 0x0(r27)
/* 000009E4 00000A24  7C 00 F3 78 */	or r0, r0, r30
/* 000009E8 00000A28  90 1B 00 00 */	stw r0, 0x0(r27)
.L_000009EC:
/* 000009EC 00000A2C  C8 00 00 00 */	lfd f0, HSD_Controller_804DE5F8@sda21(r0)
/* 000009F0 00000A30  FC 00 18 28 */	fsub f0, f0, f3
/* 000009F4 00000A34  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 000009F8 00000A38  4C 41 13 82 */	cror eq, gt, eq
/* 000009FC 00000A3C  40 82 00 24 */	bne .L_00000A20
/* 00000A00 00000A40  C8 00 00 00 */	lfd f0, HSD_Controller_804DE600@sda21(r0)
/* 00000A04 00000A44  FC 00 18 2A */	fadd f0, f0, f3
/* 00000A08 00000A48  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 00000A0C 00000A4C  4C 40 13 82 */	cror eq, lt, eq
/* 00000A10 00000A50  40 82 00 10 */	bne .L_00000A20
/* 00000A14 00000A54  80 1B 00 00 */	lwz r0, 0x0(r27)
/* 00000A18 00000A58  7C 00 EB 78 */	or r0, r0, r29
/* 00000A1C 00000A5C  90 1B 00 00 */	stw r0, 0x0(r27)
.L_00000A20:
/* 00000A20 00000A60  C8 00 00 00 */	lfd f0, HSD_Controller_804DE600@sda21(r0)
/* 00000A24 00000A64  FC 00 18 28 */	fsub f0, f0, f3
/* 00000A28 00000A68  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 00000A2C 00000A6C  40 81 00 20 */	ble .L_00000A4C
/* 00000A30 00000A70  C8 00 00 00 */	lfd f0, HSD_Controller_804DE608@sda21(r0)
/* 00000A34 00000A74  FC 00 18 2A */	fadd f0, f0, f3
/* 00000A38 00000A78  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 00000A3C 00000A7C  40 80 00 10 */	bge .L_00000A4C
/* 00000A40 00000A80  80 1B 00 00 */	lwz r0, 0x0(r27)
/* 00000A44 00000A84  7C 00 FB 78 */	or r0, r0, r31
/* 00000A48 00000A88  90 1B 00 00 */	stw r0, 0x0(r27)
.L_00000A4C:
/* 00000A4C 00000A8C  C8 00 00 00 */	lfd f0, HSD_Controller_804DE608@sda21(r0)
/* 00000A50 00000A90  FC 00 18 28 */	fsub f0, f0, f3
/* 00000A54 00000A94  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 00000A58 00000A98  4C 41 13 82 */	cror eq, gt, eq
/* 00000A5C 00000A9C  40 82 00 24 */	bne .L_00000A80
/* 00000A60 00000AA0  C8 00 00 00 */	lfd f0, HSD_Controller_804DE610@sda21(r0)
/* 00000A64 00000AA4  FC 00 18 2A */	fadd f0, f0, f3
/* 00000A68 00000AA8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 00000A6C 00000AAC  4C 40 13 82 */	cror eq, lt, eq
/* 00000A70 00000AB0  40 82 00 10 */	bne .L_00000A80
/* 00000A74 00000AB4  80 1B 00 00 */	lwz r0, 0x0(r27)
/* 00000A78 00000AB8  7C 00 E3 78 */	or r0, r0, r28
/* 00000A7C 00000ABC  90 1B 00 00 */	stw r0, 0x0(r27)
.L_00000A80:
/* 00000A80 00000AC0  C8 00 00 00 */	lfd f0, HSD_Controller_804DE610@sda21(r0)
/* 00000A84 00000AC4  FC 00 18 28 */	fsub f0, f0, f3
/* 00000A88 00000AC8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 00000A8C 00000ACC  40 81 00 10 */	ble .L_00000A9C
/* 00000A90 00000AD0  80 1B 00 00 */	lwz r0, 0x0(r27)
/* 00000A94 00000AD4  7C 00 F3 78 */	or r0, r0, r30
/* 00000A98 00000AD8  90 1B 00 00 */	stw r0, 0x0(r27)
.L_00000A9C:
/* 00000A9C 00000ADC  BB 41 00 58 */	lmw r26, 0x58(r1)
/* 00000AA0 00000AE0  80 01 00 7C */	lwz r0, 0x7c(r1)
/* 00000AA4 00000AE4  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 00000AA8 00000AE8  38 21 00 78 */	addi r1, r1, 0x78
/* 00000AAC 00000AEC  7C 08 03 A6 */	mtlr r0
/* 00000AB0 00000AF0  4E 80 00 20 */	blr
.endfn HSD_PadADConvertCheck1

.fn HSD_PadCrossDir, global
/* 00000AB4 00000AF4  3C 80 00 00 */	lis r4, HSD_PadLibData@ha
/* 00000AB8 00000AF8  38 84 00 00 */	addi r4, r4, HSD_PadLibData@l
/* 00000ABC 00000AFC  88 04 00 29 */	lbz r0, 0x29(r4)
/* 00000AC0 00000B00  2C 00 00 02 */	cmpwi r0, 0x2
/* 00000AC4 00000B04  41 82 00 3C */	beq .L_00000B00
/* 00000AC8 00000B08  40 80 00 14 */	bge .L_00000ADC
/* 00000ACC 00000B0C  2C 00 00 00 */	cmpwi r0, 0x0
/* 00000AD0 00000B10  4D 82 00 20 */	beqlr
/* 00000AD4 00000B14  40 80 00 14 */	bge .L_00000AE8
/* 00000AD8 00000B18  4E 80 00 20 */	blr
.L_00000ADC:
/* 00000ADC 00000B1C  2C 00 00 04 */	cmpwi r0, 0x4
/* 00000AE0 00000B20  4C 80 00 20 */	bgelr
/* 00000AE4 00000B24  48 00 00 34 */	b .L_00000B18
.L_00000AE8:
/* 00000AE8 00000B28  80 83 00 00 */	lwz r4, 0x0(r3)
/* 00000AEC 00000B2C  54 80 07 3B */	rlwinm. r0, r4, 0, 28, 29
/* 00000AF0 00000B30  4D 82 00 20 */	beqlr
/* 00000AF4 00000B34  54 80 00 3A */	clrrwi r0, r4, 2
/* 00000AF8 00000B38  90 03 00 00 */	stw r0, 0x0(r3)
/* 00000AFC 00000B3C  4E 80 00 20 */	blr
.L_00000B00:
/* 00000B00 00000B40  80 83 00 00 */	lwz r4, 0x0(r3)
/* 00000B04 00000B44  54 80 07 BF */	clrlwi. r0, r4, 30
/* 00000B08 00000B48  4D 82 00 20 */	beqlr
/* 00000B0C 00000B4C  54 80 07 B6 */	rlwinm r0, r4, 0, 30, 27
/* 00000B10 00000B50  90 03 00 00 */	stw r0, 0x0(r3)
/* 00000B14 00000B54  4E 80 00 20 */	blr
.L_00000B18:
/* 00000B18 00000B58  80 83 00 00 */	lwz r4, 0x0(r3)
/* 00000B1C 00000B5C  54 80 07 3B */	rlwinm. r0, r4, 0, 28, 29
/* 00000B20 00000B60  41 82 00 3C */	beq .L_00000B5C
/* 00000B24 00000B64  54 80 07 BF */	clrlwi. r0, r4, 30
/* 00000B28 00000B68  41 82 00 28 */	beq .L_00000B50
/* 00000B2C 00000B6C  88 03 00 40 */	lbz r0, 0x40(r3)
/* 00000B30 00000B70  28 00 00 01 */	cmplwi r0, 0x1
/* 00000B34 00000B74  40 82 00 10 */	bne .L_00000B44
/* 00000B38 00000B78  54 80 00 3A */	clrrwi r0, r4, 2
/* 00000B3C 00000B7C  90 03 00 00 */	stw r0, 0x0(r3)
/* 00000B40 00000B80  4E 80 00 20 */	blr
.L_00000B44:
/* 00000B44 00000B84  54 80 07 B6 */	rlwinm r0, r4, 0, 30, 27
/* 00000B48 00000B88  90 03 00 00 */	stw r0, 0x0(r3)
/* 00000B4C 00000B8C  4E 80 00 20 */	blr
.L_00000B50:
/* 00000B50 00000B90  38 00 00 01 */	li r0, 0x1
/* 00000B54 00000B94  98 03 00 40 */	stb r0, 0x40(r3)
/* 00000B58 00000B98  4E 80 00 20 */	blr
.L_00000B5C:
/* 00000B5C 00000B9C  54 80 07 BF */	clrlwi. r0, r4, 30
/* 00000B60 00000BA0  4D 82 00 20 */	beqlr
/* 00000B64 00000BA4  38 00 00 02 */	li r0, 0x2
/* 00000B68 00000BA8  98 03 00 40 */	stb r0, 0x40(r3)
/* 00000B6C 00000BAC  4E 80 00 20 */	blr
.endfn HSD_PadCrossDir

.fn HSD_PadRenewMasterStatus, global
/* 00000B70 00000BB0  7C 08 02 A6 */	mflr r0
/* 00000B74 00000BB4  3C 60 00 00 */	lis r3, HSD_PadLibData@ha
/* 00000B78 00000BB8  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000B7C 00000BBC  94 21 FF 28 */	stwu r1, -0xd8(r1)
/* 00000B80 00000BC0  DB E1 00 D0 */	stfd f31, 0xd0(r1)
/* 00000B84 00000BC4  DB C1 00 C8 */	stfd f30, 0xc8(r1)
/* 00000B88 00000BC8  DB A1 00 C0 */	stfd f29, 0xc0(r1)
/* 00000B8C 00000BCC  BE E1 00 9C */	stmw r23, 0x9c(r1)
/* 00000B90 00000BD0  3B C3 00 00 */	addi r30, r3, HSD_PadLibData@l
/* 00000B94 00000BD4  3B 5E 00 34 */	addi r26, r30, 0x34
/* 00000B98 00000BD8  48 00 00 01 */	bl OSDisableInterrupts
/* 00000B9C 00000BDC  88 1E 00 03 */	lbz r0, 0x3(r30)
/* 00000BA0 00000BE0  3A E3 00 00 */	addi r23, r3, 0x0
/* 00000BA4 00000BE4  28 00 00 00 */	cmplwi r0, 0x0
/* 00000BA8 00000BE8  41 82 04 54 */	beq .L_00000FFC
/* 00000BAC 00000BEC  88 DE 00 01 */	lbz r6, 0x1(r30)
/* 00000BB0 00000BF0  3B BE 00 26 */	addi r29, r30, 0x26
/* 00000BB4 00000BF4  88 7E 00 00 */	lbz r3, 0x0(r30)
/* 00000BB8 00000BF8  3B 9E 00 27 */	addi r28, r30, 0x27
/* 00000BBC 00000BFC  38 86 00 01 */	addi r4, r6, 0x1
/* 00000BC0 00000C00  7C 04 1B D6 */	divw r0, r4, r3
/* 00000BC4 00000C04  80 BE 00 08 */	lwz r5, 0x8(r30)
/* 00000BC8 00000C08  7C 00 19 D6 */	mullw r0, r0, r3
/* 00000BCC 00000C0C  7C 00 20 50 */	subf r0, r0, r4
/* 00000BD0 00000C10  98 1E 00 01 */	stb r0, 0x1(r30)
/* 00000BD4 00000C14  1C 06 00 30 */	mulli r0, r6, 0x30
/* 00000BD8 00000C18  88 7E 00 03 */	lbz r3, 0x3(r30)
/* 00000BDC 00000C1C  7F 25 02 14 */	add r25, r5, r0
/* 00000BE0 00000C20  38 03 FF FF */	subi r0, r3, 0x1
/* 00000BE4 00000C24  98 1E 00 03 */	stb r0, 0x3(r30)
/* 00000BE8 00000C28  3B 7E 00 28 */	addi r27, r30, 0x28
/* 00000BEC 00000C2C  3B 00 00 00 */	li r24, 0x0
/* 00000BF0 00000C30  CB C0 00 00 */	lfd f30, HSD_Controller_804DE5D0@sda21(r0)
/* 00000BF4 00000C34  3F E0 43 30 */	lis r31, 0x4330
/* 00000BF8 00000C38  CB E0 00 00 */	lfd f31, HSD_Controller_804DE618@sda21(r0)
/* 00000BFC 00000C3C  C3 A0 00 00 */	lfs f29, HSD_Controller_804DE5B0@sda21(r0)
.L_00000C00:
/* 00000C00 00000C40  80 1A 00 00 */	lwz r0, 0x0(r26)
/* 00000C04 00000C44  90 1A 00 04 */	stw r0, 0x4(r26)
/* 00000C08 00000C48  88 19 00 0A */	lbz r0, 0xa(r25)
/* 00000C0C 00000C4C  98 1A 00 41 */	stb r0, 0x41(r26)
/* 00000C10 00000C50  88 7A 00 41 */	lbz r3, 0x41(r26)
/* 00000C14 00000C54  7C 60 07 75 */	extsb. r0, r3
/* 00000C18 00000C58  40 82 02 F8 */	bne .L_00000F10
/* 00000C1C 00000C5C  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 00000C20 00000C60  90 1A 00 00 */	stw r0, 0x0(r26)
/* 00000C24 00000C64  88 19 00 02 */	lbz r0, 0x2(r25)
/* 00000C28 00000C68  98 1A 00 18 */	stb r0, 0x18(r26)
/* 00000C2C 00000C6C  88 19 00 03 */	lbz r0, 0x3(r25)
/* 00000C30 00000C70  98 1A 00 19 */	stb r0, 0x19(r26)
/* 00000C34 00000C74  88 19 00 04 */	lbz r0, 0x4(r25)
/* 00000C38 00000C78  98 1A 00 1A */	stb r0, 0x1a(r26)
/* 00000C3C 00000C7C  88 19 00 05 */	lbz r0, 0x5(r25)
/* 00000C40 00000C80  98 1A 00 1B */	stb r0, 0x1b(r26)
/* 00000C44 00000C84  88 19 00 06 */	lbz r0, 0x6(r25)
/* 00000C48 00000C88  98 1A 00 1C */	stb r0, 0x1c(r26)
/* 00000C4C 00000C8C  88 19 00 07 */	lbz r0, 0x7(r25)
/* 00000C50 00000C90  98 1A 00 1D */	stb r0, 0x1d(r26)
/* 00000C54 00000C94  88 19 00 08 */	lbz r0, 0x8(r25)
/* 00000C58 00000C98  98 1A 00 1E */	stb r0, 0x1e(r26)
/* 00000C5C 00000C9C  88 19 00 09 */	lbz r0, 0x9(r25)
/* 00000C60 00000CA0  98 1A 00 1F */	stb r0, 0x1f(r26)
/* 00000C64 00000CA4  88 1E 00 1C */	lbz r0, 0x1c(r30)
/* 00000C68 00000CA8  2C 00 00 00 */	cmpwi r0, 0x0
/* 00000C6C 00000CAC  41 82 00 08 */	beq .L_00000C74
/* 00000C70 00000CB0  48 00 00 34 */	b .L_00000CA4
.L_00000C74:
/* 00000C74 00000CB4  88 BE 00 1D */	lbz r5, 0x1d(r30)
/* 00000C78 00000CB8  38 7A 00 18 */	addi r3, r26, 0x18
/* 00000C7C 00000CBC  88 DE 00 1F */	lbz r6, 0x1f(r30)
/* 00000C80 00000CC0  38 9A 00 19 */	addi r4, r26, 0x19
/* 00000C84 00000CC4  88 FE 00 1E */	lbz r7, 0x1e(r30)
/* 00000C88 00000CC8  48 00 00 01 */	bl HSD_PadClampCheck3
/* 00000C8C 00000CCC  88 BE 00 1D */	lbz r5, 0x1d(r30)
/* 00000C90 00000CD0  38 7A 00 1A */	addi r3, r26, 0x1a
/* 00000C94 00000CD4  88 DE 00 1F */	lbz r6, 0x1f(r30)
/* 00000C98 00000CD8  38 9A 00 1B */	addi r4, r26, 0x1b
/* 00000C9C 00000CDC  88 FE 00 1E */	lbz r7, 0x1e(r30)
/* 00000CA0 00000CE0  48 00 00 01 */	bl HSD_PadClampCheck3
.L_00000CA4:
/* 00000CA4 00000CE4  88 9E 00 20 */	lbz r4, 0x20(r30)
/* 00000CA8 00000CE8  38 7A 00 1C */	addi r3, r26, 0x1c
/* 00000CAC 00000CEC  88 BE 00 22 */	lbz r5, 0x22(r30)
/* 00000CB0 00000CF0  88 DE 00 21 */	lbz r6, 0x21(r30)
/* 00000CB4 00000CF4  48 00 00 01 */	bl HSD_PadClampCheck1
/* 00000CB8 00000CF8  88 9E 00 20 */	lbz r4, 0x20(r30)
/* 00000CBC 00000CFC  38 7A 00 1D */	addi r3, r26, 0x1d
/* 00000CC0 00000D00  88 BE 00 22 */	lbz r5, 0x22(r30)
/* 00000CC4 00000D04  88 DE 00 21 */	lbz r6, 0x21(r30)
/* 00000CC8 00000D08  48 00 00 01 */	bl HSD_PadClampCheck1
/* 00000CCC 00000D0C  88 9E 00 23 */	lbz r4, 0x23(r30)
/* 00000CD0 00000D10  38 7A 00 1E */	addi r3, r26, 0x1e
/* 00000CD4 00000D14  88 BE 00 25 */	lbz r5, 0x25(r30)
/* 00000CD8 00000D18  88 DE 00 24 */	lbz r6, 0x24(r30)
/* 00000CDC 00000D1C  48 00 00 01 */	bl HSD_PadClampCheck1
/* 00000CE0 00000D20  88 9E 00 23 */	lbz r4, 0x23(r30)
/* 00000CE4 00000D24  38 7A 00 1F */	addi r3, r26, 0x1f
/* 00000CE8 00000D28  88 BE 00 25 */	lbz r5, 0x25(r30)
/* 00000CEC 00000D2C  88 DE 00 24 */	lbz r6, 0x24(r30)
/* 00000CF0 00000D30  48 00 00 01 */	bl HSD_PadClampCheck1
/* 00000CF4 00000D34  88 1E 00 14 */	lbz r0, 0x14(r30)
/* 00000CF8 00000D38  2C 00 00 00 */	cmpwi r0, 0x0
/* 00000CFC 00000D3C  41 82 00 08 */	beq .L_00000D04
/* 00000D00 00000D40  48 00 00 44 */	b .L_00000D44
.L_00000D04:
/* 00000D04 00000D44  88 9A 00 18 */	lbz r4, 0x18(r26)
/* 00000D08 00000D48  7F 43 D3 78 */	mr r3, r26
/* 00000D0C 00000D4C  88 BA 00 19 */	lbz r5, 0x19(r26)
/* 00000D10 00000D50  3C C0 00 01 */	lis r6, 0x1
/* 00000D14 00000D54  3C E0 00 02 */	lis r7, 0x2
/* 00000D18 00000D58  3D 00 00 04 */	lis r8, 0x4
/* 00000D1C 00000D5C  3D 20 00 08 */	lis r9, 0x8
/* 00000D20 00000D60  48 00 00 01 */	bl HSD_PadADConvertCheck1
/* 00000D24 00000D64  88 9A 00 1A */	lbz r4, 0x1a(r26)
/* 00000D28 00000D68  7F 43 D3 78 */	mr r3, r26
/* 00000D2C 00000D6C  88 BA 00 1B */	lbz r5, 0x1b(r26)
/* 00000D30 00000D70  3C C0 00 10 */	lis r6, 0x10
/* 00000D34 00000D74  3C E0 00 20 */	lis r7, 0x20
/* 00000D38 00000D78  3D 00 00 40 */	lis r8, 0x40
/* 00000D3C 00000D7C  3D 20 00 80 */	lis r9, 0x80
/* 00000D40 00000D80  48 00 00 01 */	bl HSD_PadADConvertCheck1
.L_00000D44:
/* 00000D44 00000D84  88 7A 00 18 */	lbz r3, 0x18(r26)
/* 00000D48 00000D88  88 1D 00 00 */	lbz r0, 0x0(r29)
/* 00000D4C 00000D8C  7C 63 07 74 */	extsb r3, r3
/* 00000D50 00000D90  7C 00 07 74 */	extsb r0, r0
/* 00000D54 00000D94  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 00000D58 00000D98  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000D5C 00000D9C  90 61 00 94 */	stw r3, 0x94(r1)
/* 00000D60 00000DA0  90 01 00 8C */	stw r0, 0x8c(r1)
/* 00000D64 00000DA4  93 E1 00 90 */	stw r31, 0x90(r1)
/* 00000D68 00000DA8  93 E1 00 88 */	stw r31, 0x88(r1)
/* 00000D6C 00000DAC  C8 21 00 90 */	lfd f1, 0x90(r1)
/* 00000D70 00000DB0  C8 01 00 88 */	lfd f0, 0x88(r1)
/* 00000D74 00000DB4  EC 21 F0 28 */	fsubs f1, f1, f30
/* 00000D78 00000DB8  EC 00 F0 28 */	fsubs f0, f0, f30
/* 00000D7C 00000DBC  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000D80 00000DC0  D0 1A 00 20 */	stfs f0, 0x20(r26)
/* 00000D84 00000DC4  88 7A 00 19 */	lbz r3, 0x19(r26)
/* 00000D88 00000DC8  88 1D 00 00 */	lbz r0, 0x0(r29)
/* 00000D8C 00000DCC  7C 63 07 74 */	extsb r3, r3
/* 00000D90 00000DD0  7C 00 07 74 */	extsb r0, r0
/* 00000D94 00000DD4  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 00000D98 00000DD8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000D9C 00000DDC  90 61 00 84 */	stw r3, 0x84(r1)
/* 00000DA0 00000DE0  90 01 00 7C */	stw r0, 0x7c(r1)
/* 00000DA4 00000DE4  93 E1 00 80 */	stw r31, 0x80(r1)
/* 00000DA8 00000DE8  93 E1 00 78 */	stw r31, 0x78(r1)
/* 00000DAC 00000DEC  C8 21 00 80 */	lfd f1, 0x80(r1)
/* 00000DB0 00000DF0  C8 01 00 78 */	lfd f0, 0x78(r1)
/* 00000DB4 00000DF4  EC 21 F0 28 */	fsubs f1, f1, f30
/* 00000DB8 00000DF8  EC 00 F0 28 */	fsubs f0, f0, f30
/* 00000DBC 00000DFC  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000DC0 00000E00  D0 1A 00 24 */	stfs f0, 0x24(r26)
/* 00000DC4 00000E04  88 7A 00 1A */	lbz r3, 0x1a(r26)
/* 00000DC8 00000E08  88 1D 00 00 */	lbz r0, 0x0(r29)
/* 00000DCC 00000E0C  7C 63 07 74 */	extsb r3, r3
/* 00000DD0 00000E10  7C 00 07 74 */	extsb r0, r0
/* 00000DD4 00000E14  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 00000DD8 00000E18  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000DDC 00000E1C  90 61 00 74 */	stw r3, 0x74(r1)
/* 00000DE0 00000E20  90 01 00 6C */	stw r0, 0x6c(r1)
/* 00000DE4 00000E24  93 E1 00 70 */	stw r31, 0x70(r1)
/* 00000DE8 00000E28  93 E1 00 68 */	stw r31, 0x68(r1)
/* 00000DEC 00000E2C  C8 21 00 70 */	lfd f1, 0x70(r1)
/* 00000DF0 00000E30  C8 01 00 68 */	lfd f0, 0x68(r1)
/* 00000DF4 00000E34  EC 21 F0 28 */	fsubs f1, f1, f30
/* 00000DF8 00000E38  EC 00 F0 28 */	fsubs f0, f0, f30
/* 00000DFC 00000E3C  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000E00 00000E40  D0 1A 00 28 */	stfs f0, 0x28(r26)
/* 00000E04 00000E44  88 7A 00 1B */	lbz r3, 0x1b(r26)
/* 00000E08 00000E48  88 1D 00 00 */	lbz r0, 0x0(r29)
/* 00000E0C 00000E4C  7C 63 07 74 */	extsb r3, r3
/* 00000E10 00000E50  7C 00 07 74 */	extsb r0, r0
/* 00000E14 00000E54  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 00000E18 00000E58  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00000E1C 00000E5C  90 61 00 64 */	stw r3, 0x64(r1)
/* 00000E20 00000E60  90 01 00 5C */	stw r0, 0x5c(r1)
/* 00000E24 00000E64  93 E1 00 60 */	stw r31, 0x60(r1)
/* 00000E28 00000E68  93 E1 00 58 */	stw r31, 0x58(r1)
/* 00000E2C 00000E6C  C8 21 00 60 */	lfd f1, 0x60(r1)
/* 00000E30 00000E70  C8 01 00 58 */	lfd f0, 0x58(r1)
/* 00000E34 00000E74  EC 21 F0 28 */	fsubs f1, f1, f30
/* 00000E38 00000E78  EC 00 F0 28 */	fsubs f0, f0, f30
/* 00000E3C 00000E7C  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000E40 00000E80  D0 1A 00 2C */	stfs f0, 0x2c(r26)
/* 00000E44 00000E84  88 7A 00 1C */	lbz r3, 0x1c(r26)
/* 00000E48 00000E88  88 1C 00 00 */	lbz r0, 0x0(r28)
/* 00000E4C 00000E8C  90 61 00 54 */	stw r3, 0x54(r1)
/* 00000E50 00000E90  90 01 00 4C */	stw r0, 0x4c(r1)
/* 00000E54 00000E94  93 E1 00 50 */	stw r31, 0x50(r1)
/* 00000E58 00000E98  93 E1 00 48 */	stw r31, 0x48(r1)
/* 00000E5C 00000E9C  C8 21 00 50 */	lfd f1, 0x50(r1)
/* 00000E60 00000EA0  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 00000E64 00000EA4  EC 21 F8 28 */	fsubs f1, f1, f31
/* 00000E68 00000EA8  EC 00 F8 28 */	fsubs f0, f0, f31
/* 00000E6C 00000EAC  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000E70 00000EB0  D0 1A 00 30 */	stfs f0, 0x30(r26)
/* 00000E74 00000EB4  88 7A 00 1D */	lbz r3, 0x1d(r26)
/* 00000E78 00000EB8  88 1C 00 00 */	lbz r0, 0x0(r28)
/* 00000E7C 00000EBC  90 61 00 44 */	stw r3, 0x44(r1)
/* 00000E80 00000EC0  90 01 00 3C */	stw r0, 0x3c(r1)
/* 00000E84 00000EC4  93 E1 00 40 */	stw r31, 0x40(r1)
/* 00000E88 00000EC8  93 E1 00 38 */	stw r31, 0x38(r1)
/* 00000E8C 00000ECC  C8 21 00 40 */	lfd f1, 0x40(r1)
/* 00000E90 00000ED0  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 00000E94 00000ED4  EC 21 F8 28 */	fsubs f1, f1, f31
/* 00000E98 00000ED8  EC 00 F8 28 */	fsubs f0, f0, f31
/* 00000E9C 00000EDC  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000EA0 00000EE0  D0 1A 00 34 */	stfs f0, 0x34(r26)
/* 00000EA4 00000EE4  88 9A 00 1E */	lbz r4, 0x1e(r26)
/* 00000EA8 00000EE8  7F 43 D3 78 */	mr r3, r26
/* 00000EAC 00000EEC  88 1B 00 00 */	lbz r0, 0x0(r27)
/* 00000EB0 00000EF0  90 81 00 34 */	stw r4, 0x34(r1)
/* 00000EB4 00000EF4  90 01 00 2C */	stw r0, 0x2c(r1)
/* 00000EB8 00000EF8  93 E1 00 30 */	stw r31, 0x30(r1)
/* 00000EBC 00000EFC  93 E1 00 28 */	stw r31, 0x28(r1)
/* 00000EC0 00000F00  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 00000EC4 00000F04  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 00000EC8 00000F08  EC 21 F8 28 */	fsubs f1, f1, f31
/* 00000ECC 00000F0C  EC 00 F8 28 */	fsubs f0, f0, f31
/* 00000ED0 00000F10  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000ED4 00000F14  D0 1A 00 38 */	stfs f0, 0x38(r26)
/* 00000ED8 00000F18  88 9A 00 1F */	lbz r4, 0x1f(r26)
/* 00000EDC 00000F1C  88 1B 00 00 */	lbz r0, 0x0(r27)
/* 00000EE0 00000F20  90 81 00 24 */	stw r4, 0x24(r1)
/* 00000EE4 00000F24  90 01 00 1C */	stw r0, 0x1c(r1)
/* 00000EE8 00000F28  93 E1 00 20 */	stw r31, 0x20(r1)
/* 00000EEC 00000F2C  93 E1 00 18 */	stw r31, 0x18(r1)
/* 00000EF0 00000F30  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 00000EF4 00000F34  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 00000EF8 00000F38  EC 21 F8 28 */	fsubs f1, f1, f31
/* 00000EFC 00000F3C  EC 00 F8 28 */	fsubs f0, f0, f31
/* 00000F00 00000F40  EC 01 00 24 */	fdivs f0, f1, f0
/* 00000F04 00000F44  D0 1A 00 3C */	stfs f0, 0x3c(r26)
/* 00000F08 00000F48  48 00 00 01 */	bl HSD_PadCrossDir
/* 00000F0C 00000F4C  48 00 00 64 */	b .L_00000F70
.L_00000F10:
/* 00000F10 00000F50  7C 60 07 74 */	extsb r0, r3
/* 00000F14 00000F54  2C 00 FF FD */	cmpwi r0, -0x3
/* 00000F18 00000F58  40 82 00 10 */	bne .L_00000F28
/* 00000F1C 00000F5C  38 00 00 00 */	li r0, 0x0
/* 00000F20 00000F60  98 1A 00 41 */	stb r0, 0x41(r26)
/* 00000F24 00000F64  48 00 00 4C */	b .L_00000F70
.L_00000F28:
/* 00000F28 00000F68  38 00 00 00 */	li r0, 0x0
/* 00000F2C 00000F6C  90 1A 00 00 */	stw r0, 0x0(r26)
/* 00000F30 00000F70  98 1A 00 1B */	stb r0, 0x1b(r26)
/* 00000F34 00000F74  98 1A 00 1A */	stb r0, 0x1a(r26)
/* 00000F38 00000F78  98 1A 00 19 */	stb r0, 0x19(r26)
/* 00000F3C 00000F7C  98 1A 00 18 */	stb r0, 0x18(r26)
/* 00000F40 00000F80  98 1A 00 1F */	stb r0, 0x1f(r26)
/* 00000F44 00000F84  98 1A 00 1E */	stb r0, 0x1e(r26)
/* 00000F48 00000F88  98 1A 00 1D */	stb r0, 0x1d(r26)
/* 00000F4C 00000F8C  98 1A 00 1C */	stb r0, 0x1c(r26)
/* 00000F50 00000F90  D3 BA 00 2C */	stfs f29, 0x2c(r26)
/* 00000F54 00000F94  D3 BA 00 28 */	stfs f29, 0x28(r26)
/* 00000F58 00000F98  D3 BA 00 24 */	stfs f29, 0x24(r26)
/* 00000F5C 00000F9C  D3 BA 00 20 */	stfs f29, 0x20(r26)
/* 00000F60 00000FA0  D3 BA 00 3C */	stfs f29, 0x3c(r26)
/* 00000F64 00000FA4  D3 BA 00 38 */	stfs f29, 0x38(r26)
/* 00000F68 00000FA8  D3 BA 00 34 */	stfs f29, 0x34(r26)
/* 00000F6C 00000FAC  D3 BA 00 30 */	stfs f29, 0x30(r26)
.L_00000F70:
/* 00000F70 00000FB0  80 7A 00 00 */	lwz r3, 0x0(r26)
/* 00000F74 00000FB4  80 1A 00 04 */	lwz r0, 0x4(r26)
/* 00000F78 00000FB8  7C 00 1A 78 */	xor r0, r0, r3
/* 00000F7C 00000FBC  7C 60 00 38 */	and r0, r3, r0
/* 00000F80 00000FC0  90 1A 00 08 */	stw r0, 0x8(r26)
/* 00000F84 00000FC4  80 7A 00 04 */	lwz r3, 0x4(r26)
/* 00000F88 00000FC8  80 1A 00 00 */	lwz r0, 0x0(r26)
/* 00000F8C 00000FCC  7C 60 02 78 */	xor r0, r3, r0
/* 00000F90 00000FD0  7C 60 00 38 */	and r0, r3, r0
/* 00000F94 00000FD4  90 1A 00 10 */	stw r0, 0x10(r26)
/* 00000F98 00000FD8  80 7A 00 04 */	lwz r3, 0x4(r26)
/* 00000F9C 00000FDC  80 1A 00 00 */	lwz r0, 0x0(r26)
/* 00000FA0 00000FE0  7C 60 02 79 */	xor. r0, r3, r0
/* 00000FA4 00000FE4  41 82 00 18 */	beq .L_00000FBC
/* 00000FA8 00000FE8  80 1A 00 08 */	lwz r0, 0x8(r26)
/* 00000FAC 00000FEC  90 1A 00 0C */	stw r0, 0xc(r26)
/* 00000FB0 00000FF0  80 1E 00 0C */	lwz r0, 0xc(r30)
/* 00000FB4 00000FF4  90 1A 00 14 */	stw r0, 0x14(r26)
/* 00000FB8 00000FF8  48 00 00 30 */	b .L_00000FE8
.L_00000FBC:
/* 00000FBC 00000FFC  80 7A 00 14 */	lwz r3, 0x14(r26)
/* 00000FC0 00001000  34 03 FF FF */	subic. r0, r3, 0x1
/* 00000FC4 00001004  90 1A 00 14 */	stw r0, 0x14(r26)
/* 00000FC8 00001008  41 82 00 10 */	beq .L_00000FD8
/* 00000FCC 0000100C  38 00 00 00 */	li r0, 0x0
/* 00000FD0 00001010  90 1A 00 0C */	stw r0, 0xc(r26)
/* 00000FD4 00001014  48 00 00 14 */	b .L_00000FE8
.L_00000FD8:
/* 00000FD8 00001018  80 1A 00 00 */	lwz r0, 0x0(r26)
/* 00000FDC 0000101C  90 1A 00 0C */	stw r0, 0xc(r26)
/* 00000FE0 00001020  80 1E 00 10 */	lwz r0, 0x10(r30)
/* 00000FE4 00001024  90 1A 00 14 */	stw r0, 0x14(r26)
.L_00000FE8:
/* 00000FE8 00001028  3B 18 00 01 */	addi r24, r24, 0x1
/* 00000FEC 0000102C  2C 18 00 04 */	cmpwi r24, 0x4
/* 00000FF0 00001030  3B 5A 00 44 */	addi r26, r26, 0x44
/* 00000FF4 00001034  3B 39 00 0C */	addi r25, r25, 0xc
/* 00000FF8 00001038  41 80 FC 08 */	blt .L_00000C00
.L_00000FFC:
/* 00000FFC 0000103C  7E E3 BB 78 */	mr r3, r23
/* 00001000 00001040  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001004 00001044  BA E1 00 9C */	lmw r23, 0x9c(r1)
/* 00001008 00001048  80 01 00 DC */	lwz r0, 0xdc(r1)
/* 0000100C 0000104C  CB E1 00 D0 */	lfd f31, 0xd0(r1)
/* 00001010 00001050  CB C1 00 C8 */	lfd f30, 0xc8(r1)
/* 00001014 00001054  CB A1 00 C0 */	lfd f29, 0xc0(r1)
/* 00001018 00001058  38 21 00 D8 */	addi r1, r1, 0xd8
/* 0000101C 0000105C  7C 08 03 A6 */	mtlr r0
/* 00001020 00001060  4E 80 00 20 */	blr
.endfn HSD_PadRenewMasterStatus

.fn HSD_PadRenewCopyStatus, global
/* 00001024 00001064  3C 60 00 00 */	lis r3, HSD_PadLibData@ha
/* 00001028 00001068  C0 00 00 00 */	lfs f0, HSD_Controller_804DE5B0@sda21(r0)
/* 0000102C 0000106C  38 63 00 00 */	addi r3, r3, HSD_PadLibData@l
/* 00001030 00001070  38 00 00 04 */	li r0, 0x4
/* 00001034 00001074  7C 09 03 A6 */	mtctr r0
/* 00001038 00001078  38 83 00 34 */	addi r4, r3, 0x34
/* 0000103C 0000107C  38 A3 01 44 */	addi r5, r3, 0x144
.L_00001040:
/* 00001040 00001080  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00001044 00001084  90 05 00 04 */	stw r0, 0x4(r5)
/* 00001048 00001088  88 04 00 41 */	lbz r0, 0x41(r4)
/* 0000104C 0000108C  98 05 00 41 */	stb r0, 0x41(r5)
/* 00001050 00001090  88 05 00 41 */	lbz r0, 0x41(r5)
/* 00001054 00001094  7C 00 07 75 */	extsb. r0, r0
/* 00001058 00001098  40 82 00 90 */	bne .L_000010E8
/* 0000105C 0000109C  80 04 00 00 */	lwz r0, 0x0(r4)
/* 00001060 000010A0  90 05 00 00 */	stw r0, 0x0(r5)
/* 00001064 000010A4  88 04 00 18 */	lbz r0, 0x18(r4)
/* 00001068 000010A8  98 05 00 18 */	stb r0, 0x18(r5)
/* 0000106C 000010AC  88 04 00 19 */	lbz r0, 0x19(r4)
/* 00001070 000010B0  98 05 00 19 */	stb r0, 0x19(r5)
/* 00001074 000010B4  88 04 00 1A */	lbz r0, 0x1a(r4)
/* 00001078 000010B8  98 05 00 1A */	stb r0, 0x1a(r5)
/* 0000107C 000010BC  88 04 00 1B */	lbz r0, 0x1b(r4)
/* 00001080 000010C0  98 05 00 1B */	stb r0, 0x1b(r5)
/* 00001084 000010C4  88 04 00 1C */	lbz r0, 0x1c(r4)
/* 00001088 000010C8  98 05 00 1C */	stb r0, 0x1c(r5)
/* 0000108C 000010CC  88 04 00 1D */	lbz r0, 0x1d(r4)
/* 00001090 000010D0  98 05 00 1D */	stb r0, 0x1d(r5)
/* 00001094 000010D4  88 04 00 1E */	lbz r0, 0x1e(r4)
/* 00001098 000010D8  98 05 00 1E */	stb r0, 0x1e(r5)
/* 0000109C 000010DC  88 04 00 1F */	lbz r0, 0x1f(r4)
/* 000010A0 000010E0  98 05 00 1F */	stb r0, 0x1f(r5)
/* 000010A4 000010E4  C0 24 00 20 */	lfs f1, 0x20(r4)
/* 000010A8 000010E8  D0 25 00 20 */	stfs f1, 0x20(r5)
/* 000010AC 000010EC  C0 24 00 24 */	lfs f1, 0x24(r4)
/* 000010B0 000010F0  D0 25 00 24 */	stfs f1, 0x24(r5)
/* 000010B4 000010F4  C0 24 00 28 */	lfs f1, 0x28(r4)
/* 000010B8 000010F8  D0 25 00 28 */	stfs f1, 0x28(r5)
/* 000010BC 000010FC  C0 24 00 2C */	lfs f1, 0x2c(r4)
/* 000010C0 00001100  D0 25 00 2C */	stfs f1, 0x2c(r5)
/* 000010C4 00001104  C0 24 00 30 */	lfs f1, 0x30(r4)
/* 000010C8 00001108  D0 25 00 30 */	stfs f1, 0x30(r5)
/* 000010CC 0000110C  C0 24 00 34 */	lfs f1, 0x34(r4)
/* 000010D0 00001110  D0 25 00 34 */	stfs f1, 0x34(r5)
/* 000010D4 00001114  C0 24 00 38 */	lfs f1, 0x38(r4)
/* 000010D8 00001118  D0 25 00 38 */	stfs f1, 0x38(r5)
/* 000010DC 0000111C  C0 24 00 3C */	lfs f1, 0x3c(r4)
/* 000010E0 00001120  D0 25 00 3C */	stfs f1, 0x3c(r5)
/* 000010E4 00001124  48 00 00 4C */	b .L_00001130
.L_000010E8:
/* 000010E8 00001128  38 00 00 00 */	li r0, 0x0
/* 000010EC 0000112C  90 05 00 00 */	stw r0, 0x0(r5)
/* 000010F0 00001130  98 05 00 1B */	stb r0, 0x1b(r5)
/* 000010F4 00001134  98 05 00 1A */	stb r0, 0x1a(r5)
/* 000010F8 00001138  98 05 00 19 */	stb r0, 0x19(r5)
/* 000010FC 0000113C  98 05 00 18 */	stb r0, 0x18(r5)
/* 00001100 00001140  98 05 00 1F */	stb r0, 0x1f(r5)
/* 00001104 00001144  98 05 00 1E */	stb r0, 0x1e(r5)
/* 00001108 00001148  98 05 00 1D */	stb r0, 0x1d(r5)
/* 0000110C 0000114C  98 05 00 1C */	stb r0, 0x1c(r5)
/* 00001110 00001150  D0 05 00 2C */	stfs f0, 0x2c(r5)
/* 00001114 00001154  D0 05 00 28 */	stfs f0, 0x28(r5)
/* 00001118 00001158  D0 05 00 24 */	stfs f0, 0x24(r5)
/* 0000111C 0000115C  D0 05 00 20 */	stfs f0, 0x20(r5)
/* 00001120 00001160  D0 05 00 3C */	stfs f0, 0x3c(r5)
/* 00001124 00001164  D0 05 00 38 */	stfs f0, 0x38(r5)
/* 00001128 00001168  D0 05 00 34 */	stfs f0, 0x34(r5)
/* 0000112C 0000116C  D0 05 00 30 */	stfs f0, 0x30(r5)
.L_00001130:
/* 00001130 00001170  80 C5 00 00 */	lwz r6, 0x0(r5)
/* 00001134 00001174  80 05 00 04 */	lwz r0, 0x4(r5)
/* 00001138 00001178  7C 00 32 78 */	xor r0, r0, r6
/* 0000113C 0000117C  7C C0 00 38 */	and r0, r6, r0
/* 00001140 00001180  90 05 00 08 */	stw r0, 0x8(r5)
/* 00001144 00001184  80 C5 00 04 */	lwz r6, 0x4(r5)
/* 00001148 00001188  80 05 00 00 */	lwz r0, 0x0(r5)
/* 0000114C 0000118C  7C C0 02 78 */	xor r0, r6, r0
/* 00001150 00001190  7C C0 00 38 */	and r0, r6, r0
/* 00001154 00001194  90 05 00 10 */	stw r0, 0x10(r5)
/* 00001158 00001198  80 C5 00 04 */	lwz r6, 0x4(r5)
/* 0000115C 0000119C  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00001160 000011A0  7C C0 02 79 */	xor. r0, r6, r0
/* 00001164 000011A4  41 82 00 18 */	beq .L_0000117C
/* 00001168 000011A8  80 05 00 08 */	lwz r0, 0x8(r5)
/* 0000116C 000011AC  90 05 00 0C */	stw r0, 0xc(r5)
/* 00001170 000011B0  80 03 00 0C */	lwz r0, 0xc(r3)
/* 00001174 000011B4  90 05 00 14 */	stw r0, 0x14(r5)
/* 00001178 000011B8  48 00 00 30 */	b .L_000011A8
.L_0000117C:
/* 0000117C 000011BC  80 C5 00 14 */	lwz r6, 0x14(r5)
/* 00001180 000011C0  34 06 FF FF */	subic. r0, r6, 0x1
/* 00001184 000011C4  90 05 00 14 */	stw r0, 0x14(r5)
/* 00001188 000011C8  41 82 00 10 */	beq .L_00001198
/* 0000118C 000011CC  38 00 00 00 */	li r0, 0x0
/* 00001190 000011D0  90 05 00 0C */	stw r0, 0xc(r5)
/* 00001194 000011D4  48 00 00 14 */	b .L_000011A8
.L_00001198:
/* 00001198 000011D8  80 05 00 00 */	lwz r0, 0x0(r5)
/* 0000119C 000011DC  90 05 00 0C */	stw r0, 0xc(r5)
/* 000011A0 000011E0  80 03 00 10 */	lwz r0, 0x10(r3)
/* 000011A4 000011E4  90 05 00 14 */	stw r0, 0x14(r5)
.L_000011A8:
/* 000011A8 000011E8  38 84 00 44 */	addi r4, r4, 0x44
/* 000011AC 000011EC  38 A5 00 44 */	addi r5, r5, 0x44
/* 000011B0 000011F0  42 00 FE 90 */	bdnz .L_00001040
/* 000011B4 000011F4  4E 80 00 20 */	blr
.endfn HSD_PadRenewCopyStatus

.fn HSD_Controller_80377B54, global
/* 000011B8 000011F8  3C 60 00 00 */	lis r3, HSD_PadLibData@ha
/* 000011BC 000011FC  C0 00 00 00 */	lfs f0, HSD_Controller_804DE5B0@sda21(r0)
/* 000011C0 00001200  38 63 00 00 */	addi r3, r3, HSD_PadLibData@l
/* 000011C4 00001204  38 00 00 04 */	li r0, 0x4
/* 000011C8 00001208  7C 09 03 A6 */	mtctr r0
/* 000011CC 0000120C  38 83 00 34 */	addi r4, r3, 0x34
/* 000011D0 00001210  38 A3 02 54 */	addi r5, r3, 0x254
.L_000011D4:
/* 000011D4 00001214  80 05 00 00 */	lwz r0, 0x0(r5)
/* 000011D8 00001218  90 05 00 04 */	stw r0, 0x4(r5)
/* 000011DC 0000121C  88 04 00 41 */	lbz r0, 0x41(r4)
/* 000011E0 00001220  98 05 00 41 */	stb r0, 0x41(r5)
/* 000011E4 00001224  88 05 00 41 */	lbz r0, 0x41(r5)
/* 000011E8 00001228  7C 00 07 75 */	extsb. r0, r0
/* 000011EC 0000122C  40 82 00 90 */	bne .L_0000127C
/* 000011F0 00001230  80 04 00 00 */	lwz r0, 0x0(r4)
/* 000011F4 00001234  90 05 00 00 */	stw r0, 0x0(r5)
/* 000011F8 00001238  88 04 00 18 */	lbz r0, 0x18(r4)
/* 000011FC 0000123C  98 05 00 18 */	stb r0, 0x18(r5)
/* 00001200 00001240  88 04 00 19 */	lbz r0, 0x19(r4)
/* 00001204 00001244  98 05 00 19 */	stb r0, 0x19(r5)
/* 00001208 00001248  88 04 00 1A */	lbz r0, 0x1a(r4)
/* 0000120C 0000124C  98 05 00 1A */	stb r0, 0x1a(r5)
/* 00001210 00001250  88 04 00 1B */	lbz r0, 0x1b(r4)
/* 00001214 00001254  98 05 00 1B */	stb r0, 0x1b(r5)
/* 00001218 00001258  88 04 00 1C */	lbz r0, 0x1c(r4)
/* 0000121C 0000125C  98 05 00 1C */	stb r0, 0x1c(r5)
/* 00001220 00001260  88 04 00 1D */	lbz r0, 0x1d(r4)
/* 00001224 00001264  98 05 00 1D */	stb r0, 0x1d(r5)
/* 00001228 00001268  88 04 00 1E */	lbz r0, 0x1e(r4)
/* 0000122C 0000126C  98 05 00 1E */	stb r0, 0x1e(r5)
/* 00001230 00001270  88 04 00 1F */	lbz r0, 0x1f(r4)
/* 00001234 00001274  98 05 00 1F */	stb r0, 0x1f(r5)
/* 00001238 00001278  C0 24 00 20 */	lfs f1, 0x20(r4)
/* 0000123C 0000127C  D0 25 00 20 */	stfs f1, 0x20(r5)
/* 00001240 00001280  C0 24 00 24 */	lfs f1, 0x24(r4)
/* 00001244 00001284  D0 25 00 24 */	stfs f1, 0x24(r5)
/* 00001248 00001288  C0 24 00 28 */	lfs f1, 0x28(r4)
/* 0000124C 0000128C  D0 25 00 28 */	stfs f1, 0x28(r5)
/* 00001250 00001290  C0 24 00 2C */	lfs f1, 0x2c(r4)
/* 00001254 00001294  D0 25 00 2C */	stfs f1, 0x2c(r5)
/* 00001258 00001298  C0 24 00 30 */	lfs f1, 0x30(r4)
/* 0000125C 0000129C  D0 25 00 30 */	stfs f1, 0x30(r5)
/* 00001260 000012A0  C0 24 00 34 */	lfs f1, 0x34(r4)
/* 00001264 000012A4  D0 25 00 34 */	stfs f1, 0x34(r5)
/* 00001268 000012A8  C0 24 00 38 */	lfs f1, 0x38(r4)
/* 0000126C 000012AC  D0 25 00 38 */	stfs f1, 0x38(r5)
/* 00001270 000012B0  C0 24 00 3C */	lfs f1, 0x3c(r4)
/* 00001274 000012B4  D0 25 00 3C */	stfs f1, 0x3c(r5)
/* 00001278 000012B8  48 00 00 4C */	b .L_000012C4
.L_0000127C:
/* 0000127C 000012BC  38 00 00 00 */	li r0, 0x0
/* 00001280 000012C0  90 05 00 00 */	stw r0, 0x0(r5)
/* 00001284 000012C4  98 05 00 1B */	stb r0, 0x1b(r5)
/* 00001288 000012C8  98 05 00 1A */	stb r0, 0x1a(r5)
/* 0000128C 000012CC  98 05 00 19 */	stb r0, 0x19(r5)
/* 00001290 000012D0  98 05 00 18 */	stb r0, 0x18(r5)
/* 00001294 000012D4  98 05 00 1F */	stb r0, 0x1f(r5)
/* 00001298 000012D8  98 05 00 1E */	stb r0, 0x1e(r5)
/* 0000129C 000012DC  98 05 00 1D */	stb r0, 0x1d(r5)
/* 000012A0 000012E0  98 05 00 1C */	stb r0, 0x1c(r5)
/* 000012A4 000012E4  D0 05 00 2C */	stfs f0, 0x2c(r5)
/* 000012A8 000012E8  D0 05 00 28 */	stfs f0, 0x28(r5)
/* 000012AC 000012EC  D0 05 00 24 */	stfs f0, 0x24(r5)
/* 000012B0 000012F0  D0 05 00 20 */	stfs f0, 0x20(r5)
/* 000012B4 000012F4  D0 05 00 3C */	stfs f0, 0x3c(r5)
/* 000012B8 000012F8  D0 05 00 38 */	stfs f0, 0x38(r5)
/* 000012BC 000012FC  D0 05 00 34 */	stfs f0, 0x34(r5)
/* 000012C0 00001300  D0 05 00 30 */	stfs f0, 0x30(r5)
.L_000012C4:
/* 000012C4 00001304  80 C5 00 00 */	lwz r6, 0x0(r5)
/* 000012C8 00001308  80 05 00 04 */	lwz r0, 0x4(r5)
/* 000012CC 0000130C  7C 00 32 78 */	xor r0, r0, r6
/* 000012D0 00001310  7C C0 00 38 */	and r0, r6, r0
/* 000012D4 00001314  90 05 00 08 */	stw r0, 0x8(r5)
/* 000012D8 00001318  80 C5 00 04 */	lwz r6, 0x4(r5)
/* 000012DC 0000131C  80 05 00 00 */	lwz r0, 0x0(r5)
/* 000012E0 00001320  7C C0 02 78 */	xor r0, r6, r0
/* 000012E4 00001324  7C C0 00 38 */	and r0, r6, r0
/* 000012E8 00001328  90 05 00 10 */	stw r0, 0x10(r5)
/* 000012EC 0000132C  80 C5 00 04 */	lwz r6, 0x4(r5)
/* 000012F0 00001330  80 05 00 00 */	lwz r0, 0x0(r5)
/* 000012F4 00001334  7C C0 02 79 */	xor. r0, r6, r0
/* 000012F8 00001338  41 82 00 18 */	beq .L_00001310
/* 000012FC 0000133C  80 05 00 08 */	lwz r0, 0x8(r5)
/* 00001300 00001340  90 05 00 0C */	stw r0, 0xc(r5)
/* 00001304 00001344  80 03 00 0C */	lwz r0, 0xc(r3)
/* 00001308 00001348  90 05 00 14 */	stw r0, 0x14(r5)
/* 0000130C 0000134C  48 00 00 30 */	b .L_0000133C
.L_00001310:
/* 00001310 00001350  80 C5 00 14 */	lwz r6, 0x14(r5)
/* 00001314 00001354  34 06 FF FF */	subic. r0, r6, 0x1
/* 00001318 00001358  90 05 00 14 */	stw r0, 0x14(r5)
/* 0000131C 0000135C  41 82 00 10 */	beq .L_0000132C
/* 00001320 00001360  38 00 00 00 */	li r0, 0x0
/* 00001324 00001364  90 05 00 0C */	stw r0, 0xc(r5)
/* 00001328 00001368  48 00 00 14 */	b .L_0000133C
.L_0000132C:
/* 0000132C 0000136C  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00001330 00001370  90 05 00 0C */	stw r0, 0xc(r5)
/* 00001334 00001374  80 03 00 10 */	lwz r0, 0x10(r3)
/* 00001338 00001378  90 05 00 14 */	stw r0, 0x14(r5)
.L_0000133C:
/* 0000133C 0000137C  38 84 00 44 */	addi r4, r4, 0x44
/* 00001340 00001380  38 A5 00 44 */	addi r5, r5, 0x44
/* 00001344 00001384  42 00 FE 90 */	bdnz .L_000011D4
/* 00001348 00001388  4E 80 00 20 */	blr
.endfn HSD_Controller_80377B54

.fn HSD_Controller_80377CE8, global
/* 0000134C 0000138C  7C 08 02 A6 */	mflr r0
/* 00001350 00001390  38 60 00 00 */	li r3, 0x0
/* 00001354 00001394  90 01 00 04 */	stw r0, 0x4(r1)
/* 00001358 00001398  94 21 FF F8 */	stwu r1, -0x8(r1)
/* 0000135C 0000139C  48 00 00 01 */	bl HSD_PadRenewRawStatus
/* 00001360 000013A0  48 00 00 01 */	bl HSD_PadRenewMasterStatus
/* 00001364 000013A4  48 00 00 01 */	bl HSD_PadRenewCopyStatus
/* 00001368 000013A8  48 00 00 01 */	bl HSD_Controller_80377B54
/* 0000136C 000013AC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 00001370 000013B0  38 21 00 08 */	addi r1, r1, 0x8
/* 00001374 000013B4  7C 08 03 A6 */	mtlr r0
/* 00001378 000013B8  4E 80 00 20 */	blr
.endfn HSD_Controller_80377CE8

.fn HSD_Controller_80377D18, global
/* 0000137C 000013BC  7C 08 02 A6 */	mflr r0
/* 00001380 000013C0  3C 60 00 00 */	lis r3, HSD_PadLibData@ha
/* 00001384 000013C4  90 01 00 04 */	stw r0, 0x4(r1)
/* 00001388 000013C8  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 0000138C 000013CC  93 E1 00 14 */	stw r31, 0x14(r1)
/* 00001390 000013D0  3B E3 00 00 */	addi r31, r3, HSD_PadLibData@l
/* 00001394 000013D4  93 C1 00 10 */	stw r30, 0x10(r1)
/* 00001398 000013D8  93 A1 00 0C */	stw r29, 0xc(r1)
/* 0000139C 000013DC  48 00 00 01 */	bl OSDisableInterrupts
/* 000013A0 000013E0  7C 7E 1B 78 */	mr r30, r3
/* 000013A4 000013E4  48 00 00 01 */	bl HSD_PadRumbleRemoveAll
/* 000013A8 000013E8  3B A0 00 00 */	li r29, 0x0
.L_000013AC:
/* 000013AC 000013EC  57 A3 06 3E */	clrlwi r3, r29, 24
/* 000013B0 000013F0  48 00 00 01 */	bl HSD_PadRumbleOffN
/* 000013B4 000013F4  3B BD 00 01 */	addi r29, r29, 0x1
/* 000013B8 000013F8  2C 1D 00 04 */	cmpwi r29, 0x4
/* 000013BC 000013FC  41 80 FF F0 */	blt .L_000013AC
/* 000013C0 00001400  38 60 00 01 */	li r3, 0x1
/* 000013C4 00001404  48 00 00 01 */	bl HSD_Controller_80376D04
/* 000013C8 00001408  3C 60 F0 00 */	lis r3, 0xf000
/* 000013CC 0000140C  48 00 00 01 */	bl PADRecalibrate
/* 000013D0 00001410  38 00 00 00 */	li r0, 0x0
/* 000013D4 00001414  98 1F 00 2B */	stb r0, 0x2b(r31)
/* 000013D8 00001418  7F C3 F3 78 */	mr r3, r30
/* 000013DC 0000141C  48 00 00 01 */	bl OSRestoreInterrupts
/* 000013E0 00001420  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 000013E4 00001424  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 000013E8 00001428  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 000013EC 0000142C  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 000013F0 00001430  38 21 00 18 */	addi r1, r1, 0x18
/* 000013F4 00001434  7C 08 03 A6 */	mtlr r0
/* 000013F8 00001438  4E 80 00 20 */	blr
.endfn HSD_Controller_80377D18

.fn HSD_PadInit, global
/* 000013FC 0000143C  7C 08 02 A6 */	mflr r0
/* 00001400 00001440  3C E0 00 00 */	lis r7, default_libinfo_data@ha
/* 00001404 00001444  90 01 00 04 */	stw r0, 0x4(r1)
/* 00001408 00001448  39 07 00 00 */	addi r8, r7, default_libinfo_data@l
/* 0000140C 0000144C  3D 20 00 00 */	lis r9, HSD_PadLibData@ha
/* 00001410 00001450  94 21 FF 88 */	stwu r1, -0x78(r1)
/* 00001414 00001454  93 E1 00 74 */	stw r31, 0x74(r1)
/* 00001418 00001458  3B E9 00 00 */	addi r31, r9, HSD_PadLibData@l
/* 0000141C 0000145C  80 E8 00 00 */	lwz r7, 0x0(r8)
/* 00001420 00001460  80 08 00 04 */	lwz r0, 0x4(r8)
/* 00001424 00001464  90 FF 00 00 */	stw r7, 0x0(r31)
/* 00001428 00001468  90 1F 00 04 */	stw r0, 0x4(r31)
/* 0000142C 0000146C  80 E8 00 08 */	lwz r7, 0x8(r8)
/* 00001430 00001470  80 08 00 0C */	lwz r0, 0xc(r8)
/* 00001434 00001474  90 FF 00 08 */	stw r7, 0x8(r31)
/* 00001438 00001478  90 1F 00 0C */	stw r0, 0xc(r31)
/* 0000143C 0000147C  80 E8 00 10 */	lwz r7, 0x10(r8)
/* 00001440 00001480  80 08 00 14 */	lwz r0, 0x14(r8)
/* 00001444 00001484  90 FF 00 10 */	stw r7, 0x10(r31)
/* 00001448 00001488  90 1F 00 14 */	stw r0, 0x14(r31)
/* 0000144C 0000148C  80 E8 00 18 */	lwz r7, 0x18(r8)
/* 00001450 00001490  80 08 00 1C */	lwz r0, 0x1c(r8)
/* 00001454 00001494  90 FF 00 18 */	stw r7, 0x18(r31)
/* 00001458 00001498  90 1F 00 1C */	stw r0, 0x1c(r31)
/* 0000145C 0000149C  80 E8 00 20 */	lwz r7, 0x20(r8)
/* 00001460 000014A0  80 08 00 24 */	lwz r0, 0x24(r8)
/* 00001464 000014A4  90 FF 00 20 */	stw r7, 0x20(r31)
/* 00001468 000014A8  90 1F 00 24 */	stw r0, 0x24(r31)
/* 0000146C 000014AC  80 E8 00 28 */	lwz r7, 0x28(r8)
/* 00001470 000014B0  80 08 00 2C */	lwz r0, 0x2c(r8)
/* 00001474 000014B4  90 FF 00 28 */	stw r7, 0x28(r31)
/* 00001478 000014B8  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 0000147C 000014BC  80 08 00 30 */	lwz r0, 0x30(r8)
/* 00001480 000014C0  90 1F 00 30 */	stw r0, 0x30(r31)
/* 00001484 000014C4  98 7F 00 00 */	stb r3, 0x0(r31)
/* 00001488 000014C8  7C A3 2B 78 */	mr r3, r5
/* 0000148C 000014CC  90 9F 00 08 */	stw r4, 0x8(r31)
/* 00001490 000014D0  7C C4 33 78 */	mr r4, r6
/* 00001494 000014D4  48 00 00 01 */	bl HSD_PadRumbleInit
/* 00001498 000014D8  3C 60 00 00 */	lis r3, default_status_data@ha
/* 0000149C 000014DC  38 00 00 08 */	li r0, 0x8
/* 000014A0 000014E0  38 63 00 00 */	addi r3, r3, default_status_data@l
/* 000014A4 000014E4  7C 09 03 A6 */	mtctr r0
/* 000014A8 000014E8  38 A1 00 10 */	addi r5, r1, 0x10
/* 000014AC 000014EC  38 83 FF F8 */	subi r4, r3, 0x8
.L_000014B0:
/* 000014B0 000014F0  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 000014B4 000014F4  80 04 00 04 */	lwz r0, 0x4(r4)
/* 000014B8 000014F8  94 65 00 08 */	stwu r3, 0x8(r5)
/* 000014BC 000014FC  90 05 00 04 */	stw r0, 0x4(r5)
/* 000014C0 00001500  42 00 FF F0 */	bdnz .L_000014B0
/* 000014C4 00001504  80 64 00 08 */	lwz r3, 0x8(r4)
/* 000014C8 00001508  38 00 00 08 */	li r0, 0x8
/* 000014CC 0000150C  7C 09 03 A6 */	mtctr r0
/* 000014D0 00001510  38 DF 00 2C */	addi r6, r31, 0x2c
/* 000014D4 00001514  90 65 00 08 */	stw r3, 0x8(r5)
/* 000014D8 00001518  38 81 00 10 */	addi r4, r1, 0x10
.L_000014DC:
/* 000014DC 0000151C  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 000014E0 00001520  80 04 00 04 */	lwz r0, 0x4(r4)
/* 000014E4 00001524  94 66 00 08 */	stwu r3, 0x8(r6)
/* 000014E8 00001528  90 06 00 04 */	stw r0, 0x4(r6)
/* 000014EC 0000152C  42 00 FF F0 */	bdnz .L_000014DC
/* 000014F0 00001530  80 64 00 08 */	lwz r3, 0x8(r4)
/* 000014F4 00001534  38 00 00 08 */	li r0, 0x8
/* 000014F8 00001538  7C 09 03 A6 */	mtctr r0
/* 000014FC 0000153C  38 BF 01 3C */	addi r5, r31, 0x13c
/* 00001500 00001540  90 66 00 08 */	stw r3, 0x8(r6)
/* 00001504 00001544  38 81 00 10 */	addi r4, r1, 0x10
.L_00001508:
/* 00001508 00001548  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 0000150C 0000154C  80 04 00 04 */	lwz r0, 0x4(r4)
/* 00001510 00001550  94 65 00 08 */	stwu r3, 0x8(r5)
/* 00001514 00001554  90 05 00 04 */	stw r0, 0x4(r5)
/* 00001518 00001558  42 00 FF F0 */	bdnz .L_00001508
/* 0000151C 0000155C  80 64 00 08 */	lwz r3, 0x8(r4)
/* 00001520 00001560  38 00 00 08 */	li r0, 0x8
/* 00001524 00001564  7C 09 03 A6 */	mtctr r0
/* 00001528 00001568  38 DF 02 4C */	addi r6, r31, 0x24c
/* 0000152C 0000156C  90 65 00 08 */	stw r3, 0x8(r5)
/* 00001530 00001570  38 81 00 10 */	addi r4, r1, 0x10
.L_00001534:
/* 00001534 00001574  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 00001538 00001578  80 04 00 04 */	lwz r0, 0x4(r4)
/* 0000153C 0000157C  94 66 00 08 */	stwu r3, 0x8(r6)
/* 00001540 00001580  90 06 00 04 */	stw r0, 0x4(r6)
/* 00001544 00001584  42 00 FF F0 */	bdnz .L_00001534
/* 00001548 00001588  80 64 00 08 */	lwz r3, 0x8(r4)
/* 0000154C 0000158C  38 00 00 08 */	li r0, 0x8
/* 00001550 00001590  7C 09 03 A6 */	mtctr r0
/* 00001554 00001594  38 BF 00 70 */	addi r5, r31, 0x70
/* 00001558 00001598  90 66 00 08 */	stw r3, 0x8(r6)
/* 0000155C 0000159C  38 81 00 10 */	addi r4, r1, 0x10
.L_00001560:
/* 00001560 000015A0  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 00001564 000015A4  80 04 00 04 */	lwz r0, 0x4(r4)
/* 00001568 000015A8  94 65 00 08 */	stwu r3, 0x8(r5)
/* 0000156C 000015AC  90 05 00 04 */	stw r0, 0x4(r5)
/* 00001570 000015B0  42 00 FF F0 */	bdnz .L_00001560
/* 00001574 000015B4  80 64 00 08 */	lwz r3, 0x8(r4)
/* 00001578 000015B8  38 00 00 08 */	li r0, 0x8
/* 0000157C 000015BC  7C 09 03 A6 */	mtctr r0
/* 00001580 000015C0  38 DF 01 80 */	addi r6, r31, 0x180
/* 00001584 000015C4  90 65 00 08 */	stw r3, 0x8(r5)
/* 00001588 000015C8  38 81 00 10 */	addi r4, r1, 0x10
.L_0000158C:
/* 0000158C 000015CC  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 00001590 000015D0  80 04 00 04 */	lwz r0, 0x4(r4)
/* 00001594 000015D4  94 66 00 08 */	stwu r3, 0x8(r6)
/* 00001598 000015D8  90 06 00 04 */	stw r0, 0x4(r6)
/* 0000159C 000015DC  42 00 FF F0 */	bdnz .L_0000158C
/* 000015A0 000015E0  80 64 00 08 */	lwz r3, 0x8(r4)
/* 000015A4 000015E4  38 00 00 08 */	li r0, 0x8
/* 000015A8 000015E8  7C 09 03 A6 */	mtctr r0
/* 000015AC 000015EC  38 BF 02 90 */	addi r5, r31, 0x290
/* 000015B0 000015F0  90 66 00 08 */	stw r3, 0x8(r6)
/* 000015B4 000015F4  38 81 00 10 */	addi r4, r1, 0x10
.L_000015B8:
/* 000015B8 000015F8  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 000015BC 000015FC  80 04 00 04 */	lwz r0, 0x4(r4)
/* 000015C0 00001600  94 65 00 08 */	stwu r3, 0x8(r5)
/* 000015C4 00001604  90 05 00 04 */	stw r0, 0x4(r5)
/* 000015C8 00001608  42 00 FF F0 */	bdnz .L_000015B8
/* 000015CC 0000160C  80 64 00 08 */	lwz r3, 0x8(r4)
/* 000015D0 00001610  38 00 00 08 */	li r0, 0x8
/* 000015D4 00001614  7C 09 03 A6 */	mtctr r0
/* 000015D8 00001618  38 DF 00 B4 */	addi r6, r31, 0xb4
/* 000015DC 0000161C  90 65 00 08 */	stw r3, 0x8(r5)
/* 000015E0 00001620  38 81 00 10 */	addi r4, r1, 0x10
.L_000015E4:
/* 000015E4 00001624  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 000015E8 00001628  80 04 00 04 */	lwz r0, 0x4(r4)
/* 000015EC 0000162C  94 66 00 08 */	stwu r3, 0x8(r6)
/* 000015F0 00001630  90 06 00 04 */	stw r0, 0x4(r6)
/* 000015F4 00001634  42 00 FF F0 */	bdnz .L_000015E4
/* 000015F8 00001638  80 64 00 08 */	lwz r3, 0x8(r4)
/* 000015FC 0000163C  38 00 00 08 */	li r0, 0x8
/* 00001600 00001640  7C 09 03 A6 */	mtctr r0
/* 00001604 00001644  38 BF 01 C4 */	addi r5, r31, 0x1c4
/* 00001608 00001648  90 66 00 08 */	stw r3, 0x8(r6)
/* 0000160C 0000164C  38 81 00 10 */	addi r4, r1, 0x10
.L_00001610:
/* 00001610 00001650  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 00001614 00001654  80 04 00 04 */	lwz r0, 0x4(r4)
/* 00001618 00001658  94 65 00 08 */	stwu r3, 0x8(r5)
/* 0000161C 0000165C  90 05 00 04 */	stw r0, 0x4(r5)
/* 00001620 00001660  42 00 FF F0 */	bdnz .L_00001610
/* 00001624 00001664  80 64 00 08 */	lwz r3, 0x8(r4)
/* 00001628 00001668  38 00 00 08 */	li r0, 0x8
/* 0000162C 0000166C  7C 09 03 A6 */	mtctr r0
/* 00001630 00001670  38 DF 02 D4 */	addi r6, r31, 0x2d4
/* 00001634 00001674  90 65 00 08 */	stw r3, 0x8(r5)
/* 00001638 00001678  38 81 00 10 */	addi r4, r1, 0x10
.L_0000163C:
/* 0000163C 0000167C  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 00001640 00001680  80 04 00 04 */	lwz r0, 0x4(r4)
/* 00001644 00001684  94 66 00 08 */	stwu r3, 0x8(r6)
/* 00001648 00001688  90 06 00 04 */	stw r0, 0x4(r6)
/* 0000164C 0000168C  42 00 FF F0 */	bdnz .L_0000163C
/* 00001650 00001690  80 64 00 08 */	lwz r3, 0x8(r4)
/* 00001654 00001694  38 00 00 08 */	li r0, 0x8
/* 00001658 00001698  7C 09 03 A6 */	mtctr r0
/* 0000165C 0000169C  38 BF 00 F8 */	addi r5, r31, 0xf8
/* 00001660 000016A0  90 66 00 08 */	stw r3, 0x8(r6)
/* 00001664 000016A4  38 81 00 10 */	addi r4, r1, 0x10
.L_00001668:
/* 00001668 000016A8  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 0000166C 000016AC  80 04 00 04 */	lwz r0, 0x4(r4)
/* 00001670 000016B0  94 65 00 08 */	stwu r3, 0x8(r5)
/* 00001674 000016B4  90 05 00 04 */	stw r0, 0x4(r5)
/* 00001678 000016B8  42 00 FF F0 */	bdnz .L_00001668
/* 0000167C 000016BC  80 64 00 08 */	lwz r3, 0x8(r4)
/* 00001680 000016C0  38 00 00 08 */	li r0, 0x8
/* 00001684 000016C4  7C 09 03 A6 */	mtctr r0
/* 00001688 000016C8  38 DF 02 08 */	addi r6, r31, 0x208
/* 0000168C 000016CC  90 65 00 08 */	stw r3, 0x8(r5)
/* 00001690 000016D0  38 81 00 10 */	addi r4, r1, 0x10
.L_00001694:
/* 00001694 000016D4  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 00001698 000016D8  80 04 00 04 */	lwz r0, 0x4(r4)
/* 0000169C 000016DC  94 66 00 08 */	stwu r3, 0x8(r6)
/* 000016A0 000016E0  90 06 00 04 */	stw r0, 0x4(r6)
/* 000016A4 000016E4  42 00 FF F0 */	bdnz .L_00001694
/* 000016A8 000016E8  80 64 00 08 */	lwz r3, 0x8(r4)
/* 000016AC 000016EC  38 00 00 08 */	li r0, 0x8
/* 000016B0 000016F0  7C 09 03 A6 */	mtctr r0
/* 000016B4 000016F4  38 BF 03 18 */	addi r5, r31, 0x318
/* 000016B8 000016F8  90 66 00 08 */	stw r3, 0x8(r6)
/* 000016BC 000016FC  38 81 00 10 */	addi r4, r1, 0x10
.L_000016C0:
/* 000016C0 00001700  84 64 00 08 */	lwzu r3, 0x8(r4)
/* 000016C4 00001704  80 04 00 04 */	lwz r0, 0x4(r4)
/* 000016C8 00001708  94 65 00 08 */	stwu r3, 0x8(r5)
/* 000016CC 0000170C  90 05 00 04 */	stw r0, 0x4(r5)
/* 000016D0 00001710  42 00 FF F0 */	bdnz .L_000016C0
/* 000016D4 00001714  80 04 00 08 */	lwz r0, 0x8(r4)
/* 000016D8 00001718  90 05 00 08 */	stw r0, 0x8(r5)
/* 000016DC 0000171C  48 00 00 01 */	bl PADInit
/* 000016E0 00001720  80 01 00 7C */	lwz r0, 0x7c(r1)
/* 000016E4 00001724  83 E1 00 74 */	lwz r31, 0x74(r1)
/* 000016E8 00001728  38 21 00 78 */	addi r1, r1, 0x78
/* 000016EC 0000172C  7C 08 03 A6 */	mtlr r0
/* 000016F0 00001730  4E 80 00 20 */	blr
.endfn HSD_PadInit

# 0x00000000 - 0x00000010
.rodata
.balign 8

.obj pad_bit, global
	.4byte 0x80000000
	.4byte 0x40000000
	.4byte 0x20000000
	.4byte 0x10000000
.endobj pad_bit

# 0x00000000 - 0x00000078
.data
.balign 8

.obj default_status_data, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x01000000
.endobj default_status_data

.obj default_libinfo_data, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x0000002D
	.4byte 0x00000008
	.4byte 0x001E0000
	.4byte 0x00000000
	.4byte 0x00007F00
	.4byte 0x00FF0000
	.4byte 0xFF007FFF
	.4byte 0xFF000000
	.4byte 0x00000000
	.4byte 0x00000000
.endobj default_libinfo_data

# 0x00000000 - 0x00000368
.section .bss, "wa", @nobits
.balign 8

.obj HSD_PadLibData, global
	.skip 0x34
.endobj HSD_PadLibData

.obj HSD_PadMasterStatus, global
	.skip 0x110
.endobj HSD_PadMasterStatus

.obj HSD_PadCopyStatus, global
	.skip 0x110
.endobj HSD_PadCopyStatus

.obj HSD_PadRumbleData, global
	.skip 0x114
.endobj HSD_PadRumbleData

# 0x00000000 - 0x00000070
.section .sdata2, "a"
.balign 8

.obj HSD_Controller_804DE5B0, global
	.4byte 0x00000000
.endobj HSD_Controller_804DE5B0

.obj gap_11_804DE5B4_sdata2, global
.hidden gap_11_804DE5B4_sdata2
	.4byte 0x00000000
.endobj gap_11_804DE5B4_sdata2

.obj HSD_Controller_804DE5B8, global
	.4byte 0x3FE00000
	.4byte 0x00000000
.endobj HSD_Controller_804DE5B8

.obj HSD_Controller_804DE5C0, global
	.4byte 0x40080000
	.4byte 0x00000000
.endobj HSD_Controller_804DE5C0

.obj HSD_Controller_804DE5C8, global
	.4byte 0x2EDBE6FF
.endobj HSD_Controller_804DE5C8

.obj gap_11_804DE5CC_sdata2, global
.hidden gap_11_804DE5CC_sdata2
	.4byte 0x00000000
.endobj gap_11_804DE5CC_sdata2

.obj HSD_Controller_804DE5D0, global
	.4byte 0x43300000
	.4byte 0x80000000
.endobj HSD_Controller_804DE5D0

.obj HSD_Controller_804DE5D8, global
	.4byte 0x00000000
	.4byte 0x00000000
.endobj HSD_Controller_804DE5D8

.obj HSD_Controller_804DE5E0, global
	.4byte 0x3FF921FB
	.4byte 0x54442D18
.endobj HSD_Controller_804DE5E0

.obj HSD_Controller_804DE5E8, global
	.4byte 0xBFF921FB
	.4byte 0x54442D18
.endobj HSD_Controller_804DE5E8

.obj HSD_Controller_804DE5F0, global
	.4byte 0x3F000000
.endobj HSD_Controller_804DE5F0

.obj gap_11_804DE5F4_sdata2, global
.hidden gap_11_804DE5F4_sdata2
	.4byte 0x00000000
.endobj gap_11_804DE5F4_sdata2

.obj HSD_Controller_804DE5F8, global
	.4byte 0xC002D97C
	.4byte 0x7F3321D2
.endobj HSD_Controller_804DE5F8

.obj HSD_Controller_804DE600, global
	.4byte 0xBFE921FB
	.4byte 0x54442D18
.endobj HSD_Controller_804DE600

.obj HSD_Controller_804DE608, global
	.4byte 0x3FE921FB
	.4byte 0x54442D18
.endobj HSD_Controller_804DE608

.obj HSD_Controller_804DE610, global
	.4byte 0x4002D97C
	.4byte 0x7F3321D2
.endobj HSD_Controller_804DE610

.obj HSD_Controller_804DE618, global
	.4byte 0x43300000
	.4byte 0x00000000
.endobj HSD_Controller_804DE618
