{
	"name": "fpga-support",
	"displayName": "FPGA Develop Support",
	"description": "Language support for TCL&HDL",
	"publisher": "sterben",
	"homepage": "https://github.com/Bestduan/fpga_support_plug",
    "version": "0.1.12",
    "main": "./src/extension",
    "icon": "images/FPGAs.png",
	"repository": {
		"type": "git",
		"url": "https://github.com/Bestduan/fpga_support_plug.git"
	},
	"bugs": {
		"url": "https://github.com/Bestduan/fpga_support_plug/issues"
	},
	"engines": {
		"vscode": "^1.42.1"
	},
	"categories": [
		"Extension Packs",
		"Programming Languages",
		"Snippets"
	],
	"activationEvents": [
		"*"
	],
	"contributes": {
		"configuration": {
			"title": "FPGAs",
			"properties": {
				"HDL.Indexing": {
					"type": "boolean",
					"default": true,
					"description": "Enable the automatic indexing when opening a folder or workspace"
				},
				"HDL.parallelProcessing": {
					"type": "integer",
					"default": 10,
					"description": "This is the number of files it should attempt to process in parallel. Processing consist of opening found files and perform matching to find symbols."
				},
				"HDL.excludeIndexing": {
					"type": "string",
					"default": "insert globPattern here",
					"description": "Exclude files from indexing by a globPattern"
				},
				"HDL.linting.linter": {
					"scope": "window",
					"type": "string",
					"enum": [
						"xvlog",
						"iverilog",
						"verilator",
						"modelsim",
						"none"
					],
					"default": "xvlog",
					"description": "Select the verilog linter. Possible values are 'iverilog', 'verilator', xvlog' or 'none'"
                },
                "HDL.linting.runFilePath": {
					"scope": "window",
					"type": "string",
					"default": "default",
					"description": "simulate tool will be run at the file location for linting. Else it will be run at workspace folder."
				},
				"HDL.linting.iverilog.arguments": {
					"scope": "window",
					"type": "string",
					"default": "",
					"description": "Add Icarus Verilog arguments here (like macros). They will be added to Icarus Verilog while linting (The command \"-t null\" will be added by the linter by default)"
				},
				"HDL.linting.modelsim.arguments": {
					"scope": "window",
					"type": "string",
					"default": "",
					"description": "Add Modelsim arguments here. They will be added to Modelsim while linting."
				},
				"HDL.linting.verilator.arguments": {
					"scope": "window",
					"type": "string",
					"default": "",
					"description": "Add Verilator arguments here (like macros). They will be added to Verilator while linting (The command \"--lint-only -I<document folder>\" will be added by the linter by default)"
				},
				"HDL.linting.modelsim.work": {
					"scope": "window",
					"type": "string",
					"default": "",
					"description": "Add Modelsim work library here."
				},
                "PRJ.xilinx.install.path": {
					"scope": "window",
					"type": "string",
					"default": "",
					"description": "set the xilinx install path. \n e.g. : D:/APP/vivado_18_3"
				},
                "PRJ.xilinx.BD.repo.path": {
					"scope": "window",
					"type": "string",
					"default": "",
					"description": "set the xilinx bd_repo_path"
				},
                "PRJ.xilinx.IP.repo.path": {
					"scope": "window",
					"type": "string",
					"default": "D:/project/FPGA/.Lib/xIP",
					"description": "set the xilinx ip_repo_path"
                },
                "TOOL.iVerilog.install.path": {
					"scope": "window",
					"type": "string",
					"default": "",
                    "description": "set the iVerilog install path. \n e.g. : D:/APP/iverilog/bin"
                },
                "TOOL.gtkwave.install.path": {
					"scope": "window",
					"type": "string",
					"default": "",
                    "description": "set the gtkwave install path. \n e.g. : D:/APP/iverilog/gtkwave/bin"
                },
				"TOOL.SerialPortMonitor.BaudRate": {
					"type": "integer",
					"scope": "resource",
					"markdownDescription": "SerialPort Baud Rate",
					"default": "115200",
					"enum": [
						"1382400",
						"921600",
						"460800",
						"256000",
						"230400",
						"128000",
						"115200",
						"9600",
						"4800",
						"2400",
						"1200"
					]
				},
				"TOOL.SerialPortMonitor.DataBits": {
					"type": "string",
					"scope": "resource",
					"markdownDescription": "SerialPort Data Bits width",
					"default": "8",
					"enum": [
						"5",
						"6",
						"7",
						"8"
					]
				},
				"TOOL.SerialPortMonitor.Parity": {
					"type": "string",
					"scope": "resource",
					"markdownDescription": "SerialPort Parity bit",
					"default": "None",
					"enum": [
						"None",
						"Odd",
						"Even",
						"Mark",
						"Space"
					]
				},
				"TOOL.SerialPortMonitor.StopBits": {
					"type": "string",
					"scope": "resource",
					"markdownDescription": "SerialPort Stop Bits",
					"default": "1",
					"enum": [
						"1",
						"1.5",
						"2"
					],
					"enumDescriptions": [
						"One",
						"Two",
						"OnePointFive"
					]
				}
			}
		},		
		"viewsContainers": {
			"activitybar": [
				{
					"id": "TOOL",
					"title": "FPGA Tool",
					"icon": "images/svg/FPGAs.svg"
				}
			]
		},
		"views": {
			"TOOL": [
                {
                    "id": "TOOL.file_tree",
					"name": "File"
				},
				{
                    "id": "TOOL.Tool_tree",
					"name": "Tool"
				},
				{
					"id": "TOOL.fpga_tree",
					"name": "FPGA Options"
				},
				{
					"id": "TOOL.sdk_tree",
					"name": "SDK Options"
				}
			]
		},
		"languages": [
			{
				"id": "tcl",
				"aliases": [
					"TCL",
					"Xilinx Constraints File",
					"Synopsis Constraints File"
				],
				"extensions": [
					".tcl",
					".sdc",
					".xdc",
					".fdc"
				],
				"configuration": "./config/tcl.configuration.json"
			},
			{
				"id": "vhdl",
				"aliases": [
					"VHDL",
					"vhdl"
				],
				"extensions": [
					".vhd",
					".vhdl",
					".vho",
					".vht"
				],
				"configuration": "./config/vhdl.configuration.json"
			},
			{
				"id": "verilog",
				"aliases": [
					"Verilog",
					"verilog"
				],
				"extensions": [
					".v",
					".V",
					".vh",
					".vl"
				],
				"configuration": "./config/verilog.configuration.json"
			},
			{
				"id": "systemverilog",
				"aliases": [
					"System Verilog",
					"systemverilog"
				],
				"extensions": [
					".sv",
					".SV"
				],
				"configuration": "./config/systemverilog.configuration.json"
			}
		],
		"jsonValidation": [
			{
				"fileMatch": "**/Property.json",
				"url": "./Property.json"
			}
		],
		"grammars": [
			{
				"language": "tcl",
				"scopeName": "source.tcl",
				"path": "./syntaxes/tcl.json"
			},
			{
				"language": "vhdl",
				"scopeName": "source.vhdl",
				"path": "./syntaxes/vhdl.json"
			},
			{
				"language": "verilog",
				"scopeName": "source.verilog",
				"path": "./syntaxes/verilog.json"
			},
			{
				"language": "systemverilog",
				"scopeName": "source.systemverilog",
				"path": "./syntaxes/systemverilog.json"
			}
		],
		"snippets": [
			{
				"language": "tcl",
				"path": "./snippets/tcl.json"
			},
			{
				"language": "vhdl",
				"path": "./snippets/vhdl.json"
			},
			{
				"language": "verilog",
				"path": "./snippets/verilog.json"
			},
			{
				"language": "systemverilog",
				"path": "./snippets/systemverilog.json"
			}
		],
		"commands": [
			{
				"command": "TOOL.Gen_Property",
				"title": "generate Property file",
				"category": "TOOL"
			},
			{
				"command": "TOOL.Gen_BOOT",
				"title": "Gen_BOOT",
				"category": "TOOL"
			},
			{
				"command": "TOOL.clean",
				"title": "clean",
				"category": "TOOL"
			},
			{
				"command": "TOOL.SerialPort",
				"title": "Serial monitor",
				"category": "TOOL"
			},
			{
				"command": "FPGA.instance",
				"title": "Instance",
				"category": "FPGA"
			},
			{
				"command": "FPGA.testbench",
				"title": "Testbench",
				"category": "FPGA"
            },
            {
				"command": "FPGA.Simulate",
				"title": "Simulate",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Init",
				"title": "Init",
				"category": "FPGA"
			},
			{
				"command": "FPGA.top",
				"title": "Set as top",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Update",
				"title": "Update designed file",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Sim",
				"title": "Run the Simulation",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Build",
				"title": "Build the current fpga project",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Synth",
				"title": "Synth the current fpga project",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Impl",
				"title": "Impl the current fpga project",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Gen_Bit",
				"title": "Generate the bit file",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Program",
				"title": "Download the bit file into the device",
				"category": "FPGA"
			},
			{
				"command": "FPGA.GUI",
				"title": "Open the GUI",
				"category": "FPGA"
			},
			{
				"command": "FPGA.exit",
				"title": "Exit the current project",
				"category": "FPGA"
			},
			{
				"command": "FPGA.addDevice",
				"title": "Add devices to the database",
				"category": "FPGA"
			},
			{
				"command": "FPGA.delDevice",
				"title": "Remove the device from the database",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Overwrite testbench",
				"title": "Overwrite the template of testbench",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Overwrite bd_file",
				"title": "Overwrite the bd_file",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Add bd_file",
				"title": "Add a bd_file",
				"category": "FPGA"
			},
			{
				"command": "FPGA.Delete bd_file",
				"title": "Delete the bd_file",
				"category": "FPGA"
			},
			{
				"command": "SDK.Init",
				"title": "Init",
				"category": "SDK"
			},
			{
				"command": "SDK.Build",
				"title": "Build",
				"category": "SDK"
			},
			{
				"command": "SDK.Download",
				"title": "Download",
				"category": "SDK"
			}
		],
		"keybindings": [
			{
				"command": "FPGA.Init",
				"key": "Alt+z",
				"mac": "Alt+z",
				"when": "editorTextFocus"
			}
		],
		"menus": {
			"editor/context": [
				{
					"when": "editorLangId == verilog || editorLangId == systemverilog || editorLangId == vhdl",
					"command": "FPGA.top",
					"group": "navigation@1"
                },
                {
					"when": "editorLangId == verilog || editorLangId == systemverilog",
					"command": "FPGA.Simulate",
					"group": "navigation@1"
				},
				{
					"when": "editorLangId == verilog || editorLangId == systemverilog",
					"command": "FPGA.testbench",
					"group": "navigation@1"
				},
				{
					"when": "editorLangId == verilog || editorLangId == systemverilog",
					"command": "FPGA.instance",
					"group": "navigation@1"
				}
            ],
            "explorer/context": [
                {
                    "when": "resourceLangId == verilog || resourceLangId == systemverilog || resourceLangId == vhdl",
					"command": "FPGA.top",
					"group": "navigation@1"
                },
                {
                    "when": "resourceLangId == verilog || resourceLangId == systemverilog || resourceLangId == vhdl",
					"command": "FPGA.Simulate",
					"group": "navigation@2"
                }
            ]
		}
	},
	"devDependencies": {
		"@types/glob": "^7.1.1",
		"@types/mocha": "^7.0.1",
		"@types/node": "^12.11.7",
		"@types/vscode": "^1.42.0",
		"eslint": "^6.8.0",
		"glob": "^7.1.6",
		"mocha": "^7.0.1",
		"typescript": "^3.7.5",
		"vscode-test": "^1.3.0"
	}
}
