Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Aug 19 21:58:31 2019
| Host         : FPGA1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -file emulation_wrapper_top_control_sets_placed.rpt
| Design       : emulation_wrapper_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution

1. Summary
----------

+-------------------------------+-------+
|             Status            | Count |
+-------------------------------+-------+
| Number of unique control sets |    28 |
+-------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             635 |          533 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |             351 |           96 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


