
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : top_impl

# Written on Thu Oct 31 10:26:40 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/user/SDR-HLS/2.HLSImplementation/top/build/top.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                               Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
0 -       clk25_0__io                         25.0 MHz      40.000        declared     default_clkgroup          2    
                                                                                                                      
0 -       System                              200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                      
0 -       ecp5pll_Z1|CLKOP_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     2683 
======================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                              Clock Pin                   Non-clock Pin     Non-clock Pin                 
Clock                               Load      Pin                                 Seq Example                 Seq Example       Comb Example                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clk25_0__io                         2         clk25_0__io(port)                   cd_sync.U\$2.CK             -                 cd_sync.clk_buf.buf.buf0.I(IB)
                                                                                                                                                              
System                              0         -                                   -                           -                 -                             
                                                                                                                                                              
ecp5pll_Z1|CLKOP_inferred_clock     2683      ecp5pll.pll_inst.CLKOP(EHXPLLL)     phase_increment[63:0].C     -                 -                             
==============================================================================================================================================================
