Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 30 16:35:43 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   801 |
|    Minimum number of control sets                        |   801 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   848 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   801 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |   238 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |   549 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           45 |
| No           | No                    | Yes                    |            1210 |          357 |
| No           | Yes                   | No                     |              53 |           14 |
| Yes          | No                    | No                     |            3279 |         1596 |
| Yes          | No                    | Yes                    |           17280 |         8034 |
| Yes          | Yes                   | No                     |            1336 |          553 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                  Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[55][5]_i_1_n_0  |                1 |              1 |         1.00 |
|  CLK_GEN/clk_disp    | BTN_SCAN/p_0_in                                 |                                  |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[179][5]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[143][4]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[44][6]_i_1_n_0  |                2 |              2 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[4]_rep__1    |                2 |              3 |         1.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[114][7]_i_1_n_0 |                2 |              3 |         1.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[28][6]_i_1_n_0  |                1 |              3 |         3.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[84][7]_i_1_n_0  |                1 |              3 |         3.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[248][6]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[3]_rep__1_0  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[3]_rep__1    |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[4]_rep__0    |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[3]_rep__0    |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[2]_rep__4    |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[6]_rep__0    |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[3]_rep__2    |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | DEBUG_CTRL/tail_reg[1]_rep__2    |                3 |              4 |         1.33 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[189][6]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[175][6]_i_1_n_0 |                3 |              4 |         1.33 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[247][6]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[54][7]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[67][6]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[79][7]_i_1_n_0  |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[97][7]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[99][6]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                 |                                  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[106][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[102][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[101][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[110][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[10][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[109][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[107][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[108][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[111][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[115][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[112][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[116][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[113][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[117][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[119][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[118][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[11][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[124][7]_i_1_n_0 |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[121][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[125][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[122][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[129][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[128][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[126][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[127][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[12][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[130][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[135][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[133][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[134][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[132][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[131][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[136][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[139][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[13][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[137][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[138][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[145][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[146][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[141][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[142][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[144][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[14][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[150][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[149][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[148][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[147][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[156][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[154][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[151][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[152][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[153][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[15][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[157][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[159][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[163][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[165][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[162][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[166][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[164][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[161][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[171][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[167][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[16][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[168][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[169][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[174][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[172][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[173][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[176][7]_i_1_n_0 |                5 |              5 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[177][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[180][7]_i_1_n_0 |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[17][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[181][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[184][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[182][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[183][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[186][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[185][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[190][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[18][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[187][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[188][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[193][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[195][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[192][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[191][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[194][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[197][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[199][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[19][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[198][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[200][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[201][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[204][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[203][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[1][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[202][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[205][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[206][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[214][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[215][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[213][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[211][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[212][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[218][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[217][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[21][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[219][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[216][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[220][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[223][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[221][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[224][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[222][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[227][7]_i_1_n_0 |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[226][7]_i_1_n_0 |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[225][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[229][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[228][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[22][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[231][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[232][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[230][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[234][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[233][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[235][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[239][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[23][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[236][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[237][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[238][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[242][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[240][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[241][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[243][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  debug_clk           | core/reg_IF_ID/E[0]                             | rst_all                          |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[244][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[246][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[249][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[24][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[26][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[253][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[255][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[27][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[25][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[29][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[2][7]_i_1_n_0   |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[30][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[32][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[209][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[36][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[35][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[33][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[38][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[40][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[42][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[43][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[39][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[3][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[41][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[49][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[47][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[48][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[45][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[208][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[4][7]_i_1_n_0   |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[53][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[207][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[51][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[52][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[50][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[58][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[56][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[57][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[5][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[62][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[64][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[60][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[61][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[63][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[68][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[69][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[20][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[65][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[6][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[66][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[74][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[70][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[71][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[72][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[75][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[73][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[7][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[76][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[78][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[80][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[210][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[77][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[82][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[81][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[85][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[83][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[100][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[87][7]_i_1_n_0  |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[88][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[89][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[8][7]_i_1_n_0   |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[86][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[91][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[95][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[96][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[92][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[93][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[105][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[9][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[103][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/beat_counter                         | rst_all                          |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/reg_counter                          | rst_all                          |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       | UART_BUFF/buffer[104][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | UART_BUFF/datao[7]_i_1_n_0                      |                                  |                8 |              8 |         1.00 |
|  led_clk_BUFG        |                                                 | DISPLAY/seg_an_shift             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/E[0]                                  |                                  |                3 |              8 |         2.67 |
|  debug_clk           |                                                 |                                  |                6 |             13 |         2.17 |
|  CLK100MHZ_IBUF_BUFG |                                                 | uart_tx_ctrl/bitTmr              |                4 |             14 |         3.50 |
|  CLK_GEN/clk_cpu     | UART_BUFF/update_head                           | rst_all                          |                6 |             18 |         3.00 |
|  CLK_GEN/clk_disp    |                                                 |                                  |                5 |             19 |         3.80 |
|  debug_clk           | core/reg_IF_ID/isFlushed_reg_1                  | core/reg_IF_ID/isFlushed_reg_0   |               10 |             20 |         2.00 |
|  CLK_GEN/clk_cpu     |                                                 |                                  |               12 |             26 |         2.17 |
|  CLK100MHZ_IBUF_BUFG |                                                 | CLK_GEN/led_clk_0                |                8 |             31 |         3.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_27[0]           | rst_all                          |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_0[0]            | rst_all                          |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/txState__0[1]                      | uart_tx_ctrl/uart_ready          |                9 |             32 |         3.56 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_11[0]           | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_4[0]            | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/E[0]                            | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_10[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_0[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_13[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_18[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_4[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_12[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_1[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_20[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_4[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_12[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_8[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_5[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_10[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_2[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_7[0]         | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_1[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_10[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_6[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_0[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_6[0]         | rst_all                          |                8 |             32 |         4.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_17[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_1[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_14[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_3[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_10[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_7[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_9[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_11[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_5[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_8[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_9[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_2[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_16[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[24]_3[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_0[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_11[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_15[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[10]_19[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_5[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_14[0]  | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_24[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_4[0]   | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_21[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_6[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_7[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_3[0]   | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_19[0]  | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_16[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_15[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_18[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_13[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_23[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_8[0]   | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_22[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_17[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_2[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_20[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1_9[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_38[0]  | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_42[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_43[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_37[0]  | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_39[0]  | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_11[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_28[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_30[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_44[0]  | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_24[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_29[0]  | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_4[0]   | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_12[0]  | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_19[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_10[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_15[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_0[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_27[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_25[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_3[0]   | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_14[0]  | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_22[0]  | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_1[0]   | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_23[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_26[0]  | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_17[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_32[0]  | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_33[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_34[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_35[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_2[0]   | rst_all                          |                8 |             32 |         4.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_20[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_40[0]  | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_18[0]  | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_21[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_31[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_36[0]  | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_41[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_13[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_16[0]  | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_49[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_24[0] | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_51[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_50[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_52[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_22[0] | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_3[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_21[0] | rst_all                          |               22 |             32 |         1.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_7[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_0[0]   | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_47[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_10[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_11[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_9[0]   | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_19[0] | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_16[0] | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_13[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_15[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_16[0]  | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_11[0] | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_31[0] | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_29[0] | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_35[0] | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_1[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_23[0] | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_6[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_28[0] | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_8[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_7[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_17[0] | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_26[0] | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_18[0] | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_20[0] | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_36[0] | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_4[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_2[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_5[0]   | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_25[0] | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_37[0] | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_45[0]  | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_9[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_1[0]   | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_12[0]  | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_30[0] | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_10[0] | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_13[0] | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_32[0] | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_8[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_14[0] | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_46[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_34[0] | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_33[0] | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_38[0] | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_12[0] | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_5[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_6[0]  | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_39[0] | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_48[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_53[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_14[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_27[0] | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__11_15[0] | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_4[0]          | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_5[0]          | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_6[0]          | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_33[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_7[0]          | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_8[0]          | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_35[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_19[0]  | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_11[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_9[0]          | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_23[0]  | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_31[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_22[0]         | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_4[0]   | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_34[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_20[0]  | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_0[0]          | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_12[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_17[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_2[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_33[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_35[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_28[0]  | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_9[0]   | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_7[0]   | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_1[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_21[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_5[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_27[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_14[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_16[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_23[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_25[0]  | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_27[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_24[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_3[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_30[0]         | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_25[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_31[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_17[0]  | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_8[0]   | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_20[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_21[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_29[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_32[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_22[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_26[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_3[0]   | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_32[0]  | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_6[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_13[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_34[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_10[0]         | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_18[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_19[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_30[0]  | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_2[0]          | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_15[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_24[0]         | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_26[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_36[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_18[0]  | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep__9_29[0]  | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_28[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_7[0]          | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_9[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_13[0]  | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_4[0]   | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_5[0]   | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_1[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_24[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep_1[0]      | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_1[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_7[0]   | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_8[0]   | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_12[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_10[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_11[0]         | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_25[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_29[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_22[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_28[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_4[0]          | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_8[0]          | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_2[0]   | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_9[0]   | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_12[0]  | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_14[0]  | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_1[0]          | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_11[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_13[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_10[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_13[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_15[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_12[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_16[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_20[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_6[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_14[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_6[0]   | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_15[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_16[0]         | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_17[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_18[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_19[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_17[0]         | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_0[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_11[0]  | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_10[0]         | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_14[0]         | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[8]_rep__0_3[0]   | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_18[0]         | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_2[0]          | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_21[0]         | rst_all                          |               23 |             32 |         1.39 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_19[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_26[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_27[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_23[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_3[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_5[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_24[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_26[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_9[0]          | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_7[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_2[0]          | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_8[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_22[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_29[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_3[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_21[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_20[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_25[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_6[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_28[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_23[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_30[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_27[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_31[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_5[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[9]_4[0]          | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_5[0]           | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_24[0]          | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_11[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_26[0]          | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_3[0]           | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_13[0]          | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_6[0]           | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_8[0]           | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_9[0]           | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4[0]           | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_0[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_1[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_10[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_0[0]           | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_21[0]          | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_28[0]          | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_11[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_12[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_2[0]           | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6[0]             | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_1[0]           | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_16[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_17[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_10[0]          | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_12[0]          | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_15[0]          | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_18[0]          | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_25[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_20[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_23[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_30[0]          | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_4[0]           | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_7[0]           | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_27[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_14[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_19[0]          | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_22[0]          | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_39[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_18[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_16[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_30[0]        | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_40[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_29[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_36[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_22[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_45[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_47[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_61[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_9[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4[0]           | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_5[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_48[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_25[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_63[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_1[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_2[0]         | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_60[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_13[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_49[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_35[0]        | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_10[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_52[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_3[0]         | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_34[0]        | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_37[0]        | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_41[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_50[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_62[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_32[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_24[0]        | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_27[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_4[0]         | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_54[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_26[0]        | rst_all                          |               22 |             32 |         1.45 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_17[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_21[0]        | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_31[0]        | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_42[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_23[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_43[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_53[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_55[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_56[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_15[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_57[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_58[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_51[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_64[0]        | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_7[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_28[0]        | rst_all                          |               23 |             32 |         1.39 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_38[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_19[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_14[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_59[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_8[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_44[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_6[0]         | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_0[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_46[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_20[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[208][31]_i_4_33[0]        | rst_all                          |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_5[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_15[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_32[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_14[0]        | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_16[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_31[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_33[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_39[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_21[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_26[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_43[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_18[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_24[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_19[0]        | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_17[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_40[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_6[0]         | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_8[0]         | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_27[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_4[0]         | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_2[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_18[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_27[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_7[0]         | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_21[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_12[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_2[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_35[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_26[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_36[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_41[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_9[0]         | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_24[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_0[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_23[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[0][31]_i_6_29[0]          | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_11[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_30[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_13[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_37[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_22[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_1[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_14[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_25[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_22[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_25[0]        | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_29[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_42[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_11[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_20[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_44[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4[0]           | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_12[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_16[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_19[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_3[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_17[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_20[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_13[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_34[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_23[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_15[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_28[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[298][31]_i_4_38[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_52[0]        | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_3[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_42[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_31[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_4[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_5[0]         | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_40[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_51[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_8[0]         | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_47[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_53[0]        | rst_all                          |                8 |             32 |         4.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_28[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_34[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_35[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_50[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_29[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_38[0]        | rst_all                          |                7 |             32 |         4.57 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_56[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_30[0]        | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_44[0]        | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_43[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_33[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_36[0]        | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_9[0]         | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_39[0]        | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_49[0]        | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_54[0]        | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_45[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_6[0]         | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_48[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_32[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_37[0]        | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_7[0]         | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_41[0]        | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_55[0]        | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk           | core/reg_IF_ID/i_/BTB[384][31]_i_4_46[0]        | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg                    | core/reg_EXE_MEM/isFlushed_reg_0 |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_20[0]           | rst_all                          |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_23[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_9[0]            | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_10[0]           | rst_all                          |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_14[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_5[0]            | rst_all                          |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_19[0]           | rst_all                          |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_26[0]           | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_15[0]           | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_28[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_13[0]           | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_3[0]            | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_29[0]           | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_21[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_12[0]           | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_18[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_16[0]           | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_2[0]            | rst_all                          |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_7[0]            | rst_all                          |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_17[0]           | rst_all                          |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_8[0]            | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_25[0]           | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_22[0]           | rst_all                          |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_1[0]            | rst_all                          |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_6[0]            | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_24[0]           | rst_all                          |               17 |             32 |         1.88 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg                    |                                  |               17 |             33 |         1.94 |
|  CLK_GEN/clk_cpu     | core/data_ram/sim_uart_char_valid               | rst_all                          |               32 |             54 |         1.69 |
|  led_clk_BUFG        |                                                 |                                  |               20 |             60 |         3.00 |
|  debug_clk           | core/reg_IF_ID/isFlushed_reg_1                  |                                  |               27 |             89 |         3.30 |
|  debug_clk           | core/reg_IF_ID/PC_EN_IF                         | rst_all                          |               49 |            120 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0          | rst_all                          |               43 |            131 |         3.05 |
|  debug_clk           | core/reg_ID_EX/rst_all_reg                      |                                  |              150 |            214 |         1.43 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                       |                                  |              267 |            878 |         3.29 |
|  debug_clk           |                                                 | rst_all                          |              357 |           1210 |         3.39 |
| ~debug_clk           | core/reg_EXE_MEM/E[0]                           |                                  |             1123 |           2048 |         1.82 |
+----------------------+-------------------------------------------------+----------------------------------+------------------+----------------+--------------+


