// Seed: 643935092
module module_0 (
    output wire  id_0,
    output logic id_1,
    input  tri0  id_2,
    input  wire  id_3
    , id_6,
    output wor   id_4
);
  always wait (1) if (1) @(posedge id_3) id_1 <= 1'b0;
  wire id_7;
  wire id_8;
  assign module_1.type_1 = 0;
  assign id_4 = id_3;
  assign id_0 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    input tri id_3,
    output logic id_4,
    input uwire id_5
);
  always id_4 <= 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_3,
      id_2
  );
endmodule
