/// Auto-generated register definitions for UOTGHS
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::uotghs {

// ============================================================================
// UOTGHS - USB On-The-Go Interface
// Base Address: 0x400AC000
// ============================================================================

/// UOTGHS Register Structure
struct UOTGHS_Registers {

    /// Device General Control Register
    /// Offset: 0x0000
    /// Reset value: 0x00000100
    /// Access: read-write
    volatile uint32_t DEVCTRL;

    /// Device Global Interrupt Status Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DEVISR;

    /// Device Global Interrupt Clear Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t DEVICR;

    /// Device Global Interrupt Set Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t DEVIFR;

    /// Device Global Interrupt Mask Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DEVIMR;

    /// Device Global Interrupt Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t DEVIDR;

    /// Device Global Interrupt Enable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t DEVIER;

    /// Device Endpoint Register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVEPT;

    /// Device Frame Number Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DEVFNUM;
    uint8_t RESERVED_0024[220]; ///< Reserved

    /// Device Endpoint Configuration Register (n = 0)
    /// Offset: 0x0100
    /// Access: read-write
    volatile uint32_t DEVEPTCFG[10];
    uint8_t RESERVED_0104[44]; ///< Reserved

    /// Device Endpoint Status Register (n = 0)
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t DEVEPTISR[10];

    /// Device Endpoint Status Register (n = 0)
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t DEVEPTISR0_ISOENPT;
    uint8_t RESERVED_0134[44]; ///< Reserved

    /// Device Endpoint Clear Register (n = 0)
    /// Offset: 0x0160
    /// Access: write-only
    volatile uint32_t DEVEPTICR[10];

    /// Device Endpoint Clear Register (n = 0)
    /// Offset: 0x0160
    /// Access: write-only
    volatile uint32_t DEVEPTICR0_ISOENPT;
    uint8_t RESERVED_0164[44]; ///< Reserved

    /// Device Endpoint Set Register (n = 0)
    /// Offset: 0x0190
    /// Access: write-only
    volatile uint32_t DEVEPTIFR[10];

    /// Device Endpoint Set Register (n = 0)
    /// Offset: 0x0190
    /// Access: write-only
    volatile uint32_t DEVEPTIFR0_ISOENPT;
    uint8_t RESERVED_0194[44]; ///< Reserved

    /// Device Endpoint Mask Register (n = 0)
    /// Offset: 0x01C0
    /// Access: read-only
    volatile uint32_t DEVEPTIMR[10];

    /// Device Endpoint Mask Register (n = 0)
    /// Offset: 0x01C0
    /// Access: read-only
    volatile uint32_t DEVEPTIMR0_ISOENPT;
    uint8_t RESERVED_01C4[44]; ///< Reserved

    /// Device Endpoint Enable Register (n = 0)
    /// Offset: 0x01F0
    /// Access: write-only
    volatile uint32_t DEVEPTIER[10];

    /// Device Endpoint Enable Register (n = 0)
    /// Offset: 0x01F0
    /// Access: write-only
    volatile uint32_t DEVEPTIER0_ISOENPT;
    uint8_t RESERVED_01F4[44]; ///< Reserved

    /// Device Endpoint Disable Register (n = 0)
    /// Offset: 0x0220
    /// Access: write-only
    volatile uint32_t DEVEPTIDR[10];

    /// Device Endpoint Disable Register (n = 0)
    /// Offset: 0x0220
    /// Access: write-only
    volatile uint32_t DEVEPTIDR0_ISOENPT;
    uint8_t RESERVED_0224[236]; ///< Reserved

    /// Device DMA Channel Next Descriptor Address Register (n = 1)
    /// Offset: 0x0310
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC1;

    /// Device DMA Channel Address Register (n = 1)
    /// Offset: 0x0314
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS1;

    /// Device DMA Channel Control Register (n = 1)
    /// Offset: 0x0318
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL1;

    /// Device DMA Channel Status Register (n = 1)
    /// Offset: 0x031C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS1;

    /// Device DMA Channel Next Descriptor Address Register (n = 2)
    /// Offset: 0x0320
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC2;

    /// Device DMA Channel Address Register (n = 2)
    /// Offset: 0x0324
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS2;

    /// Device DMA Channel Control Register (n = 2)
    /// Offset: 0x0328
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL2;

    /// Device DMA Channel Status Register (n = 2)
    /// Offset: 0x032C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS2;

    /// Device DMA Channel Next Descriptor Address Register (n = 3)
    /// Offset: 0x0330
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC3;

    /// Device DMA Channel Address Register (n = 3)
    /// Offset: 0x0334
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS3;

    /// Device DMA Channel Control Register (n = 3)
    /// Offset: 0x0338
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL3;

    /// Device DMA Channel Status Register (n = 3)
    /// Offset: 0x033C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS3;

    /// Device DMA Channel Next Descriptor Address Register (n = 4)
    /// Offset: 0x0340
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC4;

    /// Device DMA Channel Address Register (n = 4)
    /// Offset: 0x0344
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS4;

    /// Device DMA Channel Control Register (n = 4)
    /// Offset: 0x0348
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL4;

    /// Device DMA Channel Status Register (n = 4)
    /// Offset: 0x034C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS4;

    /// Device DMA Channel Next Descriptor Address Register (n = 5)
    /// Offset: 0x0350
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC5;

    /// Device DMA Channel Address Register (n = 5)
    /// Offset: 0x0354
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS5;

    /// Device DMA Channel Control Register (n = 5)
    /// Offset: 0x0358
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL5;

    /// Device DMA Channel Status Register (n = 5)
    /// Offset: 0x035C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS5;

    /// Device DMA Channel Next Descriptor Address Register (n = 6)
    /// Offset: 0x0360
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC6;

    /// Device DMA Channel Address Register (n = 6)
    /// Offset: 0x0364
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS6;

    /// Device DMA Channel Control Register (n = 6)
    /// Offset: 0x0368
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL6;

    /// Device DMA Channel Status Register (n = 6)
    /// Offset: 0x036C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS6;

    /// Device DMA Channel Next Descriptor Address Register (n = 7)
    /// Offset: 0x0370
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMANXTDSC7;

    /// Device DMA Channel Address Register (n = 7)
    /// Offset: 0x0374
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMAADDRESS7;

    /// Device DMA Channel Control Register (n = 7)
    /// Offset: 0x0378
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMACONTROL7;

    /// Device DMA Channel Status Register (n = 7)
    /// Offset: 0x037C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DEVDMASTATUS7;
    uint8_t RESERVED_0380[128]; ///< Reserved

    /// Host General Control Register
    /// Offset: 0x0400
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTCTRL;

    /// Host Global Interrupt Status Register
    /// Offset: 0x0404
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t HSTISR;

    /// Host Global Interrupt Clear Register
    /// Offset: 0x0408
    /// Access: write-only
    volatile uint32_t HSTICR;

    /// Host Global Interrupt Set Register
    /// Offset: 0x040C
    /// Access: write-only
    volatile uint32_t HSTIFR;

    /// Host Global Interrupt Mask Register
    /// Offset: 0x0410
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t HSTIMR;

    /// Host Global Interrupt Disable Register
    /// Offset: 0x0414
    /// Access: write-only
    volatile uint32_t HSTIDR;

    /// Host Global Interrupt Enable Register
    /// Offset: 0x0418
    /// Access: write-only
    volatile uint32_t HSTIER;

    /// Host Pipe Register
    /// Offset: 0x041C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTPIP;

    /// Host Frame Number Register
    /// Offset: 0x0420
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTFNUM;

    /// Host Address 1 Register
    /// Offset: 0x0424
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTADDR1;

    /// Host Address 2 Register
    /// Offset: 0x0428
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTADDR2;

    /// Host Address 3 Register
    /// Offset: 0x042C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTADDR3;
    uint8_t RESERVED_0430[208]; ///< Reserved

    /// Host Pipe Configuration Register (n = 0)
    /// Offset: 0x0500
    /// Access: read-write
    volatile uint32_t HSTPIPCFG[10];

    /// Host Pipe Configuration Register (n = 0)
    /// Offset: 0x0500
    /// Access: read-write
    volatile uint32_t HSTPIPCFG0_HSBOHSCP;
    uint8_t RESERVED_0504[44]; ///< Reserved

    /// Host Pipe Status Register (n = 0)
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR[10];

    /// Host Pipe Status Register (n = 0)
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR0_INTPIPES;

    /// Host Pipe Status Register (n = 0)
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR0_ISOPIPES;
    uint8_t RESERVED_0534[44]; ///< Reserved

    /// Host Pipe Clear Register (n = 0)
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR[10];

    /// Host Pipe Clear Register (n = 0)
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR0_INTPIPES;

    /// Host Pipe Clear Register (n = 0)
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR0_ISOPIPES;
    uint8_t RESERVED_0564[44]; ///< Reserved

    /// Host Pipe Set Register (n = 0)
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR[10];

    /// Host Pipe Set Register (n = 0)
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR0_INTPIPES;

    /// Host Pipe Set Register (n = 0)
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR0_ISOPIPES;
    uint8_t RESERVED_0594[44]; ///< Reserved

    /// Host Pipe Mask Register (n = 0)
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR[10];

    /// Host Pipe Mask Register (n = 0)
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR0_INTPIPES;

    /// Host Pipe Mask Register (n = 0)
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR0_ISOPIPES;
    uint8_t RESERVED_05C4[44]; ///< Reserved

    /// Host Pipe Enable Register (n = 0)
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER[10];

    /// Host Pipe Enable Register (n = 0)
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER0_INTPIPES;

    /// Host Pipe Enable Register (n = 0)
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER0_ISOPIPES;
    uint8_t RESERVED_05F4[44]; ///< Reserved

    /// Host Pipe Disable Register (n = 0)
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR[10];

    /// Host Pipe Disable Register (n = 0)
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR0_INTPIPES;

    /// Host Pipe Disable Register (n = 0)
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR0_ISOPIPES;
    uint8_t RESERVED_0624[44]; ///< Reserved

    /// Host Pipe IN Request Register (n = 0)
    /// Offset: 0x0650
    /// Access: read-write
    volatile uint32_t HSTPIPINRQ[10];
    uint8_t RESERVED_0654[44]; ///< Reserved

    /// Host Pipe Error Register (n = 0)
    /// Offset: 0x0680
    /// Access: read-write
    volatile uint32_t HSTPIPERR[10];
    uint8_t RESERVED_0684[140]; ///< Reserved

    /// Host DMA Channel Next Descriptor Address Register (n = 1)
    /// Offset: 0x0710
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC1;

    /// Host DMA Channel Address Register (n = 1)
    /// Offset: 0x0714
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS1;

    /// Host DMA Channel Control Register (n = 1)
    /// Offset: 0x0718
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL1;

    /// Host DMA Channel Status Register (n = 1)
    /// Offset: 0x071C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS1;

    /// Host DMA Channel Next Descriptor Address Register (n = 2)
    /// Offset: 0x0720
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC2;

    /// Host DMA Channel Address Register (n = 2)
    /// Offset: 0x0724
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS2;

    /// Host DMA Channel Control Register (n = 2)
    /// Offset: 0x0728
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL2;

    /// Host DMA Channel Status Register (n = 2)
    /// Offset: 0x072C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS2;

    /// Host DMA Channel Next Descriptor Address Register (n = 3)
    /// Offset: 0x0730
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC3;

    /// Host DMA Channel Address Register (n = 3)
    /// Offset: 0x0734
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS3;

    /// Host DMA Channel Control Register (n = 3)
    /// Offset: 0x0738
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL3;

    /// Host DMA Channel Status Register (n = 3)
    /// Offset: 0x073C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS3;

    /// Host DMA Channel Next Descriptor Address Register (n = 4)
    /// Offset: 0x0740
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC4;

    /// Host DMA Channel Address Register (n = 4)
    /// Offset: 0x0744
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS4;

    /// Host DMA Channel Control Register (n = 4)
    /// Offset: 0x0748
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL4;

    /// Host DMA Channel Status Register (n = 4)
    /// Offset: 0x074C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS4;

    /// Host DMA Channel Next Descriptor Address Register (n = 5)
    /// Offset: 0x0750
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC5;

    /// Host DMA Channel Address Register (n = 5)
    /// Offset: 0x0754
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS5;

    /// Host DMA Channel Control Register (n = 5)
    /// Offset: 0x0758
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL5;

    /// Host DMA Channel Status Register (n = 5)
    /// Offset: 0x075C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS5;

    /// Host DMA Channel Next Descriptor Address Register (n = 6)
    /// Offset: 0x0760
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC6;

    /// Host DMA Channel Address Register (n = 6)
    /// Offset: 0x0764
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS6;

    /// Host DMA Channel Control Register (n = 6)
    /// Offset: 0x0768
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL6;

    /// Host DMA Channel Status Register (n = 6)
    /// Offset: 0x076C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS6;

    /// Host DMA Channel Next Descriptor Address Register (n = 7)
    /// Offset: 0x0770
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMANXTDSC7;

    /// Host DMA Channel Address Register (n = 7)
    /// Offset: 0x0774
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMAADDRESS7;

    /// Host DMA Channel Control Register (n = 7)
    /// Offset: 0x0778
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMACONTROL7;

    /// Host DMA Channel Status Register (n = 7)
    /// Offset: 0x077C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HSTDMASTATUS7;
    uint8_t RESERVED_0780[128]; ///< Reserved

    /// General Control Register
    /// Offset: 0x0800
    /// Reset value: 0x03004000
    /// Access: read-write
    volatile uint32_t CTRL;

    /// General Status Register
    /// Offset: 0x0804
    /// Reset value: 0x00000400
    /// Access: read-only
    volatile uint32_t SR;

    /// General Status Clear Register
    /// Offset: 0x0808
    /// Access: write-only
    volatile uint32_t SCR;

    /// General Status Set Register
    /// Offset: 0x080C
    /// Access: write-only
    volatile uint32_t SFR;
    uint8_t RESERVED_0810[28]; ///< Reserved

    /// General Finite State Machine Register
    /// Offset: 0x082C
    /// Reset value: 0x00000009
    /// Access: read-only
    volatile uint32_t FSM;
};

static_assert(sizeof(UOTGHS_Registers) >= 2096, "UOTGHS_Registers size mismatch");

/// UOTGHS peripheral instance
constexpr UOTGHS_Registers* UOTGHS = 
    reinterpret_cast<UOTGHS_Registers*>(0x400AC000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::uotghs
