

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 18:55:20 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       67|  20.000 ns|  0.670 us|    3|   68|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_121_1_fu_141  |cordiccart2pol_Pipeline_VITIS_LOOP_121_1  |       63|       63|  0.630 us|  0.630 us|   62|   62|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     109|    256|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    132|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     150|    468|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_121_1_fu_141  |cordiccart2pol_Pipeline_VITIS_LOOP_121_1  |        0|   2|  109|  250|    0|
    |mul_12s_10ns_21_1_1_U12                              |mul_12s_10ns_21_1_1                       |        0|   1|    0|    6|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   3|  109|  256|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |x_1_fu_216_p2        |         -|   0|  0|  12|           1|          12|
    |y_1_fu_222_p2        |         -|   0|  0|  12|           1|          12|
    |and_ln102_fu_202_p2  |       and|   0|  0|  12|          12|          12|
    |and_ln79_fu_172_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln85_fu_184_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln90_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_184     |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_166_p2  |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln85_fu_178_p2  |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln90_fu_190_p2  |      icmp|   0|  0|  12|          12|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  80|          54|          43|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |p_ph_reg_99           |  14|          3|    9|         27|
    |r                     |  14|          3|   12|         36|
    |theta                 |  31|          6|   12|         72|
    |theta_ap_vld          |  14|          3|    1|          3|
    |x_current_ph_reg_129  |  14|          3|   12|         36|
    |y_current_ph_reg_117  |  14|          3|   12|         36|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 132|         27|   59|        216|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln79_reg_270                                                  |   1|   0|    1|          0|
    |and_ln85_reg_274                                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                                         |   5|   0|    5|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_121_1_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |p_ph_reg_99                                                       |   9|   0|   11|          2|
    |x_current_ph_reg_129                                              |  12|   0|   12|          0|
    |y_current_ph_reg_117                                              |  12|   0|   12|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  41|   0|   43|          2|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   12|     ap_none|               x|        scalar|
|y             |   in|   12|     ap_none|               y|        scalar|
|r             |  out|   12|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   12|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

