

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5c2fe3a3630c5126663d5238361e2114  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Parsing file _cuobjdump_complete_output_zDK2ci
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x410832, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33754_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33756_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33749_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33753_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33755_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33750_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34110_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34112_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34107_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34109_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34111_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34113_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34108_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34465_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34467_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34466_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34468_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34461_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34462_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34912_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34914_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34916_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34913_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34915_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34910_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34911_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_7Pr8Pq"
Running: cat _ptx_7Pr8Pq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ReU5oB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ReU5oB --output-file  /dev/null 2> _ptx_7Pr8Pqinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_7Pr8Pq _ptx2_ReU5oB _ptx_7Pr8Pqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x410773, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4106b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x4105f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fc0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fe0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6483e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6487e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648be0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648fe0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649000; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649400; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649800; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649c00; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x64a000; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a400, array = 0x1396f30
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a480, array = 0x1396ff0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a500, array = 0x13970b0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a580, array = 0x1397170
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x4105f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 134368 (ipc=268.7) sim_rate=67184 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 12:56:30 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(40,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 245760 (ipc=245.8) sim_rate=81920 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 12:56:31 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 261888 (ipc=174.6) sim_rate=52377 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:56:33 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 276896 (ipc=138.4) sim_rate=46149 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:56:34 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 299872 (ipc=85.7) sim_rate=42838 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:56:35 2016
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 360032 (ipc=72.0) sim_rate=45004 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:56:36 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 479424 (ipc=79.9) sim_rate=53269 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:56:37 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(88,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(64,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(81,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 970848 (ipc=138.7) sim_rate=97084 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:56:38 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(55,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1159328 (ipc=154.6) sim_rate=105393 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:56:39 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(20,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(51,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(37,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1687072 (ipc=198.5) sim_rate=140589 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:56:40 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(7,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(52,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(25,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(29,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2020480 (ipc=224.5) sim_rate=155421 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:56:41 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(57,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(13,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2306400 (ipc=242.8) sim_rate=164742 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:56:42 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(30,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(36,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2649344 (ipc=264.9) sim_rate=176622 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:56:43 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(50,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(39,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(46,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3173216 (ipc=288.5) sim_rate=198326 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:56:44 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(59,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3479424 (ipc=302.6) sim_rate=204672 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:56:45 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(22,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(39,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(10,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3787392 (ipc=315.6) sim_rate=210410 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:56:46 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(78,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(44,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(42,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4391040 (ipc=337.8) sim_rate=231107 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:56:47 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(39,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4670240 (ipc=345.9) sim_rate=233512 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:56:48 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(28,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(34,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4944672 (ipc=353.2) sim_rate=235460 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:56:49 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5570688 (ipc=371.4) sim_rate=253213 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:56:50 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(51,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5857344 (ipc=377.9) sim_rate=254667 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:56:51 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(58,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(33,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(27,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 6372832 (ipc=386.2) sim_rate=265534 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:56:52 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(15,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(61,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 6638848 (ipc=390.5) sim_rate=265553 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:56:53 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(55,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(24,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6960192 (ipc=397.7) sim_rate=267699 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:56:54 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(32,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(46,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(20,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7256416 (ipc=403.1) sim_rate=268756 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:56:55 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(74,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18141,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18142,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18160,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18161,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18197,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18198,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18203,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18204,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18228,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18229,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18234,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18235,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18285,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18286,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18322,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18344,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18345,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18347,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18348,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18406,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18407,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18415,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18416,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18416,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18417,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18440,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18441,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18472,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18473,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18497,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18498,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7374496 (ipc=398.6) sim_rate=263374 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:56:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18502,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18503,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18503,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18504,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18541,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18542,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18566,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18567,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18572,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18573,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18597,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18598,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18607,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18608,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(72,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18634,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18635,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18638,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18639,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18693,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18694,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18722,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18723,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18734,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18735,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18780,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18781,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18798,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18799,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18822,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18823,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18850,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18851,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18857,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18858,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(119,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18894,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18895,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18902,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18903,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18912,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18913,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18914,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18915,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18959,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18960,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18972,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18973,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18973,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18974,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18994,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18995,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18996,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18997,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7541120 (ipc=396.9) sim_rate=260038 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:56:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19000,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19001,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19020,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(19021,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19063,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19064,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19067,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19068,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19072,0), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(133,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(19073,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19128,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19129,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(84,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19360,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(19361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19361,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(19362,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19362,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19363,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(107,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19384,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19385,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19386,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19395,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19396,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19406,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19407,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19424,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19425,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19434,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(19435,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19435,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(19436,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19460,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(19461,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19475,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(19476,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(76,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7903648 (ipc=405.3) sim_rate=263454 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:56:58 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(87,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(69,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(92,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(80,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 8353152 (ipc=417.7) sim_rate=261036 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:57:00 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(60,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(83,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(100,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 8807008 (ipc=429.6) sim_rate=266879 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:57:01 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(105,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(96,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(105,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(130,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 9244416 (ipc=440.2) sim_rate=271894 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:57:02 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(92,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(86,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(98,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 9677472 (ipc=450.1) sim_rate=276499 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:57:03 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(77,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(63,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(110,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(80,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(69,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 10099936 (ipc=459.1) sim_rate=280553 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:57:04 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(128,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(66,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(60,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(100,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 10512704 (ipc=467.2) sim_rate=276650 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:57:06 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(108,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(126,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(85,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(91,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 10914816 (ipc=474.6) sim_rate=279867 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:57:07 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(66,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(101,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(123,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(89,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 11316864 (ipc=481.6) sim_rate=282921 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:57:08 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(69,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(126,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(106,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(95,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 11735264 (ipc=489.0) sim_rate=286225 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:57:09 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(100,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(94,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(128,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 12142368 (ipc=495.6) sim_rate=289104 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:57:10 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(86,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(85,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(81,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 12551328 (ipc=502.1) sim_rate=291891 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:57:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25033,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25034,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(106,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25119,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(25120,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(98,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(98,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 12953760 (ipc=508.0) sim_rate=287861 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:57:13 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(107,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(113,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25920,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25921,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(105,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25983,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(25984,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 13352096 (ipc=513.5) sim_rate=290262 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:57:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26013,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26014,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26039,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26040,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(66,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26083,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26084,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26125,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26126,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26143,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26144,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26154,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26155,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26164,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26165,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26170,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26171,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(160,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26208,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26209,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26232,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26233,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26254,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26255,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26279,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26280,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(106,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26307,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26308,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26331,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26332,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26334,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26335,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26387,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26388,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(99,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26468,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26469,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26488,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26489,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 13731808 (ipc=518.2) sim_rate=286079 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:57:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26524,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26525,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26539,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26540,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26540,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26540,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26541,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26541,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(154,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26579,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26580,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26661,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26662,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(128,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26727,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26728,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26743,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26744,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26761,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26762,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26795,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26796,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26818,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26819,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(104,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26850,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26851,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26854,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26855,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26893,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(26894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26902,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26903,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26927,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26928,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(139,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26968,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26969,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26991,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26992,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 14124736 (ipc=523.1) sim_rate=282494 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:57:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27018,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27019,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(114,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27084,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27085,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27145,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27146,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27298,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27299,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(144,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(158,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 14540992 (ipc=528.8) sim_rate=285117 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:57:19 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(144,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(150,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27705,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27706,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(147,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(177,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 14964576 (ipc=534.4) sim_rate=287780 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:57:20 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(132,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(149,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(142,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 15380928 (ipc=539.7) sim_rate=284832 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:57:22 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(114,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(111,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(117,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(157,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 15784832 (ipc=544.3) sim_rate=286996 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:57:23 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(147,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(146,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(122,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(169,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 16183296 (ipc=548.6) sim_rate=288987 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:57:24 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(150,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(120,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29769,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29770,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(160,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29826,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29827,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29850,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29851,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(185,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29945,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29946,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29948,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29949,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 16556768 (ipc=551.9) sim_rate=285461 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:57:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30021,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(127,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30181,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30182,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(124,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30185,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30254,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30255,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30258,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30259,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30266,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30267,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30320,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30321,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30330,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30331,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30391,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30392,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30407,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30408,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(131,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 16929024 (ipc=555.0) sim_rate=286932 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:57:27 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(181,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(142,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(167,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(207,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 17321120 (ipc=558.7) sim_rate=288685 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:57:28 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(181,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(169,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(144,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 17703840 (ipc=562.0) sim_rate=285545 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:57:30 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(149,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(179,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(164,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 18087520 (ipc=565.2) sim_rate=287103 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:57:31 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(156,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(121,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(164,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(130,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 18477440 (ipc=568.5) sim_rate=288710 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:57:32 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(139,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(152,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(162,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(125,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 18848864 (ipc=571.2) sim_rate=289982 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:57:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33022,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33044,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33045,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(139,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33175,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33176,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33191,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33192,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(185,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33210,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33211,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33243,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33244,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33279,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33280,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33293,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33294,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(152,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33391,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33392,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33465,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33466,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33469,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33470,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33475,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33476,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(217,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33491,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33492,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 19203360 (ipc=573.2) sim_rate=286617 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:57:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33553,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33554,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33572,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33573,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33601,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33602,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(133,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33618,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33619,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33643,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33644,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33648,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(33649,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33745,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33746,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(171,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33787,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33788,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33860,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33861,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(196,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 19583328 (ipc=576.0) sim_rate=287990 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:57:36 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(184,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34091,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34092,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(151,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (34178,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(34179,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(175,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34349,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34350,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(162,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34404,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34405,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 19973216 (ipc=578.9) sim_rate=289466 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:57:37 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(208,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(167,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34750,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34751,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(169,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34863,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34864,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(179,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (34969,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(34970,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 20375968 (ipc=582.2) sim_rate=291085 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:57:38 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(175,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35270,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35271,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35328,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35329,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(180,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 20781600 (ipc=585.4) sim_rate=288633 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:57:40 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(167,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(168,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(178,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(206,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(185,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(169,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(196,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(187,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 21577088 (ipc=591.2) sim_rate=295576 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:57:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36513,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36514,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(203,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36541,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36542,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(179,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36728,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36729,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36792,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36793,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(172,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36945,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36946,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36981,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36982,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 21962432 (ipc=593.6) sim_rate=292832 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:57:43 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(150,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37073,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37074,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (37097,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(37098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37143,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37144,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(216,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37225,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37226,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37263,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37264,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(190,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(168,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37421,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37422,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 22356480 (ipc=596.2) sim_rate=294164 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:57:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37509,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37510,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(206,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37598,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37599,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(159,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(234,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(172,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 22763392 (ipc=599.0) sim_rate=295628 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:57:45 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(189,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(183,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(189,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 23162048 (ipc=601.6) sim_rate=296949 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:57:46 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(218,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(178,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(206,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 23559680 (ipc=604.1) sim_rate=298223 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:57:47 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(209,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(211,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(196,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 23954336 (ipc=606.4) sim_rate=299429 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:57:48 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(171,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(196,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39711,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39761,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(39762,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39788,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39830,0), 4 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(206,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39879,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39907,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39957,0), 5 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(217,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39982,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39985,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39989,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 24314720 (ipc=607.9) sim_rate=300181 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:57:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40021,0), 4 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(200,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40174,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40201,0), 5 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(210,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40328,0), 5 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(232,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40369,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40395,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40433,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 24684128 (ipc=609.5) sim_rate=301025 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:57:50 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(190,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(198,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(206,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(229,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 25074816 (ipc=611.6) sim_rate=302106 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:57:51 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(226,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(208,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(177,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(221,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 25476032 (ipc=613.9) sim_rate=299718 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:57:53 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(236,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(195,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(249,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41879,0), 4 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(215,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41964,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41990,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 25866720 (ipc=615.9) sim_rate=300775 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:57:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42014,0), 3 CTAs running
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(238,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42082,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42156,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42168,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42169,0), 4 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(224,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42219,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42222,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42249,0), 4 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(230,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(255,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 26225792 (ipc=617.1) sim_rate=301445 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:57:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42574,0), 4 CTAs running
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(217,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42602,0), 3 CTAs running
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(242,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42766,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42774,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42800,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42831,0), 3 CTAs running
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(216,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 26588672 (ipc=618.3) sim_rate=302144 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:57:56 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(225,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(244,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43256,0), 3 CTAs running
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(219,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43369,0), 3 CTAs running
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(216,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 26963008 (ipc=619.8) sim_rate=302955 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:57:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43519,0), 3 CTAs running
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(212,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43556,0), 3 CTAs running
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(226,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43771,0), 3 CTAs running
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(218,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43809,0), 3 CTAs running
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(222,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43980,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 27343168 (ipc=621.4) sim_rate=303812 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:57:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44034,0), 3 CTAs running
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(253,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(239,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(217,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(255,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 27712096 (ipc=622.7) sim_rate=304528 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:57:59 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(252,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(245,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(225,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 28082240 (ipc=624.0) sim_rate=305241 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:58:00 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(252,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(227,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(212,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45411,0), 2 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(226,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 28452736 (ipc=625.3) sim_rate=305943 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:58:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45535,0), 2 CTAs running
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(233,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45637,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45696,0), 2 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(222,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45830,0), 2 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(249,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(255,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 28799840 (ipc=626.1) sim_rate=306381 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:58:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46082,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46125,0), 1 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(228,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46147,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46197,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46222,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46229,0), 2 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(249,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46329,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46379,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46453,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46476,0), 2 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(213,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 29108960 (ipc=626.0) sim_rate=306410 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:58:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46529,0), 1 CTAs running
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(250,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46735,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46803,0), 1 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(254,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(252,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 29395328 (ipc=625.4) sim_rate=306201 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:58:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47129,0), 1 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(255,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (47234,0), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(236,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47462,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 29661408 (ipc=624.5) sim_rate=305787 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:58:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47531,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(253,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47596,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(255,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (47814,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47922,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47922,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47958,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48118,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(241,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48155,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (48178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48271,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48322,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48438,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 29963424 (ipc=617.8) sim_rate=305749 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:58:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48598,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48711,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48728,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(244,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48994,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49515,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (49634,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (49689,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (49819,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 49820
gpu_sim_insn = 30066944
gpu_ipc =     603.5115
gpu_tot_sim_cycle = 49820
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     603.5115
gpu_tot_issued_cta = 257
gpu_stall_dramfull = 6129
gpu_stall_icnt2sh    = 5298
gpu_total_sim_rate=291912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 470824
	L1I_total_cache_misses = 41483
	L1I_total_cache_miss_rate = 0.0881
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13540
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[3]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[12]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 165
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 2018
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68709
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26766
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2018
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68709
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 91
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 429341
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41483
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13540
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 914, 914, 914, 914, 914, 914, 914, 914, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 150746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 76933
gpgpu_stall_shd_mem[c_mem][bk_conf] = 76933
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 165
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240019	W0_Idle:133167	W0_Scoreboard:140908	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 29392 {8:3674,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 499664 {136:3674,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 444 
maxdqlatency = 0 
maxmflatency = 1475 
averagemflatency = 329 
max_icnt2mem_latency = 401 
max_icnt2sh_latency = 49819 
mrq_lat_table:2642 	783 	305 	460 	577 	472 	507 	417 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1 	1059 	3423 	553 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6350 	1285 	950 	182 	27 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2020 	810 	244 	2 	0 	0 	0 	0 	0 	0 	0 	960 	1096 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	64 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     12794     10882     18752     18700     25147     25111     31824     31848     35972     33638     28944     28287     26522     26619     30834     31009 
dram[1]:      9665     11724     18816     18736     25160     25113     31917     31847     31221     33641     28330     28244     26540     26634     30910     31016 
dram[2]:     10556     12552     18827     18778     25178     25140     31919     31868     31198     33926     28346     28222     26557     26700     31260     33397 
dram[3]:      9717     13381     18879     18662     25182     25138     31921     32178     31200     35907     28367     28879     26596     26738     31297     33407 
dram[4]:      6829     14238     18907     18635     25216     25150     31963     32184     30986     36826     28387     28853     26606     26738     30984     33405 
dram[5]:     10056     15094     18719     18719     25089     25153     31846     32184     33615     36866     28270     28863     26609     26753     31003     33410 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        479       462       260       229       163       159       240       256       249       241       221       231       262       263       263       261
dram[1]:        533       448       284       237       170       161       246       267       264       252       232       238       263       264       261       262
dram[2]:        595       456       280       236       168       168       224       254       261       255       238       222       265       261       261       261
dram[3]:        613       445       286       207       168       167       239       254       279       239       224       213       267       264       261       262
dram[4]:        625       456       293       205       170       163       227       254       237       241       236       212       263       262       262       262
dram[5]:        523       469       230       225       162       168       240       257       232       268       230       212       261       262       262       262
maximum mf latency per bank:
dram[0]:       1317      1409      1354      1273       452       364       563       593      1019      1013       478       497       278       284       281       275
dram[1]:       1152      1327      1475      1313       481       356       568       952      1071      1020       559       552       278       277       268       284
dram[2]:       1407      1427      1474      1312       415       351       495       612      1046      1045       581       414       300       281       273       272
dram[3]:       1325      1284      1443       982       442       367       548       655      1040       983       526       368       320       290       284       276
dram[4]:       1357      1297      1403       966       453       372       481       628      1092       938       512       349       283       275       276       283
dram[5]:       1384      1383      1266      1343       432       365       534       633      1022      1082       483       361       276       274       280       287

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80080880, atomic=0 1 entries : 0x7fdd97227060 :  mf: uid=610806, sid03:w47, part=0, addr=0x80080880, load , size=128, unknown  status = IN_PARTITION_DRAM (49816), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65762 n_nop=63634 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.06332
n_activity=12212 dram_eff=0.341
bk0: 78a 63929i bk1: 72a 63886i bk2: 64a 64259i bk3: 64a 64124i bk4: 84a 64704i bk5: 84a 64750i bk6: 128a 64549i bk7: 128a 64366i bk8: 128a 64772i bk9: 128a 64704i bk10: 92a 65143i bk11: 88a 65059i bk12: 64a 65526i bk13: 64a 65551i bk14: 64a 65559i bk15: 64a 65590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.5991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65762 n_nop=63638 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06314
n_activity=12070 dram_eff=0.344
bk0: 80a 64170i bk1: 72a 63948i bk2: 64a 64055i bk3: 64a 64172i bk4: 84a 64563i bk5: 84a 64641i bk6: 128a 64581i bk7: 128a 64348i bk8: 128a 64661i bk9: 128a 64733i bk10: 88a 65204i bk11: 88a 65029i bk12: 64a 65541i bk13: 64a 65541i bk14: 64a 65583i bk15: 64a 65567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.663864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65762 n_nop=63644 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.0632
n_activity=11905 dram_eff=0.3491
bk0: 78a 63959i bk1: 72a 63904i bk2: 64a 64097i bk3: 64a 64209i bk4: 84a 64518i bk5: 88a 64617i bk6: 128a 64593i bk7: 128a 64336i bk8: 128a 64774i bk9: 128a 64653i bk10: 88a 65212i bk11: 88a 65115i bk12: 64a 65558i bk13: 64a 65564i bk14: 64a 65581i bk15: 64a 65570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.64332
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65762 n_nop=63646 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06314
n_activity=11984 dram_eff=0.3465
bk0: 76a 64016i bk1: 72a 64011i bk2: 64a 64155i bk3: 64a 64579i bk4: 84a 64594i bk5: 88a 64640i bk6: 128a 64652i bk7: 128a 64448i bk8: 128a 64681i bk9: 128a 64612i bk10: 88a 65202i bk11: 88a 65171i bk12: 64a 65547i bk13: 64a 65552i bk14: 64a 65598i bk15: 64a 65602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.587239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65762 n_nop=63644 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06314
n_activity=12141 dram_eff=0.342
bk0: 76a 64024i bk1: 72a 63997i bk2: 64a 64197i bk3: 64a 64652i bk4: 84a 64479i bk5: 88a 64751i bk6: 128a 64578i bk7: 128a 64534i bk8: 128a 64799i bk9: 128a 64645i bk10: 88a 65237i bk11: 88a 65264i bk12: 64a 65592i bk13: 64a 65524i bk14: 64a 65567i bk15: 64a 65592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.593139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80080780, atomic=0 1 entries : 0x7fdd9fb8e480 :  mf: uid=610805, sid03:w45, part=5, addr=0x80080780, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (49819), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65762 n_nop=63644 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.0632
n_activity=12129 dram_eff=0.3426
bk0: 74a 63908i bk1: 72a 63915i bk2: 64a 64193i bk3: 64a 64237i bk4: 84a 64800i bk5: 88a 64737i bk6: 128a 64522i bk7: 128a 64445i bk8: 128a 64821i bk9: 128a 64710i bk10: 88a 65160i bk11: 88a 65208i bk12: 64a 65582i bk13: 64a 65551i bk14: 64a 65562i bk15: 64a 65576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.598081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 848, Miss = 351, Miss_rate = 0.414, Pending_hits = 17, Reservation_fails = 628
L2_cache_bank[1]: Access = 697, Miss = 346, Miss_rate = 0.496, Pending_hits = 8, Reservation_fails = 274
L2_cache_bank[2]: Access = 851, Miss = 350, Miss_rate = 0.411, Pending_hits = 20, Reservation_fails = 447
L2_cache_bank[3]: Access = 695, Miss = 346, Miss_rate = 0.498, Pending_hits = 10, Reservation_fails = 267
L2_cache_bank[4]: Access = 806, Miss = 349, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 563
L2_cache_bank[5]: Access = 694, Miss = 348, Miss_rate = 0.501, Pending_hits = 8, Reservation_fails = 272
L2_cache_bank[6]: Access = 666, Miss = 348, Miss_rate = 0.523, Pending_hits = 14, Reservation_fails = 463
L2_cache_bank[7]: Access = 690, Miss = 348, Miss_rate = 0.504, Pending_hits = 10, Reservation_fails = 293
L2_cache_bank[8]: Access = 772, Miss = 348, Miss_rate = 0.451, Pending_hits = 22, Reservation_fails = 505
L2_cache_bank[9]: Access = 685, Miss = 348, Miss_rate = 0.508, Pending_hits = 10, Reservation_fails = 266
L2_cache_bank[10]: Access = 720, Miss = 347, Miss_rate = 0.482, Pending_hits = 13, Reservation_fails = 273
L2_cache_bank[11]: Access = 682, Miss = 348, Miss_rate = 0.510, Pending_hits = 10, Reservation_fails = 302
L2_total_cache_accesses = 8806
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.4743
L2_total_cache_pending_hits = 161
L2_total_cache_reservation_fails = 4553
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 993
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 68
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3558
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2797
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=33826
icnt_total_pkts_simt_to_mem=17030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1226
	minimum = 6
	maximum = 69
Network latency average = 9.77595
	minimum = 6
	maximum = 52
Slowest packet = e
Flit latency average = 8.20179
	minimum = 6
	maximum = 52
Slowest flit = 32c4
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0130931
	minimum = 0.0112003 (at node 6)
	maximum = 0.0170815 (at node 11)
Accepted packet rate average = 0.0130931
	minimum = 0.0112003 (at node 6)
	maximum = 0.0170815 (at node 11)
Injected flit rate average = 0.0378072
	minimum = 0.0221196 (at node 6)
	maximum = 0.0682858 (at node f)
Accepted flit rate average= 0.0378072
	minimum = 0.0270173 (at node 15)
	maximum = 0.0493577 (at node 4)
Injected packet length average = 2.88758
Accepted packet length average = 2.88758
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1226 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Network latency average = 9.77595 (1 samples)
	minimum = 6 (1 samples)
	maximum = 52 (1 samples)
Flit latency average = 8.20179 (1 samples)
	minimum = 6 (1 samples)
	maximum = 52 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0130931 (1 samples)
	minimum = 0.0112003 (1 samples)
	maximum = 0.0170815 (1 samples)
Accepted packet rate average = 0.0130931 (1 samples)
	minimum = 0.0112003 (1 samples)
	maximum = 0.0170815 (1 samples)
Injected flit rate average = 0.0378072 (1 samples)
	minimum = 0.0221196 (1 samples)
	maximum = 0.0682858 (1 samples)
Accepted flit rate average = 0.0378072 (1 samples)
	minimum = 0.0270173 (1 samples)
	maximum = 0.0493577 (1 samples)
Injected packet size average = 2.88758 (1 samples)
Accepted packet size average = 2.88758 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 291912 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 101445.656250 (ms)
Total processing time: 101475.898438 (ms)


###############################################################

