$date
	Tue Dec  9 01:06:31 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Start $end
$var integer 32 # counter [31:0] $end
$var integer 32 $ flush [31:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & outfile [31:0] $end
$var integer 32 ' stall [31:0] $end
$scope module CPU $end
$var wire 1 ( clk_i $end
$var wire 32 ) instruction [31:0] $end
$var wire 1 * start_i $end
$scope module Add_PC $end
$var wire 32 + data1_i [31:0] $end
$var wire 32 , data2_i [31:0] $end
$var wire 32 - data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ( clk_i $end
$var wire 32 . pc_i [31:0] $end
$var wire 1 / stall_i $end
$var wire 1 * start_i $end
$var reg 32 0 pc_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 1 addr_i [31:0] $end
$var wire 32 2 instr_o [31:0] $end
$upscope $end
$scope module Brench_AND $end
$var wire 1 3 data1_i $end
$var wire 1 4 data2_i $end
$var wire 1 5 data_o $end
$upscope $end
$scope module Brench_MUX $end
$var wire 32 6 data1_i [31:0] $end
$var wire 32 7 data2_i [31:0] $end
$var wire 1 5 select_i $end
$var reg 32 8 data_o [31:0] $end
$upscope $end
$scope module Jump_MUX $end
$var wire 32 9 data1_i [31:0] $end
$var wire 32 : data2_i [31:0] $end
$var wire 1 ; select_i $end
$var reg 32 < data_o [31:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 = Hazard_stall_i $end
$var wire 32 > addedPC_i [31:0] $end
$var wire 1 5 brench_i $end
$var wire 1 ( clk_i $end
$var wire 32 ? inst_i [31:0] $end
$var wire 1 ; jump_i $end
$var reg 32 @ addedPC [31:0] $end
$var reg 32 A addedPC_o [31:0] $end
$var reg 32 B inst [31:0] $end
$var reg 32 C inst_o [31:0] $end
$upscope $end
$scope module JumpAddr $end
$var wire 26 D inst_i [25:0] $end
$var wire 4 E jumpPC_i [3:0] $end
$var reg 32 F jumpAddr_o [31:0] $end
$upscope $end
$scope module HD $end
$var wire 1 G IDEX_MemRead_i $end
$var wire 5 H IDEX_RtAddr_i [4:0] $end
$var wire 5 I IFID_RsAddr_i [4:0] $end
$var wire 5 J IFID_RtAddr_i [4:0] $end
$var wire 6 K Op_i [5:0] $end
$var reg 1 L IDEX_stall_o $end
$var reg 1 M IFID_stall_o $end
$var reg 1 N PC_stall_o $end
$upscope $end
$scope module Flush_MUX $end
$var wire 4 O EX_i [3:0] $end
$var wire 2 P MEM_i [1:0] $end
$var wire 2 Q WB_i [1:0] $end
$var wire 1 R flush_i $end
$var reg 4 S EX_o [3:0] $end
$var reg 2 T MEM_o [1:0] $end
$var reg 2 U WB_o [1:0] $end
$upscope $end
$scope module Control $end
$var wire 6 V Op_i [5:0] $end
$var reg 2 W ALUOp [1:0] $end
$var reg 1 X ALUSrc $end
$var reg 4 Y EX_o [3:0] $end
$var reg 1 Z FlushMUX_o $end
$var reg 2 [ MEM_o [1:0] $end
$var reg 1 \ MemRead $end
$var reg 1 ] MemWrite $end
$var reg 1 ^ MemtoReg $end
$var reg 1 _ RegDst $end
$var reg 1 ` RegWrite $end
$var reg 2 a WB_o [1:0] $end
$var reg 1 b brenchCtrl_o $end
$var reg 1 c jumpCtrl_o $end
$upscope $end
$scope module Add_Jump $end
$var wire 32 d data1_i [31:0] $end
$var wire 32 e data2_i [31:0] $end
$var wire 32 f data_o [31:0] $end
$upscope $end
$scope module brenchx4 $end
$var wire 32 g data_i [31:0] $end
$var reg 32 h data_o [31:0] $end
$upscope $end
$scope module Signed_Extend $end
$var wire 16 i data_i [15:0] $end
$var wire 32 j data_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 32 k ReadData1_o [31:0] $end
$var wire 32 l ReadData2_o [31:0] $end
$var wire 5 m ReadReg1_i [4:0] $end
$var wire 5 n ReadReg2_i [4:0] $end
$var wire 1 o RegWrite_i $end
$var wire 32 p WriteData_i [31:0] $end
$var wire 5 q WriteReg_i [4:0] $end
$var wire 1 ( clk_i $end
$upscope $end
$scope module Equal $end
$var wire 32 r data1_i [31:0] $end
$var wire 32 s data2_i [31:0] $end
$var reg 1 t data_o $end
$upscope $end
$scope module ID_EX $end
$var wire 4 u EX_i [3:0] $end
$var wire 2 v MEM_i [1:0] $end
$var wire 5 w RdAddr_WB_i [4:0] $end
$var wire 32 x Reg_data1_i [31:0] $end
$var wire 32 y Reg_data2_i [31:0] $end
$var wire 5 z RsAddr_FW_i [4:0] $end
$var wire 5 { RtAddr_FW_i [4:0] $end
$var wire 5 | RtAddr_WB_i [4:0] $end
$var wire 2 } WB_i [1:0] $end
$var wire 1 ( clk_i $end
$var wire 32 ~ immd_i [31:0] $end
$var reg 2 !" ALU_OP_o [1:0] $end
$var reg 1 "" ALU_Src_o $end
$var reg 4 #" EX [3:0] $end
$var reg 2 $" MEM [1:0] $end
$var reg 2 %" MEM_o [1:0] $end
$var reg 5 &" RdAddr_WB [4:0] $end
$var reg 5 '" RdAddr_WB_o [4:0] $end
$var reg 1 (" Reg_Dst_o $end
$var reg 32 )" Reg_data1 [31:0] $end
$var reg 32 *" Reg_data1_o [31:0] $end
$var reg 32 +" Reg_data2 [31:0] $end
$var reg 32 ," Reg_data2_o [31:0] $end
$var reg 5 -" RsAddr_FW [4:0] $end
$var reg 5 ." RsAddr_FW_o [4:0] $end
$var reg 5 /" RtAddr_FW [4:0] $end
$var reg 5 0" RtAddr_FW_o [4:0] $end
$var reg 5 1" RtAddr_WB [4:0] $end
$var reg 5 2" RtAddr_WB_o [4:0] $end
$var reg 2 3" WB [1:0] $end
$var reg 2 4" WB_o [1:0] $end
$var reg 32 5" immd [31:0] $end
$var reg 32 6" immd_o [31:0] $end
$upscope $end
$scope module MUX6 $end
$var wire 32 7" data0_i [31:0] $end
$var wire 32 8" data1_i [31:0] $end
$var wire 32 9" data2_i [31:0] $end
$var wire 2 :" select_i [1:0] $end
$var reg 32 ;" data_o [31:0] $end
$upscope $end
$scope module MUX7 $end
$var wire 32 <" data0_i [31:0] $end
$var wire 32 =" data1_i [31:0] $end
$var wire 32 >" data2_i [31:0] $end
$var wire 2 ?" select_i [1:0] $end
$var reg 32 @" data_o [31:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 A" data1_i [31:0] $end
$var wire 32 B" data2_i [31:0] $end
$var wire 1 C" select_i $end
$var reg 32 D" data_o [31:0] $end
$upscope $end
$scope module MUX_RegDst $end
$var wire 5 E" data1_i [4:0] $end
$var wire 5 F" data2_i [4:0] $end
$var wire 1 G" select_i $end
$var reg 5 H" data_o [4:0] $end
$upscope $end
$scope module ALU $end
$var wire 3 I" ALUCtrl_i [2:0] $end
$var wire 1 J" Zero_o $end
$var wire 32 K" data1_i [31:0] $end
$var wire 32 L" data2_i [31:0] $end
$var reg 32 M" data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 2 N" ALUOp_i [1:0] $end
$var wire 6 O" funct_i [5:0] $end
$var reg 3 P" ALUCtrl_o [2:0] $end
$upscope $end
$scope module Forward_Unit $end
$var wire 1 Q" EXMEM_WB_i $end
$var wire 5 R" EXMEM_WriteAddr_i [4:0] $end
$var wire 5 S" IDEX_RsAddr_i [4:0] $end
$var wire 5 T" IDEX_RtAddr_i [4:0] $end
$var wire 1 o MEMWB_WB_i $end
$var wire 5 U" MEMWB_WriteAddr_i [4:0] $end
$var reg 2 V" mux6_o [1:0] $end
$var reg 2 W" mux7_o [1:0] $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 X" ALUout_i [31:0] $end
$var wire 2 Y" MEM_i [1:0] $end
$var wire 32 Z" MemWriteData_i [31:0] $end
$var wire 5 [" RegWriteAddr_i [4:0] $end
$var wire 2 \" WB_i [1:0] $end
$var wire 1 ( clk_i $end
$var reg 32 ]" ALUout [31:0] $end
$var reg 32 ^" ALUout_o [31:0] $end
$var reg 2 _" MEM [1:0] $end
$var reg 1 `" MemRead_o $end
$var reg 32 a" MemWriteData [31:0] $end
$var reg 32 b" MemWriteData_o [31:0] $end
$var reg 1 c" MemWrite_o $end
$var reg 5 d" RegWriteAddr [4:0] $end
$var reg 5 e" RegWriteAddr_o [4:0] $end
$var reg 2 f" WB [1:0] $end
$var reg 2 g" WB_o [1:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 h" MemRead_i $end
$var wire 1 i" MemWrite_i $end
$var wire 32 j" addr_i [31:0] $end
$var wire 1 ( clk_i $end
$var wire 32 k" write_data_i [31:0] $end
$var reg 32 l" data_o [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 32 m" ALU_data_i [31:0] $end
$var wire 32 n" MEM_data_i [31:0] $end
$var wire 5 o" RegWriteAddr_i [4:0] $end
$var wire 2 p" WB_i [1:0] $end
$var wire 1 ( clk_i $end
$var reg 32 q" ALU_data [31:0] $end
$var reg 32 r" ALU_data_o [31:0] $end
$var reg 32 s" MEM_data [31:0] $end
$var reg 1 t" MemToReg_o $end
$var reg 32 u" Mem_data_o [31:0] $end
$var reg 6 v" RegWriteAddr [5:0] $end
$var reg 5 w" RegWriteAddr_o [4:0] $end
$var reg 1 x" RegWrite_o $end
$var reg 2 y" WB [1:0] $end
$upscope $end
$scope module DataToReg $end
$var wire 32 z" data1_i [31:0] $end
$var wire 32 {" data2_i [31:0] $end
$var wire 1 |" select_i $end
$var reg 32 }" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx }"
x|"
bx {"
bx z"
bx y"
xx"
bx w"
b0xxxxx v"
bx u"
xt"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
xi"
xh"
bx g"
bx f"
bx e"
bx d"
xc"
bx b"
bx a"
x`"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
b0 W"
b0 V"
bx U"
bx T"
bx S"
bx R"
xQ"
b10 P"
bx O"
bx N"
bx M"
bx L"
bx K"
zJ"
b10 I"
bx H"
xG"
bx F"
bx E"
bx D"
xC"
bx B"
bx A"
bx @"
b0 ?"
bx >"
bx ="
bx <"
bx ;"
b0 :"
bx 9"
bx 8"
bx 7"
bx 6"
b0xxxxxxxxxxxxxxxx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
x("
bx '"
bx &"
bx %"
bx $"
bx #"
x""
bx !"
b0xxxxxxxxxxxxxxxx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
xt
bx s
bx r
bx q
bx p
xo
bx n
bx m
bx l
bx k
b0xxxxxxxxxxxxxxxx j
bx i
b0xxxxxxxxxxxxxxxx00 h
b0xxxxxxxxxxxxxxxx g
bx f
bx e
b0xxxxxxxxxxxxxxxx00 d
xc
xb
bx a
x`
x_
x^
x]
x\
bx [
xZ
bx Y
xX
bx W
bx V
bx U
bx T
bx S
1R
bx Q
bx P
bx O
0N
0M
1L
bx K
bx J
bx I
bx H
xG
bx F
b0 E
bx D
bx C
bx B
bx A
bx @
b100000000100000 ?
b100 >
0=
b100 <
x;
b100 :
bx 9
b100 8
b100 7
bx 6
x5
x4
x3
b100000000100000 2
b0 1
b0 0
0/
b100 .
b100 -
b100 ,
b0 +
0*
b100000000100000 )
1(
b0 '
b11 &
b100000 %
b0 $
b0 #
0"
1!
$end
#12
1"
1*
#25
b0xxxxxxxxxxxxxxxx D"
b0xxxxxxxxxxxxxxxx L"
b0xxxxxxxxxxxxxxxx 6"
b0xxxxxxxxxxxxxxxx B"
0!
0(
#50
b1000 <
b1000 .
b1000 8
b1000 :
b100000000010010000000000001010 )
b100000000010010000000000001010 2
b100000000010010000000000001010 ?
b100000000100000 B
b100 @
b100 0
b1000 -
b1000 7
b1000 >
b100 +
b100 1
b1 #
1!
1(
#75
b0 T
b0 v
b1100 S
b1100 u
b10 U
b10 }
1t
13
05
b10000000010000000 F
b10000000010000000 9
b10 a
b10 Q
b0 [
b0 P
b1100 Y
b1100 O
0b
04
0c
0;
0^
1`
0\
0]
0_
b10 W
1X
b10000000010000000 h
b10000000010000100 6
b10000000010000100 f
b10000000010000000 d
b100000000100000 D
b0 K
b0 I
b0 J
b0 V
b100000000100000 i
b100000000100000 g
b100000000100000 j
b100000000100000 ~
b0 m
b0 k
b0 r
b0 x
b0 n
b0 l
b0 s
b0 y
b0 z
b0 {
b0 |
b1000 w
b100000000100000 C
b100 A
b100 e
0!
0(
#100
b1100 <
b1100 .
b1100 8
b1100 :
b10101101000000000000000000000000 )
b10101101000000000000000000000000 2
b10101101000000000000000000000000 ?
b1000 0
b1100 -
b1100 7
b1100 >
b1000 +
b1000 1
b100000000010010000000000001010 B
b1000 @
b0 $"
b10 3"
b1100 #"
b1000 &"
b0 1"
b0 /"
b0 -"
b100000000100000 5"
b0 +"
b0 )"
b10 #
1!
1(
#125
b0 M"
b0 X"
b1 S
b1 u
b0 @"
b0 A"
b0 Z"
b0 ;"
b0 K"
b1000 H"
b1000 ["
b0 D"
b0 L"
b1001000000000000101000 F
b1001000000000000101000 9
b1 Y
b1 O
1_
b0 W
0X
b101000 h
b101000 d
b10010000000000001010 D
b1000 K
b1001 J
b1000 V
b1010 i
b1010 g
b1010 j
b1010 ~
b1001 n
b1001 {
b1001 |
b0 w
0G
b100000 O"
b100000000010010000000000001010 C
b1000 A
b1000 e
b110000 6
b110000 f
b0 %"
b0 Y"
b10 4"
b10 \"
b1000 '"
b1000 F"
b0 2"
b0 H
b0 E"
b0 0"
b0 T"
b0 ."
b0 S"
b100000000100000 6"
b100000000100000 B"
b0 ,"
b0 <"
b0 *"
b0 7"
0("
0G"
b10 !"
b10 N"
1""
1C"
0!
0(
#150
b10000 <
b10000 .
b10000 8
b10000 :
b10101101000010010000000000000100 )
b10101101000010010000000000000100 2
b10101101000010010000000000000100 ?
b0 _"
b10 f"
b1000 d"
b0 a"
b0 ]"
b1 #"
b0 &"
b1001 1"
b1001 /"
b1010 5"
b10101101000000000000000000000000 B
b1100 @
b1100 0
b10000 -
b10000 7
b10000 >
b1100 +
b1100 1
b11 #
1!
1(
#175
b1010 M"
b1010 X"
b1 T
b1 v
bx S
bx u
b0 U
b0 }
b1001 H"
b1001 ["
b1010 D"
b1010 L"
b100000000000000000000000000 F
b100000000000000000000000000 9
b0 a
b0 Q
b1 [
b1 P
bx Y
bx O
0`
1]
x_
b0 h
b0 d
1Q"
b1010 O"
b1000000000000000000000000 D
b101011 K
b1000 I
b0 J
b101011 V
b0 i
b0 g
b0 j
b0 ~
b1000 m
b0 n
b1000 z
b0 {
b0 |
0`"
0h"
0c"
0i"
b10 g"
b10 p"
b1000 e"
b1000 R"
b1000 o"
b0 b"
b0 k"
b0 ^"
b0 9"
b0 >"
b0 j"
b0 m"
b0 '"
b0 F"
b1001 2"
b1001 H
b1001 E"
b1001 0"
b1001 T"
b1010 6"
b1010 B"
1("
1G"
b0 !"
b0 N"
0""
0C"
b10101101000000000000000000000000 C
b1100 A
b1100 e
b1100 6
b1100 f
0!
0(
#200
b10100 <
b10100 .
b10100 8
b10100 :
b10001101000011010000000000000100 )
b10001101000011010000000000000100 2
b10001101000011010000000000000100 ?
b10000 0
b10100 -
b10100 7
b10100 >
b10000 +
b10000 1
b10101101000010010000000000000100 B
b10000 @
b1 $"
b0 3"
bx #"
b0 1"
b0 /"
b1000 -"
b0 5"
b1001 d"
b1010 ]"
b1000 v"
b0 q"
b10 y"
b100 #
1!
1(
#225
b0 M"
b0 X"
1t
13
b0 H"
b0 ["
b0 D"
b0 L"
b1 V"
b1 :"
b100001001000000000000010000 F
b100001001000000000000010000 9
b10000 h
b10000 d
b1000010010000000000000100 D
b1001 J
b100 i
b100 g
b100 j
b100 ~
b1001 n
b1001 {
b1001 |
b0 O"
b0 }"
b0 p
b0 8"
b0 ="
b0 k
b0 r
b0 x
b10101101000010010000000000000100 C
b10000 A
b10000 e
b100000 6
b100000 f
b1 %"
b1 Y"
b0 4"
b0 \"
b0 2"
b0 H
b0 E"
b0 0"
b0 T"
b1000 ."
b1000 S"
b0 6"
b0 B"
x("
xG"
bx !"
bx N"
x""
xC"
b1001 e"
b1001 R"
b1001 o"
b1010 ^"
b1010 9"
b1010 >"
b1010 j"
b1010 m"
b1000 w"
b1000 q
b1000 U"
b0 r"
b0 {"
0t"
0|"
1x"
1o
0!
0(
#250
b11000 <
b11000 .
b11000 8
b11000 :
b1101010010111100000100000 )
b1101010010111100000100000 2
b1101010010111100000100000 ?
b1 _"
b0 f"
b0 d"
b0 ]"
b1001 1"
b1001 /"
b100 5"
b10001101000011010000000000000100 B
b10100 @
b10100 0
b11000 -
b11000 7
b11000 >
b10100 +
b10100 1
b101 #
b1001 v"
b1010 q"
1!
1(
#275
b1010 @"
b1010 A"
b1010 Z"
b100 M"
b100 X"
b10 T
b10 v
b1 S
b1 u
b11 U
b11 }
b1 W"
b1 ?"
b100 D"
b100 L"
b100001101000000000000010000 F
b100001101000000000000010000 9
b11 a
b11 Q
b10 [
b10 P
b1 Y
b1 O
1^
1`
1\
0]
1_
0Q"
b100 O"
b1000011010000000000000100 D
b100011 K
b1101 J
b100011 V
b1101 n
b1101 {
b1101 |
b0 V"
b0 :"
b1010 }"
b1010 p
b1010 8"
b1010 ="
1c"
1i"
b0 g"
b0 p"
b0 e"
b0 R"
b0 o"
b0 ^"
b0 9"
b0 >"
b0 j"
b0 m"
b1001 2"
b1001 H
b1001 E"
b1001 0"
b1001 T"
b100 6"
b100 B"
b10001101000011010000000000000100 C
b10100 A
b10100 e
b100100 6
b100100 f
b1001 w"
b1001 q
b1001 U"
b1010 r"
b1010 {"
0!
0(
#300
b11100 <
b11100 .
b11100 8
b11100 :
b100000000010100000000000001101 )
b100000000010100000000000001101 2
b100000000010100000000000001101 ?
b11000 0
b11100 -
b11100 7
b11100 >
b11000 +
b11000 1
b1101010010111100000100000 B
b11000 @
b10 $"
b11 3"
b1 #"
b1101 1"
b1101 /"
b1010 a"
b100 ]"
b0 v"
b0 q"
b0 y"
b110 #
1!
1(
#325
b0 T
b0 v
b0 S
b0 u
b0 U
b0 }
0t
03
0L
0R
1M
1=
1N
1/
b1101 H"
b1101 ["
b0 @"
b0 A"
b0 Z"
b110101001011110000010000000 F
b110101001011110000010000000 9
b10 a
b10 Q
b0 [
b0 P
b1100 Y
b1100 O
0^
0\
0_
b10 W
1X
b11110000010000000 h
b11110000010000000 d
b1101010010111100000100000 D
b0 K
b1101 I
b1001 J
b0 V
b111100000100000 i
b111100000100000 g
b111100000100000 j
b111100000100000 ~
b1101 m
b1001 n
b1010 l
b1010 s
b1010 y
b1101 z
b1001 {
b1001 |
b1111 w
1G
b0 }"
b0 p
b0 8"
b0 ="
b0 W"
b0 ?"
b1101010010111100000100000 C
b11000 A
b11000 e
b11110000010011000 6
b11110000010011000 f
b10 %"
b10 Y"
b11 4"
b11 \"
b1101 2"
b1101 H
b1101 E"
b1101 0"
b1101 T"
1("
1G"
b0 !"
b0 N"
0""
0C"
b1010 b"
b1010 k"
b100 ^"
b100 9"
b100 >"
b100 j"
b100 m"
b0 w"
b0 q
b0 U"
b0 r"
b0 {"
0x"
0o
0!
0(
#350
b10 _"
b11 f"
b1101 d"
b0 a"
b0 $"
b0 3"
b0 #"
b1111 &"
b1001 1"
b1001 /"
b1101 -"
b111100000100000 5"
b1010 +"
b100000000010100000000000001101 B
b11100 @
b111 #
b1 '
b100 q"
1!
1(
#375
b100 ;"
b100 K"
b1100 S
b1100 u
b10 U
b10 }
b111100000100100 M"
b111100000100100 X"
b10 V"
b10 :"
1L
1R
0M
0=
0N
0/
b111100000100000 D"
b111100000100000 L"
b1010 @"
b1010 A"
b1010 Z"
b1111 H"
b1111 ["
1Q"
0G
b100000 O"
b100 }"
b100 p
b100 8"
b100 ="
1`"
1h"
0c"
0i"
b11 g"
b11 p"
b1101 e"
b1101 R"
b1101 o"
b0 b"
b0 k"
b0 %"
b0 Y"
b0 4"
b0 \"
b1111 '"
b1111 F"
b1001 2"
b1001 H
b1001 E"
b1001 0"
b1001 T"
b1101 ."
b1101 S"
b111100000100000 6"
b111100000100000 B"
b1010 ,"
b1010 <"
0("
0G"
b100 r"
b100 {"
0!
0(
#400
b100000 <
b100000 .
b100000 8
b100000 :
b1001010010101100000011000 )
b1001010010101100000011000 2
b1001010010101100000011000 ?
b11100 0
b100000 -
b100000 7
b100000 >
b11100 +
b11100 1
b10 3"
b1100 #"
b0 _"
b0 f"
b1111 d"
b1010 a"
b111100000100100 ]"
b1010 l"
b1010 n"
b1010 z"
b1101 v"
b11 y"
b1000 #
1!
1(
#425
b10100 M"
b10100 X"
b1 S
b1 u
1t
13
b1010 D"
b1010 L"
b1010 ;"
b1010 K"
b1010000000000000110100 F
b1010000000000000110100 9
b1 Y
b1 O
1_
b0 W
0X
b110100 h
b110100 d
b10100000000000001101 D
b1000 K
b0 I
b1010 J
b1000 V
b1101 i
b1101 g
b1101 j
b1101 ~
b0 m
b1010 n
b0 l
b0 s
b0 y
b0 z
b1010 {
b1010 |
b0 w
0Q"
b1010 }"
b1010 p
b1010 8"
b1010 ="
b1 V"
b1 :"
b0 k
b0 r
b0 x
b100000000010100000000000001101 C
b11100 A
b11100 e
b1010000 6
b1010000 f
b10 4"
b10 \"
b10 !"
b10 N"
1""
1C"
0`"
0h"
b0 g"
b0 p"
b1111 e"
b1111 R"
b1111 o"
b1010 b"
b1010 k"
b111100000100100 ^"
b111100000100100 9"
b111100000100100 >"
b111100000100100 j"
b111100000100100 m"
b1101 w"
b1101 q
b1101 U"
1t"
1|"
1x"
1o
0!
0(
#450
b100100 <
b100100 .
b100100 8
b100100 :
b1000000000000000000000001011 )
b1000000000000000000000001011 2
b1000000000000000000000001011 ?
b10 f"
b10100 ]"
b1 #"
b0 &"
b1010 1"
b1010 /"
b0 -"
b1101 5"
b0 +"
b1001010010101100000011000 B
b100000 @
b100000 0
b100100 -
b100100 7
b100100 >
b100000 +
b100000 1
b1001 #
b1111 v"
b111100000100100 q"
b1010 s"
b0 y"
1!
1(
#475
b1101 M"
b1101 X"
b1100 S
b1100 u
b0 ;"
b0 K"
b0 @"
b0 A"
b0 Z"
b1010 H"
b1010 ["
b1101 D"
b1101 L"
b100101001010110000001100000 F
b100101001010110000001100000 9
b1100 Y
b1100 O
0_
b10 W
1X
b10110000001100000 h
b10110000001100000 d
1Q"
b1101 O"
b1001010010101100000011000 D
b0 K
b1001 I
b1001 J
b0 V
b101100000011000 i
b101100000011000 g
b101100000011000 j
b101100000011000 ~
b1001 m
b1010 k
b1010 r
b1010 x
b1001 n
b1010 l
b1010 s
b1010 y
b1001 z
b1001 {
b1001 |
b1011 w
b111100000100100 }"
b111100000100100 p
b111100000100100 8"
b111100000100100 ="
b0 V"
b0 :"
b10 g"
b10 p"
b10100 ^"
b10100 9"
b10100 >"
b10100 j"
b10100 m"
b0 '"
b0 F"
b1010 2"
b1010 H
b1010 E"
b1010 0"
b1010 T"
b0 ."
b0 S"
b1101 6"
b1101 B"
b0 ,"
b0 <"
1("
1G"
b0 !"
b0 N"
0""
0C"
b1001010010101100000011000 C
b100000 A
b100000 e
b10110000010000000 6
b10110000010000000 f
b1111 w"
b1111 q
b1111 U"
b111100000100100 r"
b111100000100100 {"
b1010 u"
0t"
0|"
0x"
0o
0!
0(
#500
b101000 <
b101000 .
b101000 8
b101000 :
b100001001010010000000000000001 )
b100001001010010000000000000001 2
b100001001010010000000000000001 ?
b100100 0
b101000 -
b101000 7
b101000 >
b100100 +
b100100 1
b1000000000000000000000001011 B
b100100 @
b1100 #"
b1011 &"
b1001 1"
b1001 /"
b1001 -"
b101100000011000 5"
b1010 +"
b1010 )"
b1010 d"
b0 a"
b1101 ]"
b10100 q"
b10 y"
b1010 #
1!
1(
#525
b1100100 M"
b1100100 X"
bx S
bx u
b0 U
b0 }
b101100 <
b101100 .
b100 P"
b100 I"
b1011 H"
b1011 ["
b1010 D"
b1010 L"
b1010 @"
b1010 A"
b1010 Z"
b1010 ;"
b1010 K"
b101100 F
b101100 9
b0 a
b0 Q
bx Y
bx O
1c
1;
0`
x_
bx W
xX
b101100 h
b101100 d
b1011 D
b10 K
b0 I
b0 J
b10 V
b1011 i
b1011 g
b1011 j
b1011 ~
b0 m
b0 k
b0 r
b0 x
b0 n
b0 l
b0 s
b0 y
b0 z
b0 {
b0 |
b0 w
b11000 O"
b10100 }"
b10100 p
b10100 8"
b10100 ="
b1000000000000000000000001011 C
b100100 A
b100100 e
b1010000 6
b1010000 f
b1011 '"
b1011 F"
b1001 2"
b1001 H
b1001 E"
b1001 0"
b1001 T"
b1001 ."
b1001 S"
b101100000011000 6"
b101100000011000 B"
b1010 ,"
b1010 <"
b1010 *"
b1010 7"
0("
0G"
b10 !"
b10 N"
1""
1C"
b1010 e"
b1010 R"
b1010 o"
b0 b"
b0 k"
b1101 ^"
b1101 9"
b1101 >"
b1101 j"
b1101 m"
b10100 r"
b10100 {"
1x"
1o
0!
0(
#550
b110000 8
b110000 :
b1010010010101000000100010 )
b1010010010101000000100010 2
b1010010010101000000100010 ?
b1011 d"
b1010 a"
b1100100 ]"
b0 3"
bx #"
b0 &"
b0 1"
b0 /"
b0 -"
b1011 5"
b0 +"
b0 )"
b100001001010010000000000000001 B
b101000 @
b101100 0
b110000 -
b110000 7
b110000 >
b101100 +
b101100 1
b1011 #
b1 $
b1010 v"
b1101 q"
1!
1(
#575
b1011 M"
b1011 X"
b1100 S
b1100 u
b10 U
b10 }
b110000 <
b110000 .
b0 @"
b0 A"
b0 Z"
b0 ;"
b0 K"
b0 H"
b0 ["
b10 P"
b10 I"
b1011 D"
b1011 L"
b0 F
b0 9
b10 a
b10 Q
b1100 Y
b1100 O
0c
0;
1`
0_
b10 W
1X
b0 h
b0 d
b1011 O"
b0 D
b0 K
b0 V
b0 i
b0 g
b0 j
b0 ~
b1101 }"
b1101 p
b1101 8"
b1101 ="
b1011 e"
b1011 R"
b1011 o"
b1010 b"
b1010 k"
b1100100 ^"
b1100100 9"
b1100100 >"
b1100100 j"
b1100100 m"
b0 4"
b0 \"
b0 '"
b0 F"
b0 2"
b0 H
b0 E"
b0 0"
b0 T"
b0 ."
b0 S"
b1011 6"
b1011 B"
b0 ,"
b0 <"
b0 *"
b0 7"
x("
xG"
bx !"
bx N"
x""
xC"
b0 C
b0 A
b0 e
b0 6
b0 f
b1010 w"
b1010 q
b1010 U"
b1101 r"
b1101 {"
0!
0(
#600
b110100 <
b110100 .
b110100 8
b110100 :
b1001010100101100000100100 )
b1001010100101100000100100 2
b1001010100101100000100100 ?
b110000 0
b110100 -
b110100 7
b110100 >
b110000 +
b110000 1
b1010010010101000000100010 B
b110000 @
b10 3"
b1100 #"
b0 5"
b0 f"
b0 d"
b0 a"
b1011 ]"
b1011 v"
b1100100 q"
b1100 #
1!
1(
#625
b0 M"
b0 X"
0t
03
b0 D"
b0 L"
b101001001010100000010001000 F
b101001001010100000010001000 9
b10100000010001000 h
b10100000010001000 d
b1010010010101000000100010 D
b1010 I
b1001 J
b101000000100010 i
b101000000100010 g
b101000000100010 j
b101000000100010 ~
b1010 m
b1101 k
b1101 r
b1101 x
b1001 n
b1010 l
b1010 s
b1010 y
b1010 z
b1001 {
b1001 |
b1010 w
b0 O"
0Q"
b1100100 }"
b1100100 p
b1100100 8"
b1100100 ="
b1010010010101000000100010 C
b110000 A
b110000 e
b10100000010111000 6
b10100000010111000 f
b10 4"
b10 \"
b0 6"
b0 B"
0("
0G"
b10 !"
b10 N"
1""
1C"
b0 g"
b0 p"
b0 e"
b0 R"
b0 o"
b0 b"
b0 k"
b1011 ^"
b1011 9"
b1011 >"
b1011 j"
b1011 m"
b1011 w"
b1011 q
b1011 U"
b1100100 r"
b1100100 {"
0!
0(
#650
b111000 <
b111000 .
b111000 8
b111000 :
b1010010110110000000100101 )
b1010010110110000000100101 2
b1010010110110000000100101 ?
b10 f"
b0 ]"
b1010 &"
b1001 1"
b1001 /"
b1010 -"
b101000000100010 5"
b1010 +"
b1101 )"
b1001010100101100000100100 B
b110100 @
b110100 0
b111000 -
b111000 7
b111000 >
b110100 +
b110100 1
b1101 #
b0 v"
b1011 q"
b0 y"
1!
1(
#675
b1010 D"
b1010 L"
b11 M"
b11 X"
b11 P"
b11 I"
b1010 H"
b1010 ["
b1010 @"
b1010 A"
b1010 Z"
b1101 ;"
b1101 K"
b100101010010110000010010000 F
b100101010010110000010010000 9
b10110000010010000 h
b10110000010010000 d
1Q"
b100010 O"
b1001010100101100000100100 D
b1001 I
b1010 J
b101100000100100 i
b101100000100100 g
b101100000100100 j
b101100000100100 ~
b1001 m
b1010 k
b1010 r
b1010 x
b1010 n
b1101 l
b1101 s
b1101 y
b1001 z
b1010 {
b1010 |
b1011 w
b1011 }"
b1011 p
b1011 8"
b1011 ="
b10 g"
b10 p"
b0 ^"
b0 9"
b0 >"
b0 j"
b0 m"
b1010 '"
b1010 F"
b1001 2"
b1001 H
b1001 E"
b1001 0"
b1001 T"
b1010 ."
b1010 S"
b101000000100010 6"
b101000000100010 B"
b1010 ,"
b1010 <"
b1101 *"
b1101 7"
b1001010100101100000100100 C
b110100 A
b110100 e
b10110000011000100 6
b10110000011000100 f
b0 w"
b0 q
b0 U"
b1011 r"
b1011 {"
0x"
0o
0!
0(
#700
b111100 <
b111100 .
b111100 8
b111100 :
b0 )
b0 2
b0 ?
b111000 0
b111100 -
b111100 7
b111100 >
b111000 +
b111000 1
b1010010110110000000100101 B
b111000 @
b1011 &"
b1010 1"
b1010 /"
b1001 -"
b101100000100100 5"
b1101 +"
b1010 )"
b1010 d"
b1010 a"
b11 ]"
b0 q"
b10 y"
b1110 #
1!
1(
#725
b11 D"
b11 L"
b10 M"
b10 X"
b0 P"
b0 I"
b1011 H"
b1011 ["
b10 W"
b10 ?"
b11 @"
b11 A"
b11 Z"
b1010 ;"
b1010 K"
b101001011011000000010010100 F
b101001011011000000010010100 9
b11000000010010100 h
b11000000010010100 d
b1010010110110000000100101 D
b1010 I
b1011 J
b110000000100101 i
b110000000100101 g
b110000000100101 j
b110000000100101 ~
b1010 m
b1101 k
b1101 r
b1101 x
b1011 n
b1100100 l
b1100100 s
b1100100 y
b1010 z
b1011 {
b1011 |
b1100 w
b100100 O"
b0 }"
b0 p
b0 8"
b0 ="
b1010010110110000000100101 C
b111000 A
b111000 e
b11000000011001100 6
b11000000011001100 f
b1011 '"
b1011 F"
b1010 2"
b1010 H
b1010 E"
b1010 0"
b1010 T"
b1001 ."
b1001 S"
b101100000100100 6"
b101100000100100 B"
b1101 ,"
b1101 <"
b1010 *"
b1010 7"
b1010 e"
b1010 R"
b1010 o"
b1010 b"
b1010 k"
b11 ^"
b11 9"
b11 >"
b11 j"
b11 m"
b0 r"
b0 {"
1x"
1o
0!
0(
#750
b1000000 <
b1000000 .
b1000000 8
b1000000 :
b1011 d"
b11 a"
b10 ]"
b1100 &"
b1011 1"
b1011 /"
b1010 -"
b110000000100101 5"
b1100100 +"
b1101 )"
b0 B
b111100 @
b111100 0
b1000000 -
b1000000 7
b1000000 >
b111100 +
b111100 1
b1111 #
b1010 v"
b11 q"
1!
1(
#775
b10 D"
b10 L"
b1111 M"
b1111 X"
b1 P"
b1 I"
1t
13
b1100 H"
b1100 ["
b10 @"
b10 A"
b10 Z"
b1101 ;"
b1101 K"
b0 F
b0 9
b0 h
b0 d
b100101 O"
b0 D
b0 I
b0 J
b0 i
b0 g
b0 j
b0 ~
b0 m
b0 n
b0 l
b0 s
b0 y
b0 z
b0 {
b0 |
b0 w
b10 W"
b10 ?"
b0 k
b0 r
b0 x
b11 }"
b11 p
b11 8"
b11 ="
b1011 e"
b1011 R"
b1011 o"
b11 b"
b11 k"
b10 ^"
b10 9"
b10 >"
b10 j"
b10 m"
b1100 '"
b1100 F"
b1011 2"
b1011 H
b1011 E"
b1011 0"
b1011 T"
b1010 ."
b1010 S"
b110000000100101 6"
b110000000100101 B"
b1100100 ,"
b1100100 <"
b1101 *"
b1101 7"
b0 C
b111100 A
b111100 e
b111100 6
b111100 f
b1010 w"
b1010 q
b1010 U"
b11 r"
b11 {"
0!
0(
#800
b1000100 <
b1000100 .
b1000100 8
b1000100 :
b1000000 0
b1000100 -
b1000100 7
b1000100 >
b1000000 +
b1000000 1
b1000000 @
b0 &"
b0 1"
b0 /"
b0 -"
b0 5"
b0 +"
b0 )"
b1100 d"
b10 a"
b1111 ]"
b1011 v"
b10 q"
b10000 #
1!
1(
#825
b0 D"
b0 L"
b0 M"
b0 X"
b0 H"
b0 ["
b0 @"
b0 A"
b0 Z"
b0 ;"
b0 K"
b0 O"
b0 W"
b0 ?"
b10 }"
b10 p
b10 8"
b10 ="
b1000000 A
b1000000 e
b1000000 6
b1000000 f
b0 '"
b0 F"
b0 2"
b0 H
b0 E"
b0 0"
b0 T"
b0 ."
b0 S"
b0 6"
b0 B"
b0 ,"
b0 <"
b0 *"
b0 7"
b1100 e"
b1100 R"
b1100 o"
b10 b"
b10 k"
b1111 ^"
b1111 9"
b1111 >"
b1111 j"
b1111 m"
b1011 w"
b1011 q
b1011 U"
b10 r"
b10 {"
0!
0(
#850
b1001000 <
b1001000 .
b1001000 8
b1001000 :
b0 d"
b0 a"
b0 ]"
b1000100 @
b1000100 0
b1001000 -
b1001000 7
b1001000 >
b1000100 +
b1000100 1
b10001 #
b1100 v"
b1111 q"
1!
1(
#875
b1111 }"
b1111 p
b1111 8"
b1111 ="
b0 e"
b0 R"
b0 o"
b0 b"
b0 k"
b0 ^"
b0 9"
b0 >"
b0 j"
b0 m"
b1000100 A
b1000100 e
b1000100 6
b1000100 f
b1100 w"
b1100 q
b1100 U"
b1111 r"
b1111 {"
0!
0(
#900
b1001100 <
b1001100 .
b1001100 8
b1001100 :
b1001000 0
b1001100 -
b1001100 7
b1001100 >
b1001000 +
b1001000 1
b1001000 @
b0 v"
b0 q"
b10010 #
1!
1(
#925
b0 }"
b0 p
b0 8"
b0 ="
b1001000 A
b1001000 e
b1001000 6
b1001000 f
b0 w"
b0 q
b0 U"
b0 r"
b0 {"
0!
0(
#950
b1010000 <
b1010000 .
b1010000 8
b1010000 :
b1001100 @
b1001100 0
b1010000 -
b1010000 7
b1010000 >
b1001100 +
b1001100 1
b10011 #
1!
1(
#975
b1001100 A
b1001100 e
b1001100 6
b1001100 f
0!
0(
#1000
b1010100 <
b1010100 .
b1010100 8
b1010100 :
b1010000 0
b1010100 -
b1010100 7
b1010100 >
b1010000 +
b1010000 1
b1010000 @
b10100 #
1!
1(
#1025
b1010000 A
b1010000 e
b1010000 6
b1010000 f
0!
0(
#1050
b1011000 <
b1011000 .
b1011000 8
b1011000 :
b1010100 @
b1010100 0
b1011000 -
b1011000 7
b1011000 >
b1010100 +
b1010100 1
b10101 #
1!
1(
#1075
b1010100 A
b1010100 e
b1010100 6
b1010100 f
0!
0(
#1100
b1011100 <
b1011100 .
b1011100 8
b1011100 :
b1011000 0
b1011100 -
b1011100 7
b1011100 >
b1011000 +
b1011000 1
b1011000 @
b10110 #
1!
1(
#1125
b1011000 A
b1011000 e
b1011000 6
b1011000 f
0!
0(
#1150
b1100000 <
b1100000 .
b1100000 8
b1100000 :
b1011100 @
b1011100 0
b1100000 -
b1100000 7
b1100000 >
b1011100 +
b1011100 1
b10111 #
1!
1(
#1175
b1011100 A
b1011100 e
b1011100 6
b1011100 f
0!
0(
#1200
b1100100 <
b1100100 .
b1100100 8
b1100100 :
b1100000 0
b1100100 -
b1100100 7
b1100100 >
b1100000 +
b1100000 1
b1100000 @
b11000 #
1!
1(
#1225
b1100000 A
b1100000 e
b1100000 6
b1100000 f
0!
0(
#1250
b1101000 <
b1101000 .
b1101000 8
b1101000 :
b1100100 @
b1100100 0
b1101000 -
b1101000 7
b1101000 >
b1100100 +
b1100100 1
b11001 #
1!
1(
#1275
b1100100 A
b1100100 e
b1100100 6
b1100100 f
0!
0(
#1300
b1101100 <
b1101100 .
b1101100 8
b1101100 :
b1101000 0
b1101100 -
b1101100 7
b1101100 >
b1101000 +
b1101000 1
b1101000 @
b11010 #
1!
1(
#1325
b1101000 A
b1101000 e
b1101000 6
b1101000 f
0!
0(
#1350
b1110000 <
b1110000 .
b1110000 8
b1110000 :
b1101100 @
b1101100 0
b1110000 -
b1110000 7
b1110000 >
b1101100 +
b1101100 1
b11011 #
1!
1(
#1375
b1101100 A
b1101100 e
b1101100 6
b1101100 f
0!
0(
#1400
b1110100 <
b1110100 .
b1110100 8
b1110100 :
b1110000 0
b1110100 -
b1110100 7
b1110100 >
b1110000 +
b1110000 1
b1110000 @
b11100 #
1!
1(
#1425
b1110000 A
b1110000 e
b1110000 6
b1110000 f
0!
0(
#1450
b1111000 <
b1111000 .
b1111000 8
b1111000 :
b1110100 @
b1110100 0
b1111000 -
b1111000 7
b1111000 >
b1110100 +
b1110100 1
b11101 #
1!
1(
#1475
b1110100 A
b1110100 e
b1110100 6
b1110100 f
0!
0(
#1500
b1111100 <
b1111100 .
b1111100 8
b1111100 :
b1111000 0
b1111100 -
b1111100 7
b1111100 >
b1111000 +
b1111000 1
b1111000 @
b11110 #
1!
1(
#1525
b1111000 A
b1111000 e
b1111000 6
b1111000 f
0!
0(
#1550
b10000000 <
b10000000 .
b10000000 8
b10000000 :
b1111100 @
b1111100 0
b10000000 -
b10000000 7
b10000000 >
b1111100 +
b1111100 1
1!
1(
