## Basys3 Master XDC File
# Clock signal (100MHz)
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} [get_ports clk]

# Switches
set_property PACKAGE_PIN V17 [get_ports MOSI]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI]
set_property PACKAGE_PIN V16 [get_ports ss_n]
set_property IOSTANDARD LVCMOS33 [get_ports ss_n]

# LEDs
set_property PACKAGE_PIN U16 [get_ports MISO]
set_property IOSTANDARD LVCMOS33 [get_ports MISO]

# Buttons
set_property PACKAGE_PIN U18 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]

# General Bitstream settings
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
