{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686169347560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686169347566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 17:22:27 2023 " "Processing started: Wed Jun 07 17:22:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686169347566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169347566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ponteh -c ponteh " "Command: quartus_map --read_settings_files=on --write_settings_files=off ponteh -c ponteh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169347566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686169348262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686169348262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ponteh.v 4 4 " "Found 4 design units, including 4 entities, in source file ponteh.v" { { "Info" "ISGN_ENTITY_NAME" "1 ponteh " "Found entity 1: ponteh" {  } { { "ponteh.v" "" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169357793 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor " "Found entity 2: divisor" {  } { { "ponteh.v" "" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169357793 ""} { "Info" "ISGN_ENTITY_NAME" "3 modulacao " "Found entity 3: modulacao" {  } { { "ponteh.v" "" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169357793 ""} { "Info" "ISGN_ENTITY_NAME" "4 saidas " "Found entity 4: saidas" {  } { { "ponteh.v" "" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169357793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169357793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ponteh " "Elaborating entity \"ponteh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686169357829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:mod1 " "Elaborating entity \"divisor\" for hierarchy \"divisor:mod1\"" {  } { { "ponteh.v" "mod1" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169357838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulacao modulacao:mod2 " "Elaborating entity \"modulacao\" for hierarchy \"modulacao:mod2\"" {  } { { "ponteh.v" "mod2" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169357844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidas saidas:mod3 " "Elaborating entity \"saidas\" for hierarchy \"saidas:mod3\"" {  } { { "ponteh.v" "mod3" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169357851 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ponteh.v(142) " "Verilog HDL Case Statement information at ponteh.v(142): all case item expressions in this case statement are onehot" {  } { { "ponteh.v" "" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 142 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686169357852 "|ponteh|saidas:mod3"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisor:mod1\|Mux0 " "Found clock multiplexer divisor:mod1\|Mux0" {  } { { "ponteh.v" "" { Text "C:/Users/gev/Downloads/ponteh/ponteh.v" 87 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1686169358005 "|ponteh|divisor:mod1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1686169358005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686169358310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686169358749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169358749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686169358781 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686169358781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686169358781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686169358781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686169358800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 17:22:38 2023 " "Processing ended: Wed Jun 07 17:22:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686169358800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686169358800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686169358800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169358800 ""}
