--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5051 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.384ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X17Y33.CE), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.245 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X6Y47.A1       net (fanout=2)        0.880   clock_controller/cnt_mov<6>
    SLICE_X6Y47.COUT     Topcya                0.386   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X17Y33.CE      net (fanout=9)        2.060   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X17Y33.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (1.357ns logic, 2.943ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.245 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X6Y47.A1       net (fanout=2)        0.880   clock_controller/cnt_mov<6>
    SLICE_X6Y47.COUT     Topcya                0.379   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<0>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X17Y33.CE      net (fanout=9)        2.060   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X17Y33.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (1.350ns logic, 2.943ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_11 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.245 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_11 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.408   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_11
    SLICE_X6Y47.B1       net (fanout=2)        0.841   clock_controller/cnt_mov<11>
    SLICE_X6Y47.COUT     Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X17Y33.CE      net (fanout=9)        2.060   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X17Y33.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.351ns logic, 2.904ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_1 (SLICE_X4Y43.SR), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/cnt_mov_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/cnt_mov_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X6Y47.A1       net (fanout=2)        0.880   clock_controller/cnt_mov<6>
    SLICE_X6Y47.COUT     Topcya                0.386   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.SR       net (fanout=9)        1.094   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.CLK      Tsrck                 0.455   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_1
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.517ns logic, 1.977ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/cnt_mov_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/cnt_mov_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X6Y47.A1       net (fanout=2)        0.880   clock_controller/cnt_mov<6>
    SLICE_X6Y47.COUT     Topcya                0.379   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<0>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.SR       net (fanout=9)        1.094   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.CLK      Tsrck                 0.455   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_1
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.510ns logic, 1.977ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_11 (FF)
  Destination:          clock_controller/cnt_mov_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_11 to clock_controller/cnt_mov_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.408   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_11
    SLICE_X6Y47.B1       net (fanout=2)        0.841   clock_controller/cnt_mov<11>
    SLICE_X6Y47.COUT     Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.SR       net (fanout=9)        1.094   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.CLK      Tsrck                 0.455   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_1
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.511ns logic, 1.938ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_0 (SLICE_X4Y43.SR), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/cnt_mov_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/cnt_mov_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X6Y47.A1       net (fanout=2)        0.880   clock_controller/cnt_mov<6>
    SLICE_X6Y47.COUT     Topcya                0.386   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.SR       net (fanout=9)        1.094   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.CLK      Tsrck                 0.444   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_0
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.506ns logic, 1.977ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/cnt_mov_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/cnt_mov_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X6Y47.A1       net (fanout=2)        0.880   clock_controller/cnt_mov<6>
    SLICE_X6Y47.COUT     Topcya                0.379   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<0>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.SR       net (fanout=9)        1.094   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.CLK      Tsrck                 0.444   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_0
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.499ns logic, 1.977ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_11 (FF)
  Destination:          clock_controller/cnt_mov_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_11 to clock_controller/cnt_mov_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.408   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_11
    SLICE_X6Y47.B1       net (fanout=2)        0.841   clock_controller/cnt_mov<11>
    SLICE_X6Y47.COUT     Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X6Y48.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.SR       net (fanout=9)        1.094   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X4Y43.CLK      Tsrck                 0.444   clock_controller/cnt_mov<3>
                                                       clock_controller/cnt_mov_0
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (1.500ns logic, 1.938ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X16Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_25mhz (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_25mhz to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.200   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    SLICE_X16Y33.A6      net (fanout=2)        0.025   clock_controller/clk_25mhz
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz_INV_1_o1_INV_0
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X17Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_mov (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_mov to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.198   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    SLICE_X17Y33.A6      net (fanout=2)        0.025   clock_controller/clk_mov
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   clock_controller/clk_mov
                                                       clock_controller/clk_mov_INV_3_o1_INV_0
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_mov_31 (SLICE_X4Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_mov_31 (FF)
  Destination:          clock_controller/cnt_mov_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_mov_31 to clock_controller/cnt_mov_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.DQ       Tcko                  0.200   clock_controller/cnt_mov<31>
                                                       clock_controller/cnt_mov_31
    SLICE_X4Y50.D6       net (fanout=2)        0.026   clock_controller/cnt_mov<31>
    SLICE_X4Y50.CLK      Tah         (-Th)    -0.237   clock_controller/cnt_mov<31>
                                                       clock_controller/cnt_mov<31>_rt
                                                       clock_controller/Mcount_cnt_mov_xor<31>
                                                       clock_controller/cnt_mov_31
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_mov<3>/CLK
  Logical resource: clock_controller/cnt_mov_0/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_mov<3>/CLK
  Logical resource: clock_controller/cnt_mov_1/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5051 paths, 0 nets, and 237 connections

Design statistics:
   Minimum period:   4.384ns{1}   (Maximum frequency: 228.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 10:08:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



