# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do exercise_3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Dora/Desktop/tenentes/exercise_3 {C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tap_controller
# 
# Top level modules:
# 	tap_controller
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Dora/Desktop/tenentes/exercise_3 {C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tap_controller_tb
# 
# Top level modules:
# 	tap_controller_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tap_controller_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tap_controller_tb 
# Loading work.tap_controller_tb
# Loading work.tap_controller
# ** Warning: (vsim-3015) C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller_tb.v(9): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'state'. The port definition is at: C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller.v(3).
# 
#         Region: /tap_controller_tb/tap_controller_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Break in Module tap_controller at C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller.v line 31
# Simulation Breakpoint: Break in Module tap_controller at C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller.v line 31
# MACRO ./exercise_3_run_msim_rtl_verilog.do PAUSED at line 17
add wave -position 5  sim:/tap_controller_tb/tap_controller_instance/current_state
restart
# ** Warning: (vsim-3015) C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller_tb.v(9): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'state'. The port definition is at: C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller.v(3).
# 
#         Region: /tap_controller_tb/tap_controller_instance
run -all
# Break key hit 
# Break in Module tap_controller at C:/Users/Dora/Desktop/tenentes/exercise_3/tap_controller.v line 31
