

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_4'
================================================================
* Date:           Tue Mar  2 23:01:28 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.945|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  553443|  2917347|  553443|  2917347|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_259  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+--------+---------+----------+-----------+-----------+-------+----------+
        |             |      Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min  |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+--------+---------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     120|      120|         1|          -|          -|    120|    no    |
        |- ReuseLoop  |  552960|  2916864| 40 ~ 211 |          -|          -|  13824|    no    |
        | + MultLoop  |      35|      205|        35|          -|          -| 1 ~ 5 |    no    |
        |- Result     |     360|      360|         3|          -|          -|    120|    no    |
        +-------------+--------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    316|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|    520|    547|
|Memory           |       72|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    298|
|Register         |        -|      -|    436|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       72|      2|    956|   1161|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       72|      3|      3|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |myproject_lshr_70s_7ns_70_2_1_U41         |myproject_lshr_70s_7ns_70_2_1         |        0|      0|  250|  268|
    |myproject_urem_17ns_15ns_17_21_seq_1_U40  |myproject_urem_17ns_15ns_17_21_seq_1  |        0|      0|  215|  132|
    |grp_product_fu_259                        |product                               |        0|      1|   55|  147|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|      1|  520|  547|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------+------------------------------------+-----------+
    |                Instance                |               Module               | Expression|
    +----------------------------------------+------------------------------------+-----------+
    |myproject_mul_mul_19ns_17ns_36_3_1_U42  |myproject_mul_mul_19ns_17ns_36_3_1  |  i0 * i1  |
    +----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +-----------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |acc_V_U    |dense_large_rf_gt_ni_4_acc_V    |        1|  0|   0|    120|   14|     1|         1680|
    |outidx5_U  |dense_large_rf_gt_ni_4_outidx5  |        5|  0|   0|  13824|    5|     1|        69120|
    |w11_V_U    |dense_large_rf_gt_ni_4_w11_V    |       66|  0|   0|  13824|   66|     1|       912384|
    +-----------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total      |                                |       72|  0|   0|  27768|   85|     3|       983184|
    +-----------+--------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_1_fu_276_p2       |     +    |      0|  0|  15|           7|           1|
    |im_1_fu_322_p2         |     +    |      0|  0|  12|           3|           1|
    |in_index_1_fu_473_p2   |     +    |      0|  0|  39|          32|           1|
    |ir_fu_297_p2           |     +    |      0|  0|  19|          14|           1|
    |ires_1_fu_497_p2       |     +    |      0|  0|  15|           7|           1|
    |out_index_1_fu_467_p2  |     +    |      0|  0|  15|           8|           5|
    |p_Val2_13_fu_419_p2    |     +    |      0|  0|  19|          14|          14|
    |ret_V_fu_405_p2        |     +    |      0|  0|  21|          15|          15|
    |w_index_1_fu_456_p2    |     +    |      0|  0|  24|          17|          14|
    |tmp_43_fu_371_p2       |     -    |      0|  0|  15|           7|           7|
    |overflow_fu_437_p2     |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_447_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond8_fu_270_p2    |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_291_p2     |   icmp   |      0|  0|  13|          14|          13|
    |tmp_47_fu_491_p2       |   icmp   |      0|  0|  11|           7|           5|
    |tmp_48_fu_316_p2       |   icmp   |      0|  0|   9|           3|           3|
    |tmp_52_fu_462_p2       |   icmp   |      0|  0|  18|          17|          17|
    |tmp_53_fu_479_p2       |   icmp   |      0|  0|  18|          32|          10|
    |p_s_fu_484_p3          |  select  |      0|  0|  32|           1|           1|
    |brmerge1_fu_452_p2     |    xor   |      0|  0|   2|           1|           1|
    |tmp_22_fu_432_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_51_fu_442_p2       |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 316|         210|         121|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_V_address0      |   27|          5|    7|         35|
    |acc_V_d0            |   27|          5|   14|         70|
    |ap_NS_fsm           |  181|         41|    1|         41|
    |iacc_reg_183        |    9|          2|    7|         14|
    |im_reg_217          |    9|          2|    3|          6|
    |in_index_reg_205    |    9|          2|   32|         64|
    |ires_reg_248        |    9|          2|    7|         14|
    |out_index9_reg_228  |    9|          2|    8|         16|
    |w_index9_reg_238    |    9|          2|   17|         34|
    |w_index_reg_194     |    9|          2|   14|         28|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  298|         65|  110|        322|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_V_addr_2_reg_614             |   7|   0|    7|          0|
    |ap_CS_fsm                        |  40|   0|   40|          0|
    |brmerge1_reg_652                 |   1|   0|    1|          0|
    |data_V_load_reg_555              |  14|   0|   14|          0|
    |grp_product_fu_259_ap_start_reg  |   1|   0|    1|          0|
    |iacc_reg_183                     |   7|   0|    7|          0|
    |im_1_reg_564                     |   3|   0|    3|          0|
    |im_reg_217                       |   3|   0|    3|          0|
    |in_index_1_reg_670               |  32|   0|   32|          0|
    |in_index_reg_205                 |  32|   0|   32|          0|
    |ir_reg_530                       |  14|   0|   14|          0|
    |ires_1_reg_684                   |   7|   0|    7|          0|
    |ires_reg_248                     |   7|   0|    7|          0|
    |mul_reg_579                      |  36|   0|   36|          0|
    |out_index9_reg_228               |   8|   0|    8|          0|
    |out_index_reg_540                |   5|   0|    5|          0|
    |overflow_reg_644                 |   1|   0|    1|          0|
    |p_Result_9_reg_637               |   1|   0|    1|          0|
    |p_Result_s_reg_625               |   1|   0|    1|          0|
    |p_Val2_11_reg_619                |  14|   0|   14|          0|
    |p_Val2_13_reg_632                |  14|   0|   14|          0|
    |reg_265                          |  14|   0|   14|          0|
    |tmp_39_reg_574                   |  17|   0|   17|          0|
    |tmp_40_reg_609                   |  14|   0|   14|          0|
    |tmp_43_reg_594                   |   6|   0|    7|          1|
    |tmp_48_reg_560                   |   1|   0|    1|          0|
    |tmp_49_reg_689                   |   7|   0|   64|         57|
    |underflow_reg_648                |   1|   0|    1|          0|
    |w11_V_load_reg_589               |  66|   0|   66|          0|
    |w_index9_reg_238                 |  17|   0|   17|          0|
    |w_index_1_reg_656                |  17|   0|   17|          0|
    |w_index_cast_reg_522             |  14|   0|   17|          3|
    |w_index_reg_194                  |  14|   0|   14|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 436|   0|  497|         61|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.4 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.4 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.4 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.4 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.4 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.4 | return value |
|data_V_address0  | out |   10|  ap_memory |         data_V         |     array    |
|data_V_ce0       | out |    1|  ap_memory |         data_V         |     array    |
|data_V_q0        |  in |   14|  ap_memory |         data_V         |     array    |
|res_V_address0   | out |    7|  ap_memory |          res_V         |     array    |
|res_V_ce0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_we0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_d0         | out |   14|  ap_memory |          res_V         |     array    |
+-----------------+-----+-----+------------+------------------------+--------------+

