// Seed: 3132553685
module module_0 (
    output wire id_0
);
  wire id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6
);
  wire id_8, id_9;
  and primCall (id_4, id_8, id_5, id_9, id_6);
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output logic id_3,
    input tri1 id_4
);
  assign id_2 = 1'b0;
  logic id_6;
  wire  id_7;
  always @(*) id_3 = -1'd0;
  module_0 modCall_1 (id_2);
endmodule
