<profile>

<section name = "Vivado HLS Report for 'fpga_top_preloadPixelsAndPrecalcCIoffse'" level="0">
<item name = "Date">Tue May 28 07:43:53 2019
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">test_zynq</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.86, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">13, 13, 9, 9, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_fpga_top_reg_float_s_fu_212">fpga_top_reg_float_s, 1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 3, 0, 617</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 106, 0</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 407</column>
<column name="Register">-, -, 865, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fpga_top_mul_10ns_10ns_19_3_U5">fpga_top_mul_10ns_10ns_19_3, 0, 1, 20, 0</column>
<column name="fpga_top_mul_16s_2ns_16_3_U2">fpga_top_mul_16s_2ns_16_3, 0, 1, 18, 0</column>
<column name="fpga_top_mul_16s_2ns_16_3_U3">fpga_top_mul_16s_2ns_16_3, 0, 1, 18, 0</column>
<column name="fpga_top_mul_16s_2ns_16_3_U4">fpga_top_mul_16s_2ns_16_3, 0, 1, 18, 0</column>
<column name="grp_fpga_top_reg_float_s_fu_212">fpga_top_reg_float_s, 0, 0, 32, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr_pixel_offset_V_0_1_i_i_fu_378_p2">*, 1, 0, 0, 9, 10</column>
<column name="addr_pixel_offset_V_0_2_i_i_fu_394_p2">*, 1, 0, 0, 10, 10</column>
<column name="addr_pixel_offset_V_0_i_i_fu_267_p2">*, 1, 0, 0, 10, 10</column>
<column name="addr_V_0_1_i_i_fu_488_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_0_2_i_i_fu_544_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_0_i_i_fu_416_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_1_1_i_i_fu_637_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_1_2_i_i_fu_646_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_1_i_i_fu_590_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_2_1_i_i_fu_669_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_2_2_i_i_fu_673_p2">+, 0, 0, 16, 16, 16</column>
<column name="addr_V_2_i_i_fu_650_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_184_0_i_i_fu_411_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_184_1_i_i_fu_497_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_184_2_i_i_fu_501_p2">+, 0, 0, 16, 16, 16</column>
<column name="x_V_0_2_i_i_fu_329_p2">+, 0, 0, 10, 1, 10</column>
<column name="x_V_0_i_i_fu_249_p2">+, 0, 0, 10, 2, 10</column>
<column name="y_V_i_i_43_fu_359_p2">+, 0, 0, 10, 1, 10</column>
<column name="y_V_i_i_fu_221_p2">+, 0, 0, 10, 2, 10</column>
<column name="px_0_1_i_i_fu_535_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_0_2_i_i_fu_581_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_0_i_i_fu_479_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_1_1_i_i_fu_695_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_1_2_i_i_fu_733_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_1_i_i_fu_628_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_2_1_i_i_fu_785_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_2_2_i_i_fu_811_p3">Select, 0, 0, 32, 1, 32</column>
<column name="px_2_i_i_fu_759_p3">Select, 0, 0, 32, 1, 32</column>
<column name="is_padding_pixel_0_1_i_i_fu_529_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_0_2_i_i_fu_575_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_0_i_i_fu_473_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_1_1_i_i_fu_689_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_1_2_i_i_fu_727_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_1_i_i_fu_622_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_2_1_i_i_fu_779_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_2_2_i_i_fu_805_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="is_padding_pixel_2_i_i_fu_753_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="slt1_fu_295_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="slt_fu_281_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ult1_fu_335_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ult2_fu_345_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ult3_fu_369_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ult_fu_315_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ap_sig_bdd_162">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_89">or, 0, 0, 1, 1, 1</column>
<column name="p_lobit_i_i2_0_i_i_fu_301_p2">or, 0, 0, 11, 10, 10</column>
<column name="tmp10_fu_659_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp4_fu_511_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp5_fu_553_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp8_fu_604_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_748_i_i_fu_460_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_753_i_i_fu_516_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_758_i_i_fu_558_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_764_i_i_fu_609_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_769_i_i_fu_677_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_774_i_i_fu_704_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_780_i_i_fu_664_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_785_i_i_fu_712_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_790_i_i_fu_716_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_fu_454_p2">or, 0, 0, 1, 1, 1</column>
<column name="rev1_fu_449_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_506_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev3_fu_548_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev4_fu_599_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev5_fu_654_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_444_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ImageCache_IBRAM_address0">30, 10, 15, 150</column>
<column name="ap_NS_fsm">4, 10, 1, 10</column>
<column name="ap_reg_ppiten_pp0_it0">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp0_it1">1, 2, 1, 2</column>
<column name="ap_return_0">19, 2, 19, 38</column>
<column name="ap_return_1">32, 2, 32, 64</column>
<column name="ap_return_2">32, 2, 32, 64</column>
<column name="ap_return_3">32, 2, 32, 64</column>
<column name="ap_return_4">32, 2, 32, 64</column>
<column name="ap_return_5">32, 2, 32, 64</column>
<column name="ap_return_6">32, 2, 32, 64</column>
<column name="ap_return_7">32, 2, 32, 64</column>
<column name="ap_return_8">32, 2, 32, 64</column>
<column name="ap_return_9">32, 2, 32, 64</column>
<column name="grp_fpga_top_reg_float_s_fu_212_in_r">64, 10, 32, 320</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr_V_1_2_i_i_reg_1113">16, 0, 16, 0</column>
<column name="addr_V_2_1_i_i_reg_1134">16, 0, 16, 0</column>
<column name="addr_V_2_2_i_i_reg_1139">16, 0, 16, 0</column>
<column name="addr_V_2_i_i_reg_1118">16, 0, 16, 0</column>
<column name="addr_line_offset_V_0_1_i_i_reg_1009">16, 0, 16, 0</column>
<column name="addr_line_offset_V_0_i_i_reg_975">16, 0, 16, 0</column>
<column name="addr_pixel_offset_V_0_1_i_i_reg_963">16, 0, 16, 0</column>
<column name="addr_pixel_offset_V_0_2_i_i_reg_980">16, 0, 16, 0</column>
<column name="addr_pixel_offset_V_0_i_i_reg_894">16, 0, 16, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0_preg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_return_0_preg">19, 0, 19, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="ap_return_2_preg">32, 0, 32, 0</column>
<column name="ap_return_3_preg">32, 0, 32, 0</column>
<column name="ap_return_4_preg">32, 0, 32, 0</column>
<column name="ap_return_5_preg">32, 0, 32, 0</column>
<column name="ap_return_6_preg">32, 0, 32, 0</column>
<column name="ap_return_7_preg">32, 0, 32, 0</column>
<column name="ap_return_8_preg">32, 0, 32, 0</column>
<column name="ap_return_9_preg">32, 0, 32, 0</column>
<column name="buffer_0_write_assign_reg_1055">32, 0, 32, 0</column>
<column name="buffer_1_write_assign_reg_1087">32, 0, 32, 0</column>
<column name="buffer_2_write_assign_reg_1097">32, 0, 32, 0</column>
<column name="buffer_3_write_assign_reg_1144">32, 0, 32, 0</column>
<column name="buffer_4_write_assign_reg_1169">32, 0, 32, 0</column>
<column name="buffer_5_write_assign_reg_1179">32, 0, 32, 0</column>
<column name="buffer_6_write_assign_reg_1189">32, 0, 32, 0</column>
<column name="buffer_7_write_assign_reg_1199">32, 0, 32, 0</column>
<column name="ci_times_ch_out_V_reg_1082">19, 0, 19, 0</column>
<column name="line_width_load_reg_881">16, 0, 16, 0</column>
<column name="rev1_reg_1030">1, 0, 1, 0</column>
<column name="rev2_reg_1060">1, 0, 1, 0</column>
<column name="rev3_reg_1066">1, 0, 1, 0</column>
<column name="rev4_reg_1102">1, 0, 1, 0</column>
<column name="rev5_reg_1123">1, 0, 1, 0</column>
<column name="rev_reg_1024">1, 0, 1, 0</column>
<column name="slt1_reg_906">1, 0, 1, 0</column>
<column name="slt_reg_901">1, 0, 1, 0</column>
<column name="tmp_182_0_i_i_reg_888">10, 0, 16, 6</column>
<column name="tmp_183_0_i_i_reg_992">10, 0, 16, 6</column>
<column name="tmp_184_0_i_i_reg_998">16, 0, 16, 0</column>
<column name="tmp_184_1_i_i_reg_1041">16, 0, 16, 0</column>
<column name="tmp_184_2_i_i_reg_1048">16, 0, 16, 0</column>
<column name="tmp_2_reg_911">1, 0, 1, 0</column>
<column name="tmp_3_reg_921">1, 0, 1, 0</column>
<column name="tmp_6_reg_937">2, 0, 2, 0</column>
<column name="tmp_758_i_i_reg_1072">1, 0, 1, 0</column>
<column name="tmp_774_i_i_reg_1149">1, 0, 1, 0</column>
<column name="tmp_780_i_i_reg_1129">1, 0, 1, 0</column>
<column name="tmp_785_i_i_reg_1159">1, 0, 1, 0</column>
<column name="tmp_790_i_i_reg_1164">1, 0, 1, 0</column>
<column name="tmp_7_reg_947">1, 0, 1, 0</column>
<column name="tmp_9_reg_953">2, 0, 2, 0</column>
<column name="ult1_reg_932">1, 0, 1, 0</column>
<column name="ult2_reg_942">1, 0, 1, 0</column>
<column name="ult3_reg_958">1, 0, 1, 0</column>
<column name="ult_reg_916">1, 0, 1, 0</column>
<column name="x_V_0_2_i_i_reg_927">10, 0, 10, 0</column>
<column name="x_V_3_read_reg_871">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_0">out, 19, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_2">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_3">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_4">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_5">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_6">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_7">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_8">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="ap_return_9">out, 32, ap_ctrl_hs, fpga_top_preloadPixelsAndPrecalcCIoffse, return value</column>
<column name="y_V_2">in, 9, ap_none, y_V_2, scalar</column>
<column name="x_V_3">in, 9, ap_none, x_V_3, scalar</column>
<column name="ci_V">in, 10, ap_none, ci_V, scalar</column>
<column name="ch_out_V">in, 10, ap_none, ch_out_V, scalar</column>
<column name="ci_V_out_din">out, 10, ap_fifo, ci_V_out, pointer</column>
<column name="ci_V_out_full_n">in, 1, ap_fifo, ci_V_out, pointer</column>
<column name="ci_V_out_write">out, 1, ap_fifo, ci_V_out, pointer</column>
<column name="ch_out_V_out_din">out, 10, ap_fifo, ch_out_V_out, pointer</column>
<column name="ch_out_V_out_full_n">in, 1, ap_fifo, ch_out_V_out, pointer</column>
<column name="ch_out_V_out_write">out, 1, ap_fifo, ch_out_V_out, pointer</column>
<column name="line_width">in, 16, ap_none, line_width, pointer</column>
<column name="ImageCache_ch_in_V">in, 10, ap_none, ImageCache_ch_in_V, pointer</column>
<column name="ImageCache_width_in_V">in, 9, ap_none, ImageCache_width_in_V, pointer</column>
<column name="ImageCache_height_in_V">in, 9, ap_none, ImageCache_height_in_V, pointer</column>
<column name="ImageCache_IBRAM_address0">out, 15, ap_memory, ImageCache_IBRAM, array</column>
<column name="ImageCache_IBRAM_ce0">out, 1, ap_memory, ImageCache_IBRAM, array</column>
<column name="ImageCache_IBRAM_q0">in, 32, ap_memory, ImageCache_IBRAM, array</column>
<column name="WeightsCache_ch_out_V">in, 10, ap_none, WeightsCache_ch_out_V, pointer</column>
</table>
</item>
</section>
</profile>
