INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:26:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 buffer47/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer30/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.071ns (21.233%)  route 3.973ns (78.767%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=844, unset)          0.508     0.508    buffer47/clk
                         FDSE                                         r  buffer47/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer47/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer47_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=28, unplaced)        0.656     2.309    buffer73/fifo/result[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.352 f  buffer73/fifo/fullReg_i_3__4/O
                         net (fo=19, unplaced)        0.303     2.655    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_6
                         LUT3 (Prop_lut3_I2_O)        0.047     2.702 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_6__5/O
                         net (fo=5, unplaced)         0.250     2.952    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I0_O)        0.043     2.995 f  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[5]_i_4__1/O
                         net (fo=15, unplaced)        0.297     3.292    buffer5/control/dataReg_reg[5]_2
                         LUT6 (Prop_lut6_I1_O)        0.043     3.335 r  buffer5/control/dataReg[2]_i_2/O
                         net (fo=7, unplaced)         0.740     4.075    buffer5/control/dataReg_reg[2]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.118 f  buffer5/control/dataReg[5]_i_2__0/O
                         net (fo=1, unplaced)         0.244     4.362    buffer65/fifo/addi2_result[3]
                         LUT5 (Prop_lut5_I4_O)        0.043     4.405 f  buffer65/fifo/dataReg[5]_i_1/O
                         net (fo=4, unplaced)         0.268     4.673    buffer13/control/mux2_outs[5]
                         LUT5 (Prop_lut5_I2_O)        0.045     4.718 r  buffer13/control/outs[0]_i_3/O
                         net (fo=1, unplaced)         0.000     4.718    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.921 r  cmpi2/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     5.509    buffer30/control/result[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     5.552 r  buffer30/control/outs[0]_i_1__4/O
                         net (fo=1, unplaced)         0.000     5.552    buffer30/control_n_24
                         FDRE                                         r  buffer30/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=844, unset)          0.483     9.683    buffer30/clk
                         FDRE                                         r  buffer30/outs_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_D)        0.041     9.688    buffer30/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          9.688    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  4.136    




