{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562667618267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562667618283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 05:20:18 2019 " "Processing started: Tue Jul 09 05:20:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562667618283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667618283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maq_eg1 -c maq_eg1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off maq_eg1 -c maq_eg1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667618283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562667619267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador-behav " "Found design unit 1: restador-behav" {  } { { "restador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/restador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641298 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/restador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_vuelto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_vuelto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_vuelto-structural " "Found design unit 1: registro_vuelto-structural" {  } { { "registro_vuelto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro_vuelto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641303 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_vuelto " "Found entity 1: registro_vuelto" {  } { { "registro_vuelto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro_vuelto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components_vuelto.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components_vuelto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components_vuelto " "Found design unit 1: my_components_vuelto" {  } { { "my_components_vuelto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_components_vuelto.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1_vuelto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1_vuelto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1_vuelto-struc " "Found design unit 1: mux4a1_vuelto-struc" {  } { { "mux4a1_vuelto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux4a1_vuelto.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641311 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1_vuelto " "Found entity 1: mux4a1_vuelto" {  } { { "mux4a1_vuelto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux4a1_vuelto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento_dos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complemento_dos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complemento_dos-structural " "Found design unit 1: complemento_dos-structural" {  } { { "complemento_dos.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/complemento_dos.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641315 ""} { "Info" "ISGN_ENTITY_NAME" "1 complemento_dos " "Found entity 1: complemento_dos" {  } { { "complemento_dos.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/complemento_dos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_MAQUINA-circuit " "Found design unit 1: VGA_MAQUINA-circuit" {  } { { "VGA_MAQUINA.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/VGA_MAQUINA.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641332 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_MAQUINA " "Found entity 1: VGA_MAQUINA" {  } { { "VGA_MAQUINA.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/VGA_MAQUINA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_circuit.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_circuit " "Found design unit 1: my_circuit" {  } { { "my_circuit.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_circuit.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-struc_1 " "Found design unit 1: vga_sync-struc_1" {  } { { "vga_sync.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641339 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-structural " "Found design unit 1: teclado-structural" {  } { { "teclado.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641343 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-struc_1 " "Found design unit 1: synchronizer-struc_1" {  } { { "synchronizer.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/synchronizer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641347 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro4-behave_2 " "Found design unit 1: registro4-behave_2" {  } { { "registro4.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641351 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro4 " "Found entity 1: registro4" {  } { { "registro4.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro8-behave_1 " "Found design unit 1: registro8-behave_1" {  } { { "registro.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641354 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro8 " "Found entity 1: registro8" {  } { { "registro.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-struc_5 " "Found design unit 1: mux4a1-struc_5" {  } { { "mux4a1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux4a1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641358 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux4a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-struc_0 " "Found design unit 1: mux2a1-struc_0" {  } { { "mux2a1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux2a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641362 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux2a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_eval.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_eval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_eval-behav " "Found design unit 1: input_eval-behav" {  } { { "input_eval.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641366 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_eval " "Found entity 1: input_eval" {  } { { "input_eval.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-structural_0 " "Found design unit 1: hexa-structural_0" {  } { { "hexa.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/hexa.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641370 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/hexa.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behave_3 " "Found design unit 1: fulladder-behave_3" {  } { { "fulladder.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641373 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-struc_2 " "Found design unit 1: FSM-struc_2" {  } { { "FSM.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/FSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641378 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-behave " "Found design unit 1: ffd-behave" {  } { { "ffd.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/ffd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enganche.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enganche.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enganche-structural " "Found design unit 1: enganche-structural" {  } { { "enganche.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/enganche.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641385 ""} { "Info" "ISGN_ENTITY_NAME" "1 enganche " "Found entity 1: enganche" {  } { { "enganche.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/enganche.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor5millones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor5millones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor5millones-struc_0 " "Found design unit 1: divisor5millones-struc_0" {  } { { "divisor5millones.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/divisor5millones.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641389 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor5millones " "Found entity 1: divisor5millones" {  } { { "divisor5millones.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/divisor5millones.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor500mil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor500mil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor500mil-behave_0 " "Found design unit 1: divisor500mil-behave_0" {  } { { "divisor500mil.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/divisor500mil.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641393 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor500mil " "Found entity 1: divisor500mil" {  } { { "divisor500mil.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/divisor500mil.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behave_0 " "Found design unit 1: divisor-behave_0" {  } { { "divisor.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/divisor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641397 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detec_fs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detec_fs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detec_fs-structural " "Found design unit 1: detec_fs-structural" {  } { { "detec_fs.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/detec_fs.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641401 ""} { "Info" "ISGN_ENTITY_NAME" "1 detec_fs " "Found entity 1: detec_fs" {  } { { "detec_fs.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/detec_fs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-struc_4 " "Found design unit 1: decodificador-struc_4" {  } { { "decodificador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/decodificador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641405 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod-structural " "Found design unit 1: counter_mod-structural" {  } { { "counter_mod.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/counter_mod.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641409 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod " "Found entity 1: counter_mod" {  } { { "counter_mod.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/counter_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-struc " "Found design unit 1: counter-struc" {  } { { "counter.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641413 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador4-struc_3 " "Found design unit 1: contador4-struc_3" {  } { { "contador4.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641418 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador4 " "Found entity 1: contador4" {  } { { "contador4.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador10-circuito " "Found design unit 1: contador10-circuito" {  } { { "contador10.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641423 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador10 " "Found entity 1: contador10" {  } { { "contador10.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-struc " "Found design unit 1: contador-struc" {  } { { "contador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641426 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador1-struc_3 " "Found design unit 1: comparador1-struc_3" {  } { { "comparador1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/comparador1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641431 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador1 " "Found entity 1: comparador1" {  } { { "comparador1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/comparador1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-struc_3 " "Found design unit 1: comparador-struc_3" {  } { { "comparador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/comparador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641435 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-struc_2 " "Found design unit 1: codificador-struc_2" {  } { { "codificador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/codificador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641439 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/codificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd-structural " "Found design unit 1: bintobcd-structural" {  } { { "bintobcd.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/bintobcd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641443 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "bintobcd.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/bintobcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_completo-struc_2 " "Found design unit 1: adder_completo-struc_2" {  } { { "adder_completo.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/adder_completo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641447 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_completo " "Found entity 1: adder_completo" {  } { { "adder_completo.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/adder_completo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-struc_0 " "Found design unit 1: adder-struc_0" {  } { { "adder.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641452 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-struc_6 " "Found design unit 1: mux2_1-struc_6" {  } { { "mux2_1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641456 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_tipo_producto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_tipo_producto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_tipo_producto-circuito " "Found design unit 1: registro_tipo_producto-circuito" {  } { { "registro_tipo_producto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro_tipo_producto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641460 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_tipo_producto " "Found entity 1: registro_tipo_producto" {  } { { "registro_tipo_producto.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/registro_tipo_producto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_de_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_de_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_de_estado-structura " "Found design unit 1: maquina_de_estado-structura" {  } { { "maquina_de_estado.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maquina_de_estado.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641465 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_estado " "Found entity 1: maquina_de_estado" {  } { { "maquina_de_estado.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maquina_de_estado.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa_0-structural_0 " "Found design unit 1: hexa_0-structural_0" {  } { { "hexa_0.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/hexa_0.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641469 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa_0 " "Found entity 1: hexa_0" {  } { { "hexa_0.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/hexa_0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_componentsdeladder_completo.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_componentsdeladder_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_componentsdeladder_completo " "Found design unit 1: my_componentsdeladder_completo" {  } { { "my_componentsdeladder_completo.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_componentsdeladder_completo.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_componentdelvga_sync.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_componentdelvga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_componentdelvga_sync " "Found design unit 1: my_componentdelvga_sync" {  } { { "my_componentdelvga_sync.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_componentdelvga_sync.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_componentdeladder.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_componentdeladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_componentdeladder " "Found design unit 1: my_componentdeladder" {  } { { "my_componentdeladder.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_componentdeladder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_circuitsdelinput_eval.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_circuitsdelinput_eval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_circuitsdelinput_eval " "Found design unit 1: my_circuitsdelinput_eval" {  } { { "my_circuitsdelinput_eval.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_circuitsdelinput_eval.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_circuitdelvga_comp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_circuitdelvga_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_circuitdelvga_comp " "Found design unit 1: my_circuitdelvga_comp" {  } { { "my_circuitdelvga_comp.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_circuitdelvga_comp.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_componentsdelteclado.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_componentsdelteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_componentsdelteclado " "Found design unit 1: my_componentsdelteclado" {  } { { "my_componentsdelteclado.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_componentsdelteclado.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_componentsdelmaq_eg1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_componentsdelmaq_eg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_componentsdelmaq_eg1 " "Found design unit 1: my_componentsdelmaq_eg1" {  } { { "my_componentsdelmaq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/my_componentsdelmaq_eg1.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_eg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_eg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_eg1-structural " "Found design unit 1: maq_eg1-structural" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641507 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_eg1 " "Found entity 1: maq_eg1" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562667641507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667641507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maq_eg1 " "Elaborating entity \"maq_eg1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562667641671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:teclado1 " "Elaborating entity \"teclado\" for hierarchy \"teclado:teclado1\"" {  } { { "maq_eg1.vhd" "teclado1" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor5millones teclado:teclado1\|divisor5millones:U0 " "Elaborating entity \"divisor5millones\" for hierarchy \"teclado:teclado1\|divisor5millones:U0\"" {  } { { "teclado.vhd" "U0" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer teclado:teclado1\|synchronizer:U1 " "Elaborating entity \"synchronizer\" for hierarchy \"teclado:teclado1\|synchronizer:U1\"" {  } { { "teclado.vhd" "U1" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador teclado:teclado1\|codificador:U2 " "Elaborating entity \"codificador\" for hierarchy \"teclado:teclado1\|codificador:U2\"" {  } { { "teclado.vhd" "U2" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador4 teclado:teclado1\|contador4:U3 " "Elaborating entity \"contador4\" for hierarchy \"teclado:teclado1\|contador4:U3\"" {  } { { "teclado.vhd" "U3" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador teclado:teclado1\|decodificador:U4 " "Elaborating entity \"decodificador\" for hierarchy \"teclado:teclado1\|decodificador:U4\"" {  } { { "teclado.vhd" "U4" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 teclado:teclado1\|mux4a1:U5 " "Elaborating entity \"mux4a1\" for hierarchy \"teclado:teclado1\|mux4a1:U5\"" {  } { { "teclado.vhd" "U5" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa_0 teclado:teclado1\|hexa_0:U10 " "Elaborating entity \"hexa_0\" for hierarchy \"teclado:teclado1\|hexa_0:U10\"" {  } { { "teclado.vhd" "U10" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 teclado:teclado1\|mux2_1:U11 " "Elaborating entity \"mux2_1\" for hierarchy \"teclado:teclado1\|mux2_1:U11\"" {  } { { "teclado.vhd" "U11" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/teclado.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_eval input_eval:input_e " "Elaborating entity \"input_eval\" for hierarchy \"input_eval:input_e\"" {  } { { "maq_eg1.vhd" "input_e" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor500mil input_eval:input_e\|divisor500mil:I0 " "Elaborating entity \"divisor500mil\" for hierarchy \"input_eval:input_e\|divisor500mil:I0\"" {  } { { "input_eval.vhd" "I0" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd input_eval:input_e\|ffd:I1 " "Elaborating entity \"ffd\" for hierarchy \"input_eval:input_e\|ffd:I1\"" {  } { { "input_eval.vhd" "I1" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro4 input_eval:input_e\|registro4:I2 " "Elaborating entity \"registro4\" for hierarchy \"input_eval:input_e\|registro4:I2\"" {  } { { "input_eval.vhd" "I2" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador input_eval:input_e\|comparador:I3 " "Elaborating entity \"comparador\" for hierarchy \"input_eval:input_e\|comparador:I3\"" {  } { { "input_eval.vhd" "I3" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_de_estado input_eval:input_e\|maquina_de_estado:IMAQ " "Elaborating entity \"maquina_de_estado\" for hierarchy \"input_eval:input_e\|maquina_de_estado:IMAQ\"" {  } { { "input_eval.vhd" "IMAQ" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 input_eval:input_e\|mux2a1:I11 " "Elaborating entity \"mux2a1\" for hierarchy \"input_eval:input_e\|mux2a1:I11\"" {  } { { "input_eval.vhd" "I11" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_completo input_eval:input_e\|adder_completo:I17 " "Elaborating entity \"adder_completo\" for hierarchy \"input_eval:input_e\|adder_completo:I17\"" {  } { { "input_eval.vhd" "I17" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder input_eval:input_e\|adder_completo:I17\|adder:U0 " "Elaborating entity \"adder\" for hierarchy \"input_eval:input_e\|adder_completo:I17\|adder:U0\"" {  } { { "adder_completo.vhd" "U0" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/adder_completo.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder input_eval:input_e\|adder_completo:I17\|adder:U0\|fulladder:\\gen0:0:U0 " "Elaborating entity \"fulladder\" for hierarchy \"input_eval:input_e\|adder_completo:I17\|adder:U0\|fulladder:\\gen0:0:U0\"" {  } { { "adder.vhd" "\\gen0:0:U0" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/adder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro8 input_eval:input_e\|registro8:I16 " "Elaborating entity \"registro8\" for hierarchy \"input_eval:input_e\|registro8:I16\"" {  } { { "input_eval.vhd" "I16" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd input_eval:input_e\|bintobcd:I18 " "Elaborating entity \"bintobcd\" for hierarchy \"input_eval:input_e\|bintobcd:I18\"" {  } { { "input_eval.vhd" "I18" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa input_eval:input_e\|hexa:I19 " "Elaborating entity \"hexa\" for hierarchy \"input_eval:input_e\|hexa:I19\"" {  } { { "input_eval.vhd" "I19" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter input_eval:input_e\|counter:I22 " "Elaborating entity \"counter\" for hierarchy \"input_eval:input_e\|counter:I22\"" {  } { { "input_eval.vhd" "I22" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador10 input_eval:input_e\|contador10:I24 " "Elaborating entity \"contador10\" for hierarchy \"input_eval:input_e\|contador10:I24\"" {  } { { "input_eval.vhd" "I24" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador1 input_eval:input_e\|comparador1:I27 " "Elaborating entity \"comparador1\" for hierarchy \"input_eval:input_e\|comparador1:I27\"" {  } { { "input_eval.vhd" "I27" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detec_fs input_eval:input_e\|detec_fs:I31 " "Elaborating entity \"detec_fs\" for hierarchy \"input_eval:input_e\|detec_fs:I31\"" {  } { { "input_eval.vhd" "I31" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enganche input_eval:input_e\|enganche:I33 " "Elaborating entity \"enganche\" for hierarchy \"input_eval:input_e\|enganche:I33\"" {  } { { "input_eval.vhd" "I33" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod input_eval:input_e\|counter_mod:I32 " "Elaborating entity \"counter_mod\" for hierarchy \"input_eval:input_e\|counter_mod:I32\"" {  } { { "input_eval.vhd" "I32" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_tipo_producto input_eval:input_e\|registro_tipo_producto:I34 " "Elaborating entity \"registro_tipo_producto\" for hierarchy \"input_eval:input_e\|registro_tipo_producto:I34\"" {  } { { "input_eval.vhd" "I34" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador input_eval:input_e\|restador:resta " "Elaborating entity \"restador\" for hierarchy \"input_eval:input_e\|restador:resta\"" {  } { { "input_eval.vhd" "resta" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/input_eval.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1_vuelto input_eval:input_e\|restador:resta\|mux4a1_vuelto:U0 " "Elaborating entity \"mux4a1_vuelto\" for hierarchy \"input_eval:input_e\|restador:resta\|mux4a1_vuelto:U0\"" {  } { { "restador.vhd" "U0" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/restador.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento_dos input_eval:input_e\|restador:resta\|complemento_dos:U1 " "Elaborating entity \"complemento_dos\" for hierarchy \"input_eval:input_e\|restador:resta\|complemento_dos:U1\"" {  } { { "restador.vhd" "U1" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/restador.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_vuelto input_eval:input_e\|restador:resta\|registro_vuelto:U2 " "Elaborating entity \"registro_vuelto\" for hierarchy \"input_eval:input_e\|restador:resta\|registro_vuelto:U2\"" {  } { { "restador.vhd" "U2" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/restador.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MAQUINA VGA_MAQUINA:vga_maqui " "Elaborating entity \"VGA_MAQUINA\" for hierarchy \"VGA_MAQUINA:vga_maqui\"" {  } { { "maq_eg1.vhd" "vga_maqui" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync VGA_MAQUINA:vga_maqui\|vga_sync:A1 " "Elaborating entity \"vga_sync\" for hierarchy \"VGA_MAQUINA:vga_maqui\|vga_sync:A1\"" {  } { { "VGA_MAQUINA.vhd" "A1" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/VGA_MAQUINA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor VGA_MAQUINA:vga_maqui\|vga_sync:A1\|divisor:U0 " "Elaborating entity \"divisor\" for hierarchy \"VGA_MAQUINA:vga_maqui\|vga_sync:A1\|divisor:U0\"" {  } { { "vga_sync.vhd" "U0" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/vga_sync.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador VGA_MAQUINA:vga_maqui\|vga_sync:A1\|contador:U1 " "Elaborating entity \"contador\" for hierarchy \"VGA_MAQUINA:vga_maqui\|vga_sync:A1\|contador:U1\"" {  } { { "vga_sync.vhd" "U1" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/vga_sync.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667641875 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|maq_eg1\|input_eval:input_e\|maquina_de_estado:IMAQ\|state_reg " "State machine \"\|maq_eg1\|input_eval:input_e\|maquina_de_estado:IMAQ\|state_reg\" will be implemented as a safe state machine." {  } { { "maquina_de_estado.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maquina_de_estado.vhd" 42 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1562667646693 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador10.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/contador10.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1562667647874 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1562667647874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_dec\[1\] GND " "Pin \"D_dec\[1\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_p GND " "Pin \"D_uni_p\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_p"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[0\] GND " "Pin \"D_uni_cent\[0\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[1\] GND " "Pin \"D_uni_cent\[1\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[2\] GND " "Pin \"D_uni_cent\[2\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[3\] GND " "Pin \"D_uni_cent\[3\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[4\] GND " "Pin \"D_uni_cent\[4\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[5\] GND " "Pin \"D_uni_cent\[5\]\" is stuck at GND" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_uni_cent\[6\] VCC " "Pin \"D_uni_cent\[6\]\" is stuck at VCC" {  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562667650741 "|maq_eg1|D_uni_cent[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562667650741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562667650915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562667655515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562667655515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1502 " "Implemented 1502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562667655829 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562667655829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1434 " "Implemented 1434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562667655829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562667655829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562667655980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 05:20:55 2019 " "Processing ended: Tue Jul 09 05:20:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562667655980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562667655980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562667655980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562667655980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562667678230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562667678247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 05:21:17 2019 " "Processing started: Tue Jul 09 05:21:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562667678247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562667678247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maq_eg1 -c maq_eg1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off maq_eg1 -c maq_eg1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562667678247 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562667678641 ""}
{ "Info" "0" "" "Project  = maq_eg1" {  } {  } 0 0 "Project  = maq_eg1" 0 0 "Fitter" 0 0 1562667678642 ""}
{ "Info" "0" "" "Revision = maq_eg1" {  } {  } 0 0 "Revision = maq_eg1" 0 0 "Fitter" 0 0 1562667678642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562667678895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "maq_eg1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"maq_eg1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562667678919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562667679004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562667679004 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562667679592 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562667679607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562667679997 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562667679997 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2215 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2217 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2219 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2221 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2223 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2225 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2227 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2229 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562667680008 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562667680008 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562667680010 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562667680010 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562667680010 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1562667680010 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562667680014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maq_eg1.sdc " "Synopsys Design Constraints File file not found: 'maq_eg1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562667682111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562667682111 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562667682130 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1562667682131 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562667682133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562667682404 ""}  } { { "maq_eg1.vhd" "" { Text "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/maq_eg1.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 0 { 0 ""} 0 2204 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562667682404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562667683935 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562667683937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562667683937 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562667683940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562667683943 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562667683945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562667683945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562667683947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562667684022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562667684023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562667684023 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562667684900 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562667684920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562667688829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562667689275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562667689330 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562667695402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562667695402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562667696915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562667700387 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562667700387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562667702438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562667702438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562667702446 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562667702507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562667702722 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1562667702722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562667704181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562667704321 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1562667704321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562667706319 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562667708310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/output_files/maq_eg1.fit.smsg " "Generated suppressed messages file C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/output_files/maq_eg1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562667709530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5918 " "Peak virtual memory: 5918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562667711682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 05:21:51 2019 " "Processing ended: Tue Jul 09 05:21:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562667711682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562667711682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562667711682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562667711682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562667733853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562667733871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 05:22:13 2019 " "Processing started: Tue Jul 09 05:22:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562667733871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562667733871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off maq_eg1 -c maq_eg1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off maq_eg1 -c maq_eg1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562667733872 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562667738003 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562667738286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562667739843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 05:22:19 2019 " "Processing ended: Tue Jul 09 05:22:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562667739843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562667739843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562667739843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562667739843 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562667740564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562667762190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562667762206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 05:22:41 2019 " "Processing started: Tue Jul 09 05:22:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562667762206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667762206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta maq_eg1 -c maq_eg1 " "Command: quartus_sta maq_eg1 -c maq_eg1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667762207 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1562667762611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maq_eg1.sdc " "Synopsys Design Constraints File file not found: 'maq_eg1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562667763728 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763728 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667763978 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1562667763981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1562667764006 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1562667764026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.346 " "Worst-case setup slack is -4.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346            -312.559 clock_50  " "   -4.346            -312.559 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clock_50  " "    0.323               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -183.987 clock_50  " "   -3.000            -183.987 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667764110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764110 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562667764126 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1562667764152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764195 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667764195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667766695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.865 " "Worst-case setup slack is -3.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.865            -275.914 clock_50  " "   -3.865            -275.914 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clock_50  " "    0.289               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -183.987 clock_50  " "   -3.000            -183.987 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767276 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562667767296 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1562667767316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.349 " "Worst-case setup slack is -1.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349             -67.937 clock_50  " "   -1.349             -67.937 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clock_50  " "    0.141               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -136.874 clock_50  " "   -3.000            -136.874 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562667767784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767784 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562667767798 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667767798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667769823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667769840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562667770177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 05:22:50 2019 " "Processing ended: Tue Jul 09 05:22:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562667770177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562667770177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562667770177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667770177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562667792091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562667792107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 05:23:11 2019 " "Processing started: Tue Jul 09 05:23:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562667792107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562667792107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off maq_eg1 -c maq_eg1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off maq_eg1 -c maq_eg1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562667792107 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1562667793435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "maq_eg1.vho C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/simulation/modelsim/ simulation " "Generated file maq_eg1.vho in folder \"C:/Users/ÁNGEL ARTURO/Desktop/DISEÑO DIGITAL 2019-1/LABORATORIO/PROYECTO/Ultimito/EX4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562667794096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562667794305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 05:23:14 2019 " "Processing ended: Tue Jul 09 05:23:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562667794305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562667794305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562667794305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562667794305 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562667795069 ""}
