;redcode
;assert 1
	SPL 0, <-22
	MOV 100, @802
	JMZ <-137, #50
	CMP 12, @0
	MOV 117, <-20
	ADD 8, 120
	MOV @-21, <25
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	ADD 210, 30
	JMP -7, -20
	JMP <-600, <-22
	MOV -9, <-20
	ADD 270, 60
	SUB @129, 106
	DJN -11, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 180
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	JMP 172, #240
	ADD 10, -6
	SUB @127, 106
	MOV -9, <-20
	MOV 16, @-5
	ADD -1, <-20
	SUB @121, 803
	SUB @127, 106
	SUB @121, 103
	SUB @127, 106
	SUB 421, 1
	SUB #127, <106
	SPL 0, <-22
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	JMP @72, #200
	MOV -7, <-20
	MOV -7, <-20
	SPL <100, #60
	ADD 270, 60
	MOV 100, @802
	SUB @127, 106
	SPL <100, #60
	SUB @127, 106
	SPL 0, <-22
	SUB @121, 180
	JMP @92, #200
