
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. Top, 32728, 74981, 34436, 0, 0, 933, 0, 19, 110
.	. AnalyzInCirc_Top, 18586, 38193, 12337, 0, 0, 0, 0, 4, 0
.	.	. AnalyzInCirc_Controler_2, 96, 103, 49, 0, 0, 0, 0, 0, 0
.	.	. AnalyzInCirc_FIFO_12_8_1024_Top, 9245, 18834, 6370, 0, 0, 0, 0, 2, 0
.	.	. AnalyzInCirc_FIFO_12_8_1024_Top_0, 9245, 19256, 5918, 0, 0, 0, 0, 2, 0
.	. Clock_Reset, 20, 2, 0, 0, 0, 0, 0, 7, 0
.	.	. CORERESET_PF_C0, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	. CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C0, 0, 1, 0, 0, 0, 0, 0, 2, 0
.	.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 1, 0, 0, 0, 0, 0, 2, 0
.	.	. PF_CCC_C3, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CCC_C3_PF_CCC_C3_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CLK_DIV_C2, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_INIT_MONITOR_C0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_OSC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_OSC_C0_PF_OSC_C0_0_PF_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. Synchronizer_0, 3, 0, 0, 0, 0, 0, 0, 1, 0
.	. Communication, 3268, 2377, 1101, 0, 0, 34, 0, 0, 0
.	.	. COREFIFO_C1, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0, 33, 15, 35, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREFIFO_C3, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0, 33, 15, 35, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. Communication_ANW_MUX, 5, 9, 0, 0, 0, 0, 0, 0, 0
.	.	. Communication_CMD_MUX, 6, 128, 0, 0, 0, 0, 0, 0, 0
.	.	. Communication_Controler, 270, 144, 231, 0, 0, 0, 0, 0, 0
.	.	. Communication_Switch, 1, 9, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_Protocol_0, 1041, 727, 282, 0, 0, 5, 0, 0, 0
.	.	.	. COREFIFO_C0_1_1, 311, 184, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2, 311, 184, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0, 144, 56, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_5, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_6, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1, 84, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_1_2, 280, 129, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0, 280, 129, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2, 145, 57, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_3, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_4, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C6_0, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0, 84, 178, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0, 38, 12, 48, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. COREUART_C0_0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0, 32, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0, 19, 15, 5, 0, 0, 0, 0, 0, 0
.	.	.	. Communication_TX_Arbiter2_Communication_0, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. UART_RX_Protocol_1, 100, 56, 32, 0, 0, 0, 0, 0, 0
.	.	.	. UART_TX_Protocol_Communication_0, 60, 95, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_Protocol_1, 1041, 728, 282, 0, 0, 5, 0, 0, 0
.	.	.	. COREFIFO_C0_0, 311, 185, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1, 311, 185, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1, 144, 56, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_1, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_2, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0, 84, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_1_0, 280, 129, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0, 280, 129, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0, 145, 57, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C6, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0, 84, 178, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication, 38, 12, 48, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_LSRAM_top, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. COREUART_C0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication, 32, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication, 19, 15, 5, 0, 0, 0, 0, 0, 0
.	.	.	. Communication_TX_Arbiter2_Communication, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. UART_RX_Protocol_0, 100, 56, 32, 0, 0, 0, 0, 0, 0
.	.	.	. UART_TX_Protocol_Communication, 60, 95, 0, 0, 0, 0, 0, 0, 0
.	.	. USB_3_Protocol, 750, 516, 236, 0, 0, 20, 0, 0, 0
.	.	.	. COREFIFO_C11, 180, 91, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0, 180, 91, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0, 46, 18, 58, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C7, 312, 149, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0, 312, 149, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0, 145, 60, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0, 84, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C8, 205, 100, 87, 0, 0, 16, 0, 0, 0
.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0, 205, 100, 87, 0, 0, 16, 0, 0, 0
.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0, 169, 67, 87, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0, 28, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1, 28, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication, 0, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0, 0, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_LSRAM_top, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	. Communication_TX_Arbiter2_1_1, 7, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. ft601_fifo_interface, 44, 98, 0, 0, 0, 0, 0, 0, 0
.	. Controler, 1032, 1016, 359, 0, 0, 1, 0, 1, 0
.	.	. ADI_SPI_Top, 126, 77, 75, 0, 0, 0, 0, 0, 0
.	.	. ADI_SPI_Top_0, 126, 79, 75, 0, 0, 0, 0, 0, 0
.	.	. Answer_Encoder, 45, 179, 0, 0, 0, 0, 0, 0, 0
.	.	. Command_Decoder, 96, 87, 32, 0, 0, 0, 0, 0, 0
.	.	. REGISTERS, 6, 7, 0, 0, 0, 1, 0, 0, 0
.	.	. Reset_Controler, 139, 194, 66, 0, 0, 0, 0, 1, 0
.	.	. SPI_LMX_Top, 115, 58, 6, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_interface_rtl_7_16_1_addr_widthdata_width, 42, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_master_behavioural_24_5_1_data_lengthdivider_1, 73, 58, 6, 0, 0, 0, 0, 0, 0
.	.	. SPI_LMX_Top_0, 115, 58, 6, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_interface_rtl_7_16_1_addr_widthdata_width_0, 42, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0, 73, 58, 6, 0, 0, 0, 0, 0, 0
.	.	. gpio_controler, 264, 277, 99, 0, 0, 0, 0, 0, 0
.	. Data_Block, 2357, 1266, 1666, 0, 0, 886, 0, 0, 0
.	.	. COREFIFO_C10, 169, 93, 69, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0, 169, 93, 69, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0, 133, 58, 69, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_Top, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_Top_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. Communication_Builder, 274, 159, 154, 0, 0, 0, 0, 0, 0
.	.	. DataRamManage, 162, 55, 162, 0, 0, 0, 0, 0, 0
.	.	. Event_Info_RAM_Block, 0, 0, 0, 0, 0, 4, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C8_Event_Status, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	. FIFOs_Reader, 65, 130, 57, 0, 0, 0, 0, 0, 0
.	.	. Input_Data_Part_0, 613, 276, 356, 0, 0, 48, 0, 0, 0
.	.	.	. COREFIFO_C4_3, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_4, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_5, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_6, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	. Input_Data_Part_1, 613, 276, 356, 0, 0, 48, 0, 0, 0
.	.	.	. COREFIFO_C4, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_0, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_1, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_2, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	. Sample_RAM_Block, 0, 4, 96, 0, 0, 768, 0, 0, 0
.	.	.	. PF_DPSRAM_C5, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. PF_DPSRAM_C5_0, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. PF_DPSRAM_C5_1, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. PF_DPSRAM_C5_2, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. Sample_RAM_Block_Decoder, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Sample_RAM_Block_MUX, 0, 0, 24, 0, 0, 0, 0, 0, 0
.	.	. Trigger_Top_Part, 411, 266, 416, 0, 0, 16, 0, 0, 0
.	.	.	. COREFIFO_C5, 149, 88, 78, 0, 0, 16, 0, 0, 0
.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0, 149, 88, 78, 0, 0, 16, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0, 36, 68, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0, 78, 19, 78, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_LSRAM_top, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	. Trigger_Control, 209, 159, 164, 0, 0, 0, 0, 0, 0
.	.	.	. Trigger_Main, 36, 17, 97, 0, 0, 0, 0, 0, 0
.	.	.	. work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth, 17, 2, 77, 0, 0, 0, 0, 0, 0
.	.	. work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA, 50, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_ctrlbus_handshake_rtl_0layer1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_ctrlbus_handshake_rtl_0layer1_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	. PF_IO_C0_0, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_Z27_layer0_1, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	. PF_IO_C0_1, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_Z27_layer0_0, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	. Synchronizer_11_8, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	. Transceiver_Main, 7463, 32127, 18973, 0, 0, 12, 0, 5, 0
.	.	. PF_CCC_C5, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CCC_C5_PF_CCC_C5_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. SampleCompose, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_0, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_1, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_2, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_3, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_4, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_5, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SampleCompose_6, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. Synchronizer_10, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. Test_Generator_for_Lanes, 79, 2, 72, 0, 0, 0, 0, 0, 0
.	.	. Transceiver_LanesConnection, 7244, 32034, 18901, 0, 0, 12, 0, 4, 0
.	.	.	. RxMainLinkController_2, 16, 20, 11, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_inst_Transciever_OneLane_0, 3613, 16004, 9445, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_1_1, 355, 250, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2, 355, 250, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0, 92, 48, 58, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0_4, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0_5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_Transciever_OneLane_inst_Transciever_OneLane_0, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_2, 355, 251, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0, 355, 251, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2, 92, 50, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0_3, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_1, 131, 97, 49, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2, 131, 97, 49, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0, 92, 62, 49, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0_4, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0_5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_Transciever_OneLane_inst_Transciever_OneLane_0, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_2, 131, 83, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0, 131, 83, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2, 92, 50, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_0_3, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_TX_PLL_C1_Transciever_OneLane_inst_Transciever_OneLane_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_Transciever_OneLane_inst_Transciever_OneLane_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_1, 65, 63, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_Transciever_OneLane_inst_Transciever_OneLane_0, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transciever_OneLane_inst_Transciever_OneLane_0, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_0, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1, 34, 32, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_1, 31, 28, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_1, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_1, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_1, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_1, 8, 13, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_1, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_1, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_1_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_1, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_Transciever_OneLane_inst_Transciever_OneLane_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_11_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_0_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_0_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_Transciever_OneLane_inst_Transciever_OneLane_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_Transciever_OneLane_inst_Transciever_OneLane_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_Transciever_OneLane_inst_Transciever_OneLane_0, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1, 2256, 14926, 9028, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0, 186, 114, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_1, 102, 220, 163, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_inst_Transciever_OneLane_1, 3613, 16006, 9445, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_0, 355, 250, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1, 355, 250, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1, 92, 48, 58, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1_4, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1_5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_Transciever_OneLane_inst_Transciever_OneLane_1, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_0, 355, 251, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0, 355, 251, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0, 92, 50, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1_3, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_0, 131, 97, 49, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1, 131, 97, 49, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1, 92, 62, 49, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1_4, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1_5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_Transciever_OneLane_inst_Transciever_OneLane_1, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_0, 131, 83, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0, 131, 83, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0, 92, 50, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transciever_OneLane_inst_Transciever_OneLane_1_3, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_TX_PLL_C1_Transciever_OneLane_inst_Transciever_OneLane_1, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_Transciever_OneLane_inst_Transciever_OneLane_1, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_0, 65, 63, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_Transciever_OneLane_inst_Transciever_OneLane_1, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transciever_OneLane_inst_Transciever_OneLane_1, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_1, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0, 34, 32, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_0, 31, 28, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_0, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_0, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_0, 8, 13, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_0, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_0, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_1_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_0, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_Transciever_OneLane_inst_Transciever_OneLane_1, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_1_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_1_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_1_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_11_Transciever_OneLane_inst_Transciever_OneLane_1_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_Transciever_OneLane_inst_Transciever_OneLane_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_Transciever_OneLane_inst_Transciever_OneLane_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_Transciever_OneLane_inst_Transciever_OneLane_1, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0, 2256, 14926, 9028, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1, 186, 114, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0, 102, 222, 163, 0, 0, 0, 0, 0, 0
.	.	.	. TxMainLinkController_2, 2, 4, 0, 0, 0, 0, 0, 0, 0
.	.	. work_transceiver_controller_rtl_2_1_g_NumberOfLanes, 42, 91, 0, 0, 0, 0, 0, 0, 0