================================================================================ 
Commit: b6fc75db19d37f97fa36091534d3b7b100df4c84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:49:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 3501

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3d8042e903cff579cf77c916248163c80149d594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:21:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3502_00

Hsd-es-id: N/A
Original commit date: Tue Dec 8 11:04:22 2020 -0800
Change-Id: I0dbfaf99d8dfa7f72be44ac8841a2e97b8945513
Original commit hash: 5109e8558f110fcfeb66a00dc001223ee0178c32

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54d38ef672b8a8dcf270a86e56c5f99889c69737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:21:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Dec 8 10:34:34 2020 -0800
Change-Id: Ic0709594679f6cced3a46b266bd071fed1f2be8d
Original commit hash: 0671f3aeb1b830a9f018fbb17ebf40c5ab76508f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 194a1ac55f70b90ae4d755526cb6a91a51539490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:20:59 2020 -0800 
-------------------------------------------------------------------------------- 
[D12+] BIOS programming for Audio Link -- 8T mode, pull-in 0, analog IO settings

Program 8T mode by default in display audio codec and pch audio controller.
Program 0 pull-in clocks in display audio AUD_FREQ_CNTL register
Program analog audio IO settings in AUDIO_PIN_BUF_CTL and UTIL_PIN_BUF_CTL

Hsd-es-id: 14012267168
Original commit date: Wed Oct 7 10:25:09 2020 +0530
Change-Id: I8f7248c879aa96999ce0d187e7c6be80cb910042
Original commit hash: 8955e0ed0701d3146feebbc8ac6692c88779edaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: cc9848f333ca4135cb73e0048d648531bfaf6b48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:20:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL_UP3_UP4] [Ubuntu]The Firmware Test Suite (fwts) Fails (PART3)

Make up missed local variable deinfe for fixed failed report.
Detected error 'Uninitialized local variable' when evaluating '\_SB_.PC00.SPI1.FPNT._CRS'.
ADVICE: A method attempted to use a local variable that was not initialized.
Detected error 'Uninitialized local variable' when evaluating '\_SB_.PC00.SPI2.FPNT._CRS'.
ADVICE: A method attempted to use a local variable that was not initialized.

Hsd-es-id: 22010771636
Original commit date: Fri Nov 13 11:23:49 2020 +0800
Change-Id: I9c39f1631339b874a67c881cb7a2112b364e16d5
Original commit hash: 641398961856c0a579a4d83d252238a226f10190

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl

================================================================================ 
Commit: bf6534d79f1d5842fbe0828bc4baa8a25e843947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:20:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL_UP3_UP4] [Ubuntu]The Firmware Test Suite (fwts) Fails (PART1)

Moving the If condition of TTUP in to STA methods of each CRXX USB Type C connectors.

Hsd-es-id: 22010771636
Original commit date: Wed Nov 11 18:37:37 2020 +0800
Change-Id: I8c230e68f329b92018de091d8befa9274d3c9e92
Original commit hash: e4a2cdfdf081ad4dcee95ce88d2e72a7c37b26ac

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: 53e701ae53a59f335c080eb920fc333e702cae66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:20:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-R] BIOS Change for replacing sensor from iMX488 to OV01A1S (G3 card) for TGL-R platform

 Adding TGL C0 CPU Patch Table to replacing default camera setting.

Hsd-es-id: 22011748994
Original commit date: Tue Nov 24 16:04:45 2020 +0800
Change-Id: I2d2fa248939186b74d24d905dcdbd6b6e1468f1b
Original commit hash: 3d80122c51a7bf34259b71192816e66d19719149

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 87bc8fd4725ebfe7e45e1f3f799dcf7eac1b0a75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:20:11 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Multiple Yellow bangs when VTIO is enabled.

By default all controllers are enabled when VTIO is enabled.
As per VTIO technical forum VTIO should be treated as a opt-in feature.
The OEM should enable & configure respective controller in BIOS & OS when VTIO is enabled.
Therefore, BIOS to default disable all controllers.

Hsd-es-id: 14013005546
Original commit date: Thu Dec 3 08:40:25 2020 -0800
Change-Id: I497ba74659b69739e24c88b9a57806a36c1def6c
Original commit hash: 6a96a5d37f58a89fa8855890c3e8258e17716993

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 982ced1331a3fb1c50e0dc79ba4685494046ba41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3501_00

Hsd-es-id: N/A
Original commit date: Mon Dec 7 11:04:24 2020 -0800
Change-Id: Id1ddb9cc684cef9bf5237bcc850d65b6cc2e3483
Original commit hash: 38292e1e2f1473fe7927bb96ff2b7910d94a7c73

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 433d7eeae685a67112726e3ae29d0745b160e061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Dec 7 10:35:12 2020 -0800
Change-Id: I1765e6fdb79442c3d7ca9e293415677c0c71ec7e
Original commit hash: ba8a68d257b35b4422ca32b7267f18b0ebbfb57b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 432ce35058827f71add734ba3ea875a7f75ecc6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update to TigerLake C0 Unified (uCode+Punit) Production Power On Patch 0x02

Hsd-es-id: 22011788551
Original commit date: Sat Dec 5 07:51:01 2020 -0800
Change-Id: I86ba170190396fb21d1a3ee600fc97094c508f5a
Original commit hash: 715ca91bdc3cd4f55bcd2cd1e9016fd95c77ef2b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f94255e211444407fe70b57451efd7fce8aa4e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3497_00

Hsd-es-id: N/A
Original commit date: Sun Dec 6 11:03:03 2020 -0800
Change-Id: I612da5b5d10219f7f6690ce7efb42c677d4a74b8
Original commit hash: 9fcb7286e2dea3a3d2a707b209bb312c16fef364

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25e946072d75115ca494b992b348206c73d9d052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Dec 6 10:34:52 2020 -0800
Change-Id: Iee26f4c87e98fc7c844049e8f22c3a23378ef63a
Original commit hash: 4e97c946a769c7553d29851e530e6e4acacb5b97

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 59b59f04f32df02b4dee197dc9664abcd144b92a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Dec 6 10:03:28 2020 -0800
Change-Id: I63f082c3f309bc6ac4660cd98ed8d6a5f958c056
Original commit hash: e3d3facbb08d146f2db401c3f613bc92439a81ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d2a04d967f441ff7b9d63ee7594b6d08f10e7cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3496_00

Hsd-es-id: N/A
Original commit date: Sat Dec 5 11:03:59 2020 -0800
Change-Id: I16c4acd81f5b892414206f4a2cbc6ad753f5f7e4
Original commit hash: 66f4ea6346e851f4bc44aabd8287c9ad0d073a7c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f0d4f09c4cad43c12e8b8d1758bd1d46541faba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Dec 5 10:33:56 2020 -0800
Change-Id: Ic2808f448030c06052a02914cef75b7d6d813242
Original commit hash: e114cb4cfea2ce064aca2d4d9e66524015262061

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fbc77f90f363fc110a78d9899e954d2f6737249b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:19:03 2020 -0800 
-------------------------------------------------------------------------------- 
Overclocking: Configuration of all Voltage Rails in the OC Menu

- Add VCCIO volatage override from OCMB 0x11 Domain 0xB

Hsd-es-id: 2203202950
Original commit date: Fri Nov 13 19:38:52 2020 -0800
Change-Id: Ia2fcde1d715ba76b5e2f2a3b65f0295de15eb2e6
Original commit hash: a7af0426c1b8cb5f269cfae4c428df1439390124

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 737df10366ceb9444651a93e2cd9148b55e258d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3495_00

Hsd-es-id: N/A
Original commit date: Fri Dec 4 11:03:24 2020 -0800
Change-Id: Ic33179b3a4eddfc0155144c3bf494e802fcf357e
Original commit hash: 7157083dd6fc4066a387ed14c2941924d71ddd26

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f22390a67423acedaea6ac2718bb9906e01d8a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Dec 4 10:36:07 2020 -0800
Change-Id: Iffdd1abf8e6ec45070beb1c1d4602473946ed1f3
Original commit hash: d1c22271ca3bf6743baab1cc79ec8cc78021c067

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f1e7a88a07102adacc6658814682653189aae796 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:41 2020 -0800 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Update xHCI programming

Changed xHCI configuration so the error count will only increment during
U0. This is only for xHCI with device ID 0x43ED.

Hsd-es-id: 18010983384
Original commit date: Wed Oct 14 16:09:08 2020 +0200
Change-Id: I3ffafbab555a74422ddf1aba484b0430e7c9cfdd
Original commit hash: 1cffc9d3e7066456df74620cfa3041a49a7c6f14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 79dba31e5a48683b34f88015604dc798bc9c4b7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][TCSS] remove TBT "Security Level" option

TBT security mode option should be use because the function replace use for "ITbtPcieTunnelingForUsb4" option.

Hsd-es-id: 1508543389
Original commit date: Thu Nov 19 17:56:51 2020 +0800
Change-Id: I161e700a3665802a495a14630ffb89e1c97dfc90
Original commit hash: ed78af428c9a12a11781fb110447b63d4f8c4ecf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/TbtSetup.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 0ea4ec055a410e29742575f104ef1ebd79346caf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-H][TCSS] remove igfx _dsm func 18, 19 ( Get total HPD counter for specified DDI from IOM)

1. removed igfx _dsm func 18, 19
2. updated return buffer size

Hsd-es-id: 22011766206
Original commit date: Tue Nov 17 08:06:51 2020 -0800
Change-Id: If731295eb155c9639a7361af3762f22c405b4de0
Original commit hash: ccbbab5aa1f430873f3110002faa311ba5cbb05a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: 7a5362dc0928b12465803ac231863f67eda0b928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:18 2020 -0800 
-------------------------------------------------------------------------------- 
PCIe Gen3 and Gen4 Cm/Cp control via policy (prevent OEM modification of LibraryPrivate code)
Expose Cm, Cp, PresetCoeffSelection policy

Hsd-es-id: 16012026244
Original commit date: Mon Oct 19 16:48:20 2020 +0530
Change-Id: Iad2457b7e04edf030f6642f909585defb8b1e4dc
Original commit hash: 8c6c0346a2eed73f34a8cd52b2d783f03f94596e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 769899ceb3cd0a9d10e65dac82cc6b5dd32cd59c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-H][R0] CDR Relock Enabled and Disabled Feature is not working as expected for PEG10

Hsd-es-id: 22011754970
Original commit date: Mon Nov 30 14:31:48 2020 +0530
Change-Id: I69dbe0b466d4e3dd7fdf876045eef2a84cad367a
Original commit hash: e4ebfc0142a8278db795286ef4d0343a4278fca5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d2d27bf567f82231aa58014071ef9e5347753ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:18:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-H]ACPI Error: AE_NOT_FOUND, While resolving a named reference package element.

Fixed named reference problem with Linux OS.

Hsd-es-id: 1508589166
Original commit date: Thu Dec 3 11:24:49 2020 +0800
Change-Id: I16b59f045ecda425716769657376f2b219404e13
Original commit hash: b604d1688ff86ba31b0f72a6a05834ed94376d35

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: ab1b7aa7d4aa6be744f030ea37021a908ce0b15d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3494_00

Hsd-es-id: N/A
Original commit date: Thu Dec 3 11:04:23 2020 -0800
Change-Id: Ia04aa82d71776ecb5c3def96aa2505908a7c0dbe
Original commit hash: 4788cd16941721aeb627345a01d317cd5da791a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 79e3aa578a2f2eb0ee84822f3a9dae552f617874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Dec 3 10:37:17 2020 -0800
Change-Id: I4b841364ba60137caf4d297bc7808fc5fa487ed6
Original commit hash: 19d8d2612588d70c97e7a541e5c0422c966819b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 20edc69a5f1037a70853500886eaf4bee91f318d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3493_00

Hsd-es-id: N/A
Original commit date: Wed Dec 2 11:05:56 2020 -0800
Change-Id: I1ad4422eb92aa2b9d5897ae292c7ede2e26396b8
Original commit hash: 2fc85e376f676455e48156cad1cb540e53507281

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b1b0bf406f9a38b95356c75f3a4464e931c0400d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Dec 2 10:35:39 2020 -0800
Change-Id: I8d70ec26c2ca2d2fbeb97037f6c2878b43861ce8
Original commit hash: 3b2334c646c8a51b998e19fc512d5b9522956530

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 96a61f1e52dd8dd7bdb04398c6e46608f10cece4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:34 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Support increase IPC1 command timeout for dGPU

Prevent race condition when user connects Type_c monitor and hotplug it on PEG dGfx enabled platforms,
Increase IPC1 command timeout from 10 ms to 3 secs.

Hsd-es-id: 22011600036
Original commit date: Fri Nov 27 11:22:01 2020 +0800
Change-Id: Ia8a82a9f4a6606547139c27b9fa7d99bcf17f99e
Original commit hash: bd75a36f95d4f29934164e4b0e059a7f4077e9cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcieDg1.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: bd6e49d4a3489ee3d269bd6226f25b4501ae22bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:27 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[TGL-H][IMAGING] Add new platform ID in bios for TGL-H""

This reverts commit 84eb37d90d6958c022006d69baf6dd45ae1eb112.

Hsd-es-id: 1507844415
Original commit date: Tue Dec 1 22:30:02 2020 -0700
Change-Id: I21ab9156b51f56d9277ffccd04dd16f9a8a22a30
Original commit hash: 20eb921ab29b5398bca724f9a95b9e9aa63aff86

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: d50fa9815ebfc807f8cddfb3bf4ac225fad8b731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3492_01

Hsd-es-id: N/A
Original commit date: Tue Dec 1 17:35:27 2020 -0800
Change-Id: I5f866ee152696e7ee3ad07620564bc306fc8bc22
Original commit hash: 6f23f90bf3078779c59f874e0f732d028afc14bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b93b09c22793803c07c94a27e4e756e3d7377a49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Dec 1 17:30:06 2020 -0800
Change-Id: If30d1374c8bd0100cf5573b640e90b3334cdb190
Original commit hash: 62b159954bced72861b0a3cacb4a1dee725c17e7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 35cd88d85f8f8969eccf9e22d1d7c8e48e08e91f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:09 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake P0 Unified (uCode+Punit) Production Patch 0x4E

Hsd-es-id: 14013052165
Original commit date: Tue Dec 1 16:09:23 2020 -0800
Change-Id: I46589690e8e8199eded6ff0311c29a1cddaf602c
Original commit hash: 79d48af73c8057afe0c1584dc7c00f27940762ac

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2cbd671a97990fa0b0785407bf8a9e43e464f9d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:17:02 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.14.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Nov 26 10:47:56 2020 +0800
Change-Id: Iecbf49c8571cbf7536626b9bd1a572b578cf0dab
Original commit hash: a767beb92e838f07efbd0aa4f5bb475c5bc6503a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcb073d0ce219cc306a09745a8043475d1631690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:56 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 1 08:46:39 2020 +0000
Original commit date: Tue Dec 1 08:46:39 2020 +0000
Original commit hash: 3012808e0c9b230ae1b6a8121af12cfe1622526a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9b9d8b1f6c7663c9a99625c82916dafc8f985b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:51 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Memory XMP Info Display Error

[Issue/Feature Description]
  BIOS is not displaying correct XMP timing.
  Outputs->OcSupport  will be set to 0 after MrcSaGvSwitch() in MrcStartMemoryConfiguration()

[Resolution]
  Restore Outputs->OcSupport in MrcPrepareNextMrcIteration()

Hsd-es-id: 22011317906
Original commit date: Tue Dec 1 09:40:03 2020 +0800
Change-Id: If2431f210f2bc0e4a9f707f63cb78353c33e8562
Original commit hash: 5b85e27785031b9307fa2c0294c7707109fc1a55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: d3b2ab50435a81e46e835bdb9f36c7bdf21124bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 1 08:09:30 2020 +0000
Original commit date: Tue Dec 1 08:09:30 2020 +0000
Original commit hash: c29a80b11dc9c0c1aec3d886f4f47825f5689b87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 625c5e36c0b1d3c190c77242882b8afb213650dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:39 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-H][DDR4] Adjust TAT Values based on 1DPC or 2DPC"

[Issue]
1DPC test failed.

[Resolution]
revert related patch.
This reverts commit f96bdd2c2dea02ba11ba1b1db46c4153a22e8eb7.

[Impact]
TGL-H 1DPC only

Hsd-es-id: N/A
Original commit date: Mon Nov 30 18:35:18 2020 -0700
Change-Id: I37a0dcfbb9c6bb095e541f35ceba5f33e6c0b66f
Original commit hash: 83f653bf32abe21aca2bc203342b70fac338d5dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 5cf054c9ae7655360a5b9556e0fdeb7841892b38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 26 02:11:13 2020 +0000
Original commit date: Thu Nov 26 02:11:13 2020 +0000
Original commit hash: a90d79e209f9c25de1042061fb27ced98bd6aa9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17f06bcddef28080ce2e2d0490ab1246ae739f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:23 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: enable margin limit check by default.

[Feature]
enable margin limit check by default.

[resolutin]
enable margin limit check by default.
disable it when overclock enabled, and std profile is not selected.

Hsd-es-id: N/A
Original commit date: Fri Nov 20 13:32:24 2020 +0800
Change-Id: Id930b3765037bef931e320018cc7a14599d7ddee
Original commit hash: f27e536529d2a1deb943b57fead8189da5efaf59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 738fb23e5f85a94d86faac6916c42d8c2b914cb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 13:01:57 2020 +0000
Original commit date: Wed Nov 25 13:01:57 2020 +0000
Original commit hash: 9f7ba89e2411f7a5d6108d92511a0608e331571f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ffebc4d04c9dcbe3e51ce2677afd489a548d79f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:16:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Memory OC fix

[Issue/Feature Description]
  1. BIOS is not displaying correct XMP timing, reference clock, ratio, and voltage values when a profile is selected. This is confusing to the user/customer.
After changing the profile (all profiles: mrc 100, memory ratio 11)
  2. MRC frequency not capped by fuses when fuses.ddr_oc_en is set
  3. tCCD_L may exceed the range [4-8] when frequency above 3200

[Resolution]
  1. Fixed it in ConvertClock2FreqRatio()
  2. Add to check whether "OverClock Feature" is turnd on to detemine whether OverclockCapable is true.
  3. Set range limit for tCCD_L

[Impacted Platform]
TGL-H

Hsd-es-id: 22011317906 1508523694 22011519614
Original commit date: Mon Nov 9 11:48:40 2020 +0800
Change-Id: I9a4428e9362c97f58c23d108f226b6bfdbc3e539
Original commit hash: 5064ccbd7556134920f8064881bc67929f62b958

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.h

================================================================================ 
Commit: 7fd32eee65760de40c61305a5e1baa0ca899f46a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:15:56 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 12:12:12 2020 +0000
Original commit date: Wed Nov 25 12:12:12 2020 +0000
Original commit hash: b5c70b00967246f76000501cb04ccd36b6ae7af5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94c9d0de06f5ac8a8cd5d576ca20ac39bf07f76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:15:50 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-H][DDR4] Adjust TAT Values based on 1DPC or 2DPC

[Issue/Feature Description]
  Improve the performance with 1DPC config

[Resolution]
  Prior TAT changes to improve system stability only apply to 2DPC

[Impacted Platform]
  TGL-H only

Hsd-es-id: 22011728787
Original commit date: Wed Nov 18 17:09:44 2020 -0800
Change-Id: I1a025b3b861c6e32768449682323ad0c85857871
Original commit hash: 0a13b6995863a1803414ce5ef80acbb93cdf13cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: fea399598212d3ddb1ec8a3e69e7b31e25f6e73d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:15:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 10:29:27 2020 +0000
Original commit date: Wed Nov 25 10:29:27 2020 +0000
Original commit hash: 891f27c8b745ef11fdd4aaed80ba20421150e443

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 323ec1d70be49e501d8b771b5564c541f9bcc5df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:15:28 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL]fix for dimm1 vref is not programmed to CR && MRC frequency not capped by fuses

[Issue/Feature Description]
    1. dimm1 vref is not programmed to CR

[Resolution]
    1. Correct the ddr4_dimm1_mr6_vref formula
    2. add twodpc_support = 1, since dimm1 vref only get program if twodpc_support = 1

[Impacted Platform]
TGL ALL

Hsd-es-id: 1508530719
Original commit date: Fri Nov 20 10:14:45 2020 +0800
Change-Id: I7a4d5d8c56c351ff6954259202658808f6bd012c
Original commit hash: da6308e6ab24b3e16e90d8d4183f705959eaabe4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 884e7bf1c2ada6e773a479e1d6519a06f4348781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:15:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 09:09:33 2020 +0000
Original commit date: Wed Nov 25 09:09:33 2020 +0000
Original commit hash: 8b3bd68170b7c4c9a9c8dcedd924c86f178d14a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8e7c332f801e1c5524149ca9160ac7603163e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:15:05 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MemoryAddressEncodeDecodeProtocol failed with TGL-H

[Issue/Feature Description]
  MemoryAddressEncodeDecodeProtocol failed with TGL-H.Register Addresses in TGL-H  were different

[Resolution]
  Auto detect Tigerlake H and use the Register Addresses in TGL-H

[Impacted Platform]
TGL-H

Hsd-es-id: 1508524586
Original commit date: Wed Nov 18 21:31:59 2020 +0800
Change-Id: I4e1d779910b679c68766ff814c3fb67549338849
Original commit hash: f6ba595b7630ede711d0fc3d03f67c566b139449

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak

================================================================================ 
Commit: 99304ced80dafacb6d94f3e3a8c7bc5aac5764b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:14:54 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 08:16:48 2020 +0000
Original commit date: Wed Nov 25 08:16:48 2020 +0000
Original commit hash: a3a4178f8a249110883949e6818044f2a4448780

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40648f7358384afd040494209cce9f21313c75ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:14:41 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL][LP5] Incorrect equation for VsxHiLVR leads to SAGV failures at 5400

[Issue/Feature Description]
The equations for VsxHiLVRTargetNormal and VsxHiLVRTargetDvFs are incorrect in MRC.
As they are now the system will still boot but will hit memory corruption during DVFS transitions at >5000MT/s.

[Resolution]
  Correct the equations

[Impacted Platform]
TGL + LP5

Hsd-es-id: 14012768490
Original commit date: Fri Oct 23 13:11:04 2020 +0800
Change-Id: I246de6e6e6f54c369935d8d46e713c4a25c8948c
Original commit hash: 6f0aa919d7f24aeb8718a517c007fbece64473dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8253c1b04fd9e4001d8abf3a60fe235ca0223b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:14:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 07:47:56 2020 +0000
Original commit date: Wed Nov 25 07:47:56 2020 +0000
Original commit hash: d0814b0fa01d2d9eab3a14a76cac412772794d34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29f8fe599371ea4908dd1741eea446e6f27091c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:14:16 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: check DDR4 DIMM population

[issue/feature]
  TGL only supports limit DDR4 DIMM population.

[Resolution]
  check before further steps.
  add beep when check failed.

Hsd-es-id: 1508493365
Original commit date: Fri Oct 30 11:06:33 2020 +0800
Change-Id: I32b4b847d6e2a2d507c662dcf50621cac25ed224
Original commit hash: 05d5df3fa0a79848494cd74aede89dd7fce2f8cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 49797b2697ceff6161764ed4e1c4079b150dafb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:14:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 12 10:00:59 2020 +0800
Original commit date: Thu Nov 12 10:00:59 2020 +0800
Change-Id: Ib1dde6347b1ad228c58e869660d29a0d05496c2f
Original commit hash: cc47332225b31cad693111f435da8abb59624c76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7edb326330d884e67f1dd13557a2273869b8fbfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:13:54 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: update ucode for minibios

B0: 68 --> 70
P0: 42 --> 4c
R0: New

Hsd-es-id: N/A
Original commit date: Thu Nov 12 09:56:06 2020 +0800
Change-Id: I18a76cc03de318049fba4265c3daaaafa3e7aca9
Original commit hash: ad615618f4926e3981808d473fbe9540ca500701

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000068.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000070.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000042.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_0000004c.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_00000006.inc

================================================================================ 
Commit: 0d9c05af2e5f2a1ce085a6d28dbae5997351caba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:13:35 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.13.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Nov 12 09:37:34 2020 +0800
Change-Id: I536f685f2e4e1df82aad5880d20127865d2598e4
Original commit hash: 3ce2a55e731904a20fef7ac543e9fdb4ed334691

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3045b9dbf21ba493de19bf6533e3257ecf1b080c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:13:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3492_00

Hsd-es-id: N/A
Original commit date: Tue Dec 1 12:41:14 2020 -0800
Change-Id: I78054e39a1e24e76f7006db0f4d36e61add0adc8
Original commit hash: 2491a16edcad3e3c36025e8a213f9ea5215210d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b56a4707a8ff2b4dc9522a4152290ae2d56a89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:13:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Dec 1 12:36:19 2020 -0800
Change-Id: Ic4d4308f7666025f2ab5f24096e9f88086052cfb
Original commit hash: c1badd4623640ac29d7726e9ed70c3ce61c7829d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c629c5c1c0feae3e5371f92cf5de7e10d981a95c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:12:58 2020 -0800 
-------------------------------------------------------------------------------- 
Update to TigerLake B0 Unified (uCode+Punit) Production Patch 0x72

Hsd-es-id: 14013030294
Original commit date: Wed Nov 25 20:59:58 2020 -0800
Change-Id: Ic95e96c3c210e50afc088eb50870cad3c950c9ed
Original commit hash: be844ded7de44be79d82a3380288165c47ce823a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 02d34acc3128489cc2aa54e73ce79902d0b9cd02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:12:44 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake R0 Unified (uCode+Punit) Patch 0x08

Hsd-es-id: 14013042881
Original commit date: Tue Dec 1 10:17:27 2020 -0800
Change-Id: I198302cd3ad9100f4ae1d8c4901cdda74cf47140
Original commit hash: fa5ed897cc59615fc35d8a48a7b646b9df396559

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1a04796906af8ce540928e3a663b932eb337ba68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:12:31 2020 -0800 
-------------------------------------------------------------------------------- 
TGL SH R0 only - Chipset init writes for DMI/PEG60/PEG10 need to be updated

Hsd-es-id: 1508557075
Original commit date: Fri Nov 20 13:59:46 2020 +0530
Change-Id: Ibc23c1fc55b0659c1b52a5f38dd901b980bd2c57
Original commit hash: 1976f511e4396d78497c5039e7921c90866c7d2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: e24596a245241417d8efff7b102b1dd01ac4b88c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:12:19 2020 -0800 
-------------------------------------------------------------------------------- 
Revert R0 PO changes

This reverts commit 777319c9fa686ca890409a61914295b5a3751fa8.

Revert Enabling Test menu.
Revert Setting Debug consent to 2.

Hsd-es-id: N/A
Original commit date: Fri Nov 20 14:55:05 2020 -0700
Change-Id: Iab4540eff3f4560be96f13df2a6cdf74b9ff4213
Original commit hash: b2099b8cd2d4128713d1b3aa7f3e4d0ae6edc57b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 848905f5e4dadb74c9f09b7d4a5e7d484082cae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:12:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 30 11:04:53 2020 -0800
Change-Id: I2ba313db916966347473f59cee7efa68c75964d9
Original commit hash: 63959b6185248f23020e3398629e206a96404088

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54a7590a00014089c1fd923c1e81ee4920c99849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:11:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Nov 30 10:33:33 2020 -0800
Change-Id: If4e5fd9ccbfe88e1125576c4c169f4fdc4df56a9
Original commit hash: 3329f01853be20576d065bbc53f401f1070deb79

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 454fd60c6d6f855456f7f588be4c5dda823173c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:11:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 29 11:03:40 2020 -0800
Change-Id: I124aac9dc912b928e609cbfc8582d674f1470540
Original commit hash: 3dbcff9ac5271b97ae9177c62e8479258eee8ad5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05c61bb07cf4450aa4cf5ec40e3a4671542ffe58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:11:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Nov 29 10:34:02 2020 -0800
Change-Id: Ie2e8c37242e09c575d56c701b36f02ca37f42c31
Original commit hash: ff72ceb4acb416785206546be1287fd145b865d9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fd633a72eb286eda80d1285739d227e881b89c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:11:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Nov 29 10:04:01 2020 -0800
Change-Id: Ie24b438086b2a7b07f740254ae242322dea41e36
Original commit hash: d69dba7b1a404daa94a835ba88a6d2be112a8560

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d6aeeefab3afee3559c3a3c42d0db9a13bcee442 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:11:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 28 11:04:42 2020 -0800
Change-Id: I339b863d797b22d8d1b54a5f10afbd3fa6deff8a
Original commit hash: 2d66743fa0b8413e6b41e7b1807f05c632eb2ef6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b27d5e184346f268848adc820a6ef0bf6314a759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:10:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Nov 28 10:33:22 2020 -0800
Change-Id: I527918a7782579b10eba6e4830f9c54eaa9fb153
Original commit hash: 702bb2663271139fb6f9d70b3f5a3e1bf0dc84cf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0bc5df011cfcb009f146b98acc3bdb7bc3b24072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:10:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 27 11:04:56 2020 -0800
Change-Id: I57863b52588f04240aaf813ecf5cc266ae9d6683
Original commit hash: ed2e18b49c6b7893676c66e6de318e26bb82d38a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 146bd313cd1aba40bd587de6be65701e5dc903d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:10:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Nov 27 10:34:05 2020 -0800
Change-Id: I377f0ef68cb0c8f8f3277e7de18829bb2a292079
Original commit hash: 1c1cfca56bb27b961b255555c8c61c6471cf847b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: eb8895d4cebe3d47d3e3442bd79a1b3f3ddc91b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:10:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 26 11:15:01 2020 -0800
Change-Id: I4e1dfc16418658ca0e8b8810e78d7a3e092207f3
Original commit hash: 4994bd4a4baa8364396001ff54879c6fb9aec227

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 453bbcc46a6835213ffd7d7d34787772a2f60ce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 15:09:59 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Nov 26 10:32:52 2020 -0800
Change-Id: I0f07f3af158a91115b1245b3a579a337677f5cda
Original commit hash: 1631fc2bd4497738d5637218e021e4de4b909e30

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec
