// Generated by stratus_hls 19.12-s100  (91710.131054)
// Sun May  2 00:38:37 2021
// from ../ColorTransform.cpp

`timescale 1ps / 1ps

      
module ColorTransform(i_clk, i_rst, i_rgb_busy, i_rgb_vld, i_rgb_data, o_grey_busy, o_grey_vld, o_grey_data);

      input i_clk;
      input i_rst;
      input i_rgb_vld;
      input [23:0] i_rgb_data;
      input o_grey_busy;
      output i_rgb_busy;
      output o_grey_vld;
      output [23:0] o_grey_data;
      reg [23:0] o_grey_data;
      reg o_grey_m_req_m_prev_trig_req;
      reg o_grey_m_unacked_req;
      wire ColorTransform_Xor_1Ux1U_1U_1_1_out1;
      wire ColorTransform_Or_1Ux1U_1U_4_2_out1;
      reg ColorTransform_N_Muxb_1_2_0_4_4_out1;
      reg i_rgb_m_unvalidated_req;
      wire ColorTransform_gen_busy_r_4_14_gnew_req;
      wire ColorTransform_gen_busy_r_4_14_gdiv;
      wire ColorTransform_gen_busy_r_4_14_gen_busy_i_rgb_m_data_is_invalid_next;
      reg[2:0] global_state_next;
      wire[15:0] ColorTransform_Div_16Ux7U_16U_4_11_in2;
      reg[16:0] ColorTransform_Add_19Ux17U_19U_1_8_in1;
      reg[18:0] ColorTransform_Add_19Ux17U_19U_1_8_in2;
      reg gs_ctrl2;
      reg[7:0] ColorTransform_Mul_10Ux8U_18U_4_6_in1;
      reg[9:0] ColorTransform_Mul_10Ux8U_18U_4_6_in2;
      reg[1:0] gs_ctrl0;
      wire[18:0] ColorTransform_Add_19Ux17U_19U_1_8_out1;
      reg[18:0] s_reg_7;
      wire[17:0] ColorTransform_Mul_10Ux8U_18U_4_6_out1;
      reg[16:0] s_reg_6;
      wire ColorTransform_And_1Ux1U_1U_4_12_out1;
      wire[2:0] ColorTransform_gen_busy_r_4_14_out1;
      wire ColorTransform_Not_1U_1U_1_3_out1;
      reg o_grey_m_req_m_trig_req;
      reg i_rgb_m_busy_req_0;
      wire[15:0] ColorTransform_Div_16Ux7U_16U_4_11_out1;
      reg[2:0] global_state;
      reg stall0;

         // resource: mux_24bx2i0c
         // resource: regr_en_24
         always @(posedge i_clk)
          begin :drive_o_grey_data
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     3'd1:                      begin
                        o_grey_data <= i_rgb_data;
                     end
                     
                     3'd4:                      begin
                        o_grey_data <= {8'b00000000, ColorTransform_Div_16Ux7U_16U_4_11_out1};
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_rgb_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        3'd0, 3'd5:                         begin
                           i_rgb_m_busy_req_0 <= 1'd0;
                        end
                        
                        3'd1:                         begin
                           i_rgb_m_busy_req_0 <= 1'd1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_grey_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_grey_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        3'd4:                         begin
                           o_grey_m_req_m_trig_req <= ColorTransform_Not_1U_1U_1_3_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(ColorTransform_And_1Ux1U_1U_4_12_out1 or ColorTransform_gen_busy_r_4_14_out1[0] or global_state)
          begin :drive_stall0
            case (global_state) 

               3'd1:                begin
                  stall0 = ColorTransform_gen_busy_r_4_14_out1[0];
               end
               
               3'd5:                begin
                  stall0 = ColorTransform_And_1Ux1U_1U_4_12_out1;
               end
               
               default:                begin
                  stall0 = 1'b0;
               end
               
            endcase

         end

         // resource: regr_en_17
         always @(posedge i_clk)
          begin :drive_s_reg_6
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     3'd1, 3'd3:                      begin
                        s_reg_6 <= ColorTransform_Mul_10Ux8U_18U_4_6_out1[16:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_19
         always @(posedge i_clk)
          begin :drive_s_reg_7
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     3'd2:                      begin
                        s_reg_7 <= ColorTransform_Add_19Ux17U_19U_1_8_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_10bx3i2c
         always @(o_grey_data[23:16] or gs_ctrl0)
          begin :drive_ColorTransform_Mul_10Ux8U_18U_4_6_in2
            case (gs_ctrl0) 

               2'd1:                begin
                  ColorTransform_Mul_10Ux8U_18U_4_6_in2 = 10'd0587;
               end
               
               2'd2:                begin
                  ColorTransform_Mul_10Ux8U_18U_4_6_in2 = {2'b00, o_grey_data[23:16]};
               end
               
               default:                begin
                  ColorTransform_Mul_10Ux8U_18U_4_6_in2 = 10'd0299;
               end
               
            endcase

         end

         // resource: mux_8bx3i1c
         always @(o_grey_data[15:8] or i_rgb_data[7:0] or gs_ctrl0)
          begin :drive_ColorTransform_Mul_10Ux8U_18U_4_6_in1
            case (gs_ctrl0) 

               2'd1:                begin
                  ColorTransform_Mul_10Ux8U_18U_4_6_in1 = o_grey_data[15:8];
               end
               
               2'd2:                begin
                  ColorTransform_Mul_10Ux8U_18U_4_6_in1 = 8'd144;
               end
               
               default:                begin
                  ColorTransform_Mul_10Ux8U_18U_4_6_in1 = i_rgb_data[7:0];
               end
               
            endcase

         end

         // resource: ColorTransform_Mul_10Ux8U_18U_4  instance: ColorTransform_Mul_10Ux8U_18U_4_6
         assign ColorTransform_Mul_10Ux8U_18U_4_6_out1 = {8'b00000000, ColorTransform_Mul_10Ux8U_18U_4_6_in2}*{10'b0000000000, ColorTransform_Mul_10Ux8U_18U_4_6_in1};

         // resource: mux_19bx2i0c
         always @(s_reg_7 or ColorTransform_Mul_10Ux8U_18U_4_6_out1 or gs_ctrl2)
          begin :drive_ColorTransform_Add_19Ux17U_19U_1_8_in2
            if (gs_ctrl2) begin
               ColorTransform_Add_19Ux17U_19U_1_8_in2 = s_reg_7;
            end
            else begin
               ColorTransform_Add_19Ux17U_19U_1_8_in2 = {1'b0, ColorTransform_Mul_10Ux8U_18U_4_6_out1};
            end
         end

         // resource: mux_17bx2i0c
         always @(s_reg_6 or gs_ctrl2)
          begin :drive_ColorTransform_Add_19Ux17U_19U_1_8_in1
            if (gs_ctrl2) begin
               ColorTransform_Add_19Ux17U_19U_1_8_in1 = {1'b0, s_reg_6[15:0]};
            end
            else begin
               ColorTransform_Add_19Ux17U_19U_1_8_in1 = s_reg_6;
            end
         end

         // resource: ColorTransform_Add_19Ux17U_19U_1  instance: ColorTransform_Add_19Ux17U_19U_1_8
         assign ColorTransform_Add_19Ux17U_19U_1_8_out1 = ColorTransform_Add_19Ux17U_19U_1_8_in2 + {2'b00, ColorTransform_Add_19Ux17U_19U_1_8_in1};

         // instance: drive_ColorTransform_Div_16Ux7U_16U_4_11_in2
         assign ColorTransform_Div_16Ux7U_16U_4_11_in2 = ColorTransform_Add_19Ux17U_19U_1_8_out1[18:3];

         // resource: ColorTransform_Div_16Ux7U_16U_4  instance: ColorTransform_Div_16Ux7U_16U_4_11
         assign ColorTransform_Div_16Ux7U_16U_4_11_out1 = ColorTransform_Div_16Ux7U_16U_4_11_in2 / 7'd125;

         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_global_state
            if (i_rst == 1'b0) begin
               global_state <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state <= global_state_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx2i1c
         always @(global_state)
          begin :drive_global_state_next
            case (global_state) 

               3'd0, 3'd5:                begin
                  global_state_next = 3'd1;
               end
               
               default:                begin
                  global_state_next = global_state + 3'd1;
               end
               
            endcase

         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl0
            if (i_rst == 1'b0) begin
               gs_ctrl0 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        3'd2:                         begin
                           gs_ctrl0 <= 2'd1;
                        end
                        
                        3'd3:                         begin
                           gs_ctrl0 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl0 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl2
            if (i_rst == 1'b0) begin
               gs_ctrl2 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        3'd4:                         begin
                           gs_ctrl2 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl2 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // instance: drive_i_rgb_busy
         assign i_rgb_busy = ColorTransform_gen_busy_r_4_14_out1[2];

         // resource: ColorTransform_gen_busy_r_4  instance: ColorTransform_gen_busy_r_4_14
         assign ColorTransform_gen_busy_r_4_14_out1 = {ColorTransform_gen_busy_r_4_14_gnew_req, {ColorTransform_gen_busy_r_4_14_gdiv, ColorTransform_gen_busy_r_4_14_gen_busy_i_rgb_m_data_is_invalid_next}};

         // resource: ColorTransform_gen_busy_r_4  instance: ColorTransform_gen_busy_r_4_14
         assign ColorTransform_gen_busy_r_4_14_gen_busy_i_rgb_m_data_is_invalid_next = ~ColorTransform_gen_busy_r_4_14_gdiv;

         // resource: ColorTransform_gen_busy_r_4  instance: ColorTransform_gen_busy_r_4_14
         assign ColorTransform_gen_busy_r_4_14_gdiv = i_rgb_vld & !ColorTransform_gen_busy_r_4_14_gnew_req;

         // resource: ColorTransform_gen_busy_r_4  instance: ColorTransform_gen_busy_r_4_14
         assign ColorTransform_gen_busy_r_4_14_gnew_req = i_rgb_m_busy_req_0 & (i_rgb_m_unvalidated_req | i_rgb_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_rgb_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_rgb_m_unvalidated_req <= ColorTransform_N_Muxb_1_2_0_4_4_out1;
            end
         end

         // resource: ColorTransform_N_Muxb_1_2_0_4
         always @(i_rgb_vld or i_rgb_m_busy_req_0 or i_rgb_m_unvalidated_req)
          begin :ColorTransform_N_Muxb_1_2_0_4_4
            if (i_rgb_m_busy_req_0) begin
               ColorTransform_N_Muxb_1_2_0_4_4_out1 = i_rgb_m_unvalidated_req;
            end
            else begin
               ColorTransform_N_Muxb_1_2_0_4_4_out1 = i_rgb_vld;
            end
         end

         // instance: drive_o_grey_vld
         assign o_grey_vld = ColorTransform_Or_1Ux1U_1U_4_2_out1;

         // resource: ColorTransform_Or_1Ux1U_1U_4  instance: ColorTransform_Or_1Ux1U_1U_4_2
         assign ColorTransform_Or_1Ux1U_1U_4_2_out1 = o_grey_m_unacked_req | ColorTransform_Xor_1Ux1U_1U_1_1_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_grey_m_unacked_req
            if (i_rst == 1'b0) begin
               o_grey_m_unacked_req <= 1'd0;
            end
            else begin
               o_grey_m_unacked_req <= ColorTransform_And_1Ux1U_1U_4_12_out1;
            end
         end

         // resource: ColorTransform_And_1Ux1U_1U_4  instance: ColorTransform_And_1Ux1U_1U_4_12
         assign ColorTransform_And_1Ux1U_1U_4_12_out1 = o_grey_busy & o_grey_vld;

         // resource: ColorTransform_Xor_1Ux1U_1U_1  instance: ColorTransform_Xor_1Ux1U_1U_1_1
         assign ColorTransform_Xor_1Ux1U_1U_1_1_out1 = o_grey_m_req_m_trig_req ^ o_grey_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_grey_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_grey_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_grey_m_req_m_prev_trig_req <= o_grey_m_req_m_trig_req;
            end
         end

         // resource: ColorTransform_Not_1U_1U_1  instance: ColorTransform_Not_1U_1U_1_3
         assign ColorTransform_Not_1U_1U_1_3_out1 = !o_grey_m_req_m_trig_req;


endmodule

