Analysis & Synthesis report for MIPS_QuartusPrimeProject
Fri Nov 17 18:16:30 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: registrador:PC
 12. Parameter Settings for User Entity Instance: mux5:muxRt_Rd
 13. Parameter Settings for User Entity Instance: mux32:muxAntesULA
 14. Parameter Settings for User Entity Instance: ULA:ALU|inversor32:Anot
 15. Parameter Settings for User Entity Instance: ULA:ALU|inversor32:Bnot
 16. Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxA
 17. Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxB
 18. Parameter Settings for User Entity Instance: ULA:ALU|and32:andop
 19. Parameter Settings for User Entity Instance: ULA:ALU|or32:orop
 20. Parameter Settings for User Entity Instance: ULA:ALU|overflow:overf
 21. Parameter Settings for User Entity Instance: ULA:ALU|mux32_4:opmux
 22. Parameter Settings for User Entity Instance: mux32:muxDepoisULA
 23. Parameter Settings for User Entity Instance: add32:add4toPC
 24. Parameter Settings for User Entity Instance: shifter2_32to32:shifter32to32
 25. Parameter Settings for User Entity Instance: add32:AddPC4andExtSin
 26. Parameter Settings for User Entity Instance: mux32:MuxBEQ
 27. Parameter Settings for User Entity Instance: mux32:MuxProxPC
 28. Port Connectivity Checks: "add32:add4toPC"
 29. Port Connectivity Checks: "ULA:ALU|mux32_4:opmux"
 30. Port Connectivity Checks: "registrador:PC"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 17 18:16:30 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; MIPS_QuartusPrimeProject                    ;
; Top-level Entity Name              ; FluxoDeDados                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,175                                       ;
;     Total combinational functions  ; 1,120                                       ;
;     Dedicated logic registers      ; 1,150                                       ;
; Total registers                    ; 1150                                        ;
; Total pins                         ; 258                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                          ;
; Top-level entity name                                                      ; FluxoDeDados       ; MIPS_QuartusPrimeProject ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V                ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto DSP Block Replacement                                                 ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                 ; On                       ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; registrador32.vhd                ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/registrador32.vhd     ;         ;
; mux32.vhd                        ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/mux32.vhd             ;         ;
; mux5.vhd                         ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/mux5.vhd              ;         ;
; add32.vhd                        ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/add32.vhd             ;         ;
; ext16to32.vhd                    ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/ext16to32.vhd         ;         ;
; shifter2_32to32.vhd              ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/shifter2_32to32.vhd   ;         ;
; shifter2_26to32.vhd              ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/shifter2_26to32.vhd   ;         ;
; registerBank32.vhd               ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/registerBank32.vhd    ;         ;
; nor32.vhd                        ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/nor32.vhd             ;         ;
; and32.vhd                        ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/and32.vhd             ;         ;
; or32.vhd                         ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/or32.vhd              ;         ;
; mux32_4.vhd                      ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/mux32_4.vhd           ;         ;
; overflow.vhd                     ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/overflow.vhd          ;         ;
; ULA.vhd                          ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/ULA.vhd               ;         ;
; andoverf.vhd                     ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/andoverf.vhd          ;         ;
; ALUControl.vhd                   ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/ALUControl.vhd        ;         ;
; instructionMemory.vhd            ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/instructionMemory.vhd ;         ;
; dataMemory.vhd                   ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/dataMemory.vhd        ;         ;
; FluxoDeDados.vhd                 ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/FluxoDeDados.vhd      ;         ;
; inversor32.vhd                   ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/inversor32.vhd        ;         ;
; xor32.vhd                        ; yes             ; User VHDL File  ; /home/parallels/Documents/MIPS/xor32.vhd             ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,175     ;
;                                             ;           ;
; Total combinational functions               ; 1120      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 851       ;
;     -- 3 input functions                    ; 205       ;
;     -- <=2 input functions                  ; 64        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1005      ;
;     -- arithmetic mode                      ; 115       ;
;                                             ;           ;
; Total registers                             ; 1150      ;
;     -- Dedicated logic registers            ; 1150      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 258       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1150      ;
; Total fan-out                               ; 8067      ;
; Average fan-out                             ; 2.90      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                      ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Entity Name       ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+-------------------+--------------+
; |FluxoDeDados                   ; 1120 (12)           ; 1150 (0)                  ; 0           ; 0            ; 0       ; 0         ; 258  ; 0            ; |FluxoDeDados                            ; FluxoDeDados      ; work         ;
;    |ALUControl:UC_ULA|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|ALUControl:UC_ULA          ; ALUControl        ; work         ;
;    |InstructionMemory:Mem_Inst| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|InstructionMemory:Mem_Inst ; InstructionMemory ; work         ;
;    |ULA:ALU|                    ; 97 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|ULA:ALU                    ; ULA               ; work         ;
;       |inversor32:Bnot|         ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|ULA:ALU|inversor32:Bnot    ; inversor32        ; work         ;
;    |add32:AddPC4andExtSin|      ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|add32:AddPC4andExtSin      ; add32             ; work         ;
;    |add32:add4toPC|             ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|add32:add4toPC             ; add32             ; work         ;
;    |memory:Mem_dados|           ; 664 (664)           ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|memory:Mem_dados           ; memory            ; work         ;
;    |mux32:MuxProxPC|            ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|mux32:MuxProxPC            ; mux32             ; work         ;
;    |mux32:muxAntesULA|          ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|mux32:muxAntesULA          ; mux32             ; work         ;
;    |mux32:muxDepoisULA|         ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|mux32:muxDepoisULA         ; mux32             ; work         ;
;    |mux5:muxRt_Rd|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|mux5:muxRt_Rd              ; mux5              ; work         ;
;    |registerBank32:Banco_Regis| ; 100 (100)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registerBank32:Banco_Regis ; registerBank32    ; work         ;
;    |registrador:PC|             ; 9 (9)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registrador:PC             ; registrador       ; work         ;
;    |xor32:comparadorDisplay|    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|xor32:comparadorDisplay    ; xor32             ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-------------------------------------------+---------------------------------------------+
; Register name                             ; Reason for Removal                          ;
+-------------------------------------------+---------------------------------------------+
; registrador:PC|DOUT[1]                    ; Merged with registrador:PC|DOUT[0]          ;
; registrador:PC|DOUT[0]                    ; Stuck at GND due to stuck port data_in      ;
; registerBank32:Banco_Regis|registers~166  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~167  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~168  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~169  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~170  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~171  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~172  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~173  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~174  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~175  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~176  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~177  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~178  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~179  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~180  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~181  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~182  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~183  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~184  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~185  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~186  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~187  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~188  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~189  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~190  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~191  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~192  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~193  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~194  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~195  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~196  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~197  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~198  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~199  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~200  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~201  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~202  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~203  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~204  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~205  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~206  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~207  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~208  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~209  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~210  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~211  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~212  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~213  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~214  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~215  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~216  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~217  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~218  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~219  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~220  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~221  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~222  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~223  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~224  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~225  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~226  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~227  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~228  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~229  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~230  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~231  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~232  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~233  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~234  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~235  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~236  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~237  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~238  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~239  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~240  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~241  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~242  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~243  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~244  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~245  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~246  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~247  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~248  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~249  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~250  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~251  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~252  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~253  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~254  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~255  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~256  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~257  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~258  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~259  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~260  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~261  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~262  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~263  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~264  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~265  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~266  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~267  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~268  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~269  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~270  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~271  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~272  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~273  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~274  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~275  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~276  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~277  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~278  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~279  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~280  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~281  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~282  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~283  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~284  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~285  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~286  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~287  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~288  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~289  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~290  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~291  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~292  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~293  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~422  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~423  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~424  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~425  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~426  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~427  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~428  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~429  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~430  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~431  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~432  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~433  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~434  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~435  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~436  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~437  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~438  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~439  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~440  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~441  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~442  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~443  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~444  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~445  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~446  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~447  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~448  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~449  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~450  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~451  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~452  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~453  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~454  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~455  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~456  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~457  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~458  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~459  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~460  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~461  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~462  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~463  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~464  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~465  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~466  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~467  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~468  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~469  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~470  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~471  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~472  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~473  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~474  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~475  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~476  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~477  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~478  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~479  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~480  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~481  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~482  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~483  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~484  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~485  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~486  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~487  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~488  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~489  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~490  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~491  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~492  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~493  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~494  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~495  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~496  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~497  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~498  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~499  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~500  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~501  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~502  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~503  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~504  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~505  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~506  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~507  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~508  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~509  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~510  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~511  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~512  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~513  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~514  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~515  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~516  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~517  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~518  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~519  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~520  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~521  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~522  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~523  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~524  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~525  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~526  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~527  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~528  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~529  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~530  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~531  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~532  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~533  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~534  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~535  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~536  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~537  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~538  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~539  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~540  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~541  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~542  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~543  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~544  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~545  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~546  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~547  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~548  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~549  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~550  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~551  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~552  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~553  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~554  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~555  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~556  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~557  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~558  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~559  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~560  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~561  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~562  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~563  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~564  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~565  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~566  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~567  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~568  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~569  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~570  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~571  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~572  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~573  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~574  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~575  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~576  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~577  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~578  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~579  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~580  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~581  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~582  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~583  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~584  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~585  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~586  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~587  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~588  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~589  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~590  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~591  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~592  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~593  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~594  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~595  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~596  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~597  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~598  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~599  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~600  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~601  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~602  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~603  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~604  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~605  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~606  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~607  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~608  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~609  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~610  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~611  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~612  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~613  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~614  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~615  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~616  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~617  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~618  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~619  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~620  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~621  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~622  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~623  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~624  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~625  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~626  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~627  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~628  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~629  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~630  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~631  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~632  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~633  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~634  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~635  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~636  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~637  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~638  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~639  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~640  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~641  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~642  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~643  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~644  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~645  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~646  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~647  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~648  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~649  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~650  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~651  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~652  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~653  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~654  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~655  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~656  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~657  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~658  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~659  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~660  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~661  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~662  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~663  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~664  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~665  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~666  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~667  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~668  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~669  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~670  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~671  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~672  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~673  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~674  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~675  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~676  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~677  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~678  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~679  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~680  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~681  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~682  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~683  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~684  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~685  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~686  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~687  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~688  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~689  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~690  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~691  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~692  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~693  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~694  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~695  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~696  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~697  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~698  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~699  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~700  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~701  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~702  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~703  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~704  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~705  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~706  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~707  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~708  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~709  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~710  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~711  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~712  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~713  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~714  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~715  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~716  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~717  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~718  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~719  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~720  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~721  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~722  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~723  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~724  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~725  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~726  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~727  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~728  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~729  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~730  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~731  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~732  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~733  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~734  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~735  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~736  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~737  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~738  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~739  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~740  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~741  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~742  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~743  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~744  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~745  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~746  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~747  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~748  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~749  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~750  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~751  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~752  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~753  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~754  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~755  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~756  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~757  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~758  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~759  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~760  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~761  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~762  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~763  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~764  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~765  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~766  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~767  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~768  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~769  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~770  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~771  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~772  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~773  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~774  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~775  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~776  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~777  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~778  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~779  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~780  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~781  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~782  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~783  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~784  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~785  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~786  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~787  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~788  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~789  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~790  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~791  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~792  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~793  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~794  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~795  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~796  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~797  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~798  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~799  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~800  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~801  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~802  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~803  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~804  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~805  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~806  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~807  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~808  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~809  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~810  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~811  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~812  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~813  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~814  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~815  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~816  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~817  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~818  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~819  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~820  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~821  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~822  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~823  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~824  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~825  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~826  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~827  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~828  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~829  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~830  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~831  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~832  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~833  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~834  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~835  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~836  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~837  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~838  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~839  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~840  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~841  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~842  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~843  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~844  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~845  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~846  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~847  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~848  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~849  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~850  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~851  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~852  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~853  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~854  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~855  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~856  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~857  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~858  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~859  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~860  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~861  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~862  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~863  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~864  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~865  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~866  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~867  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~868  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~869  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~870  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~871  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~872  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~873  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~874  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~875  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~876  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~877  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~878  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~879  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~880  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~881  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~882  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~883  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~884  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~885  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~886  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~887  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~888  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~889  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~890  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~891  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~892  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~893  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~894  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~895  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~896  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~897  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~898  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~899  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~900  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~901  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~902  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~903  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~904  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~905  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~906  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~907  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~908  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~909  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~910  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~911  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~912  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~913  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~914  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~915  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~916  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~917  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~918  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~919  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~920  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~921  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~922  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~923  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~924  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~925  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~926  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~927  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~928  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~929  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~930  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~931  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~932  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~933  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~934  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~935  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~936  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~937  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~938  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~939  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~940  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~941  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~942  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~943  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~944  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~945  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~946  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~947  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~948  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~949  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~950  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~951  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~952  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~953  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~954  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~955  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~956  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~957  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~958  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~959  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~960  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~961  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~962  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~963  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~964  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~965  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~966  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~967  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~968  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~969  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~970  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~971  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~972  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~973  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~974  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~975  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~976  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~977  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~978  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~979  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~980  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~981  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~982  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~983  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~984  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~985  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~986  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~987  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~988  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~989  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~990  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~991  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~992  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~993  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~994  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~995  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~996  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~997  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~998  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~999  ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1000 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1001 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1002 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1003 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1004 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1005 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1006 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1007 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1008 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1009 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1010 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1011 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1012 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1013 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1014 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1015 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1016 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1017 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1018 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1019 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1020 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1021 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1022 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1023 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1024 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1025 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1026 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1027 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1028 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1029 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1030 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1031 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1032 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1033 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1034 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1035 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1036 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1037 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1038 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1039 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1040 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1041 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1042 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1043 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1044 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1045 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1046 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1047 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1048 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1049 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1050 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1051 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1052 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1053 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1054 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1055 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1056 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1057 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1058 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1059 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1060 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~1061 ; Lost fanout                                 ;
; registerBank32:Banco_Regis|registers~70   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~102  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~134  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~294  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~390  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~71   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~103  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~135  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~295  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~391  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~72   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~104  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~136  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~296  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~392  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~73   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~105  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~137  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~297  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~393  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~74   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~106  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~138  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~298  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~394  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~75   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~107  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~139  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~299  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~395  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~76   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~108  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~140  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~300  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~396  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~77   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~109  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~141  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~301  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~397  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~78   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~110  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~142  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~302  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~398  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~79   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~111  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~143  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~303  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~399  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~80   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~112  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~144  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~304  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~400  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~81   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~113  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~145  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~305  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~401  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~82   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~114  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~146  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~306  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~402  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~83   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~115  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~147  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~307  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~403  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~84   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~116  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~148  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~308  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~404  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~85   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~117  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~149  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~309  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~405  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~86   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~118  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~150  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~310  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~406  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~87   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~119  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~151  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~311  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~407  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~88   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~120  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~152  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~312  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~408  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~89   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~121  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~153  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~313  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~409  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~90   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~122  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~154  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~314  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~410  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~91   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~123  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~155  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~315  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~411  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~92   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~124  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~156  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~316  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~412  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~93   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~125  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~157  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~317  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~413  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~94   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~126  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~158  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~318  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~414  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~95   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~127  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~159  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~319  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~415  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~96   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~128  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~160  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~320  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~416  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~97   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~129  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~161  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~321  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~417  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~98   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~130  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~162  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~322  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~418  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~99   ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~131  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~163  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~323  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~419  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~100  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~132  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~164  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~324  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~420  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~101  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~133  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~165  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~325  ; Stuck at GND due to stuck port clock_enable ;
; registerBank32:Banco_Regis|registers~421  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 930   ;                                             ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1150  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1120  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FluxoDeDados|registrador:PC|DOUT[11]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |FluxoDeDados|registrador:PC|DOUT[21]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FluxoDeDados|mux32:muxDepoisULA|X[19] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; larguradados   ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5:muxRt_Rd ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; larguradados   ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:muxAntesULA ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; larguradados   ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|inversor32:Anot ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|inversor32:Bnot ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxA ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxB ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|and32:andop ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; larguradados   ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|or32:orop ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; larguradados   ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|overflow:overf ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|mux32_4:opmux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:muxDepoisULA ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add32:add4toPC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; larguradados   ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter2_32to32:shifter32to32 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add32:AddPC4andExtSin ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:MuxBEQ ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; larguradados   ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:MuxProxPC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; larguradados   ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "add32:add4toPC" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ULA:ALU|mux32_4:opmux" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; d[31..1] ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+--------------------------------------------+
; Port Connectivity Checks: "registrador:PC" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; enable ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 258                         ;
; cycloneiii_ff         ; 1150                        ;
;     CLR               ; 9                           ;
;     CLR SCLR          ; 12                          ;
;     CLR SLD           ; 9                           ;
;     ENA               ; 1120                        ;
; cycloneiii_lcell_comb ; 1121                        ;
;     arith             ; 115                         ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 65                          ;
;     normal            ; 1006                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 140                         ;
;         4 data inputs ; 851                         ;
;                       ;                             ;
; Max LUT depth         ; 13.50                       ;
; Average LUT depth     ; 7.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 17 18:16:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registrador32.vhd
    Info (12022): Found design unit 1: registrador-comportamento File: /home/parallels/Documents/MIPS/registrador32.vhd Line: 16
    Info (12023): Found entity 1: registrador File: /home/parallels/Documents/MIPS/registrador32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux32.vhd
    Info (12022): Found design unit 1: mux32-Behavioral File: /home/parallels/Documents/MIPS/mux32.vhd Line: 14
    Info (12023): Found entity 1: mux32 File: /home/parallels/Documents/MIPS/mux32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux5.vhd
    Info (12022): Found design unit 1: mux5-Behavioral File: /home/parallels/Documents/MIPS/mux5.vhd Line: 14
    Info (12023): Found entity 1: mux5 File: /home/parallels/Documents/MIPS/mux5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file add32.vhd
    Info (12022): Found design unit 1: add32-Behavioral File: /home/parallels/Documents/MIPS/add32.vhd Line: 15
    Info (12023): Found entity 1: add32 File: /home/parallels/Documents/MIPS/add32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ext16to32.vhd
    Info (12022): Found design unit 1: ext16to32-Behavioral File: /home/parallels/Documents/MIPS/ext16to32.vhd Line: 10
    Info (12023): Found entity 1: ext16to32 File: /home/parallels/Documents/MIPS/ext16to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter2_32to32.vhd
    Info (12022): Found design unit 1: shifter2_32to32-bhv File: /home/parallels/Documents/MIPS/shifter2_32to32.vhd Line: 13
    Info (12023): Found entity 1: shifter2_32to32 File: /home/parallels/Documents/MIPS/shifter2_32to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter2_26to32.vhd
    Info (12022): Found design unit 1: shifter2_26to32-bhv File: /home/parallels/Documents/MIPS/shifter2_26to32.vhd Line: 11
    Info (12023): Found entity 1: shifter2_26to32 File: /home/parallels/Documents/MIPS/shifter2_26to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerBank32.vhd
    Info (12022): Found design unit 1: registerBank32-behavioral File: /home/parallels/Documents/MIPS/registerBank32.vhd Line: 19
    Info (12023): Found entity 1: registerBank32 File: /home/parallels/Documents/MIPS/registerBank32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nor32.vhd
    Info (12022): Found design unit 1: nor32-behavior File: /home/parallels/Documents/MIPS/nor32.vhd Line: 10
    Info (12023): Found entity 1: nor32 File: /home/parallels/Documents/MIPS/nor32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file and32.vhd
    Info (12022): Found design unit 1: and32-Behavioral File: /home/parallels/Documents/MIPS/and32.vhd Line: 13
    Info (12023): Found entity 1: and32 File: /home/parallels/Documents/MIPS/and32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file or32.vhd
    Info (12022): Found design unit 1: or32-Behavioral File: /home/parallels/Documents/MIPS/or32.vhd Line: 13
    Info (12023): Found entity 1: or32 File: /home/parallels/Documents/MIPS/or32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux32_4.vhd
    Info (12022): Found design unit 1: mux32_4-Behavioral File: /home/parallels/Documents/MIPS/mux32_4.vhd Line: 16
    Info (12023): Found entity 1: mux32_4 File: /home/parallels/Documents/MIPS/mux32_4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file overflow.vhd
    Info (12022): Found design unit 1: overflow-Behavioral File: /home/parallels/Documents/MIPS/overflow.vhd Line: 14
    Info (12023): Found entity 1: overflow File: /home/parallels/Documents/MIPS/overflow.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: /home/parallels/Documents/MIPS/ULA.vhd Line: 17
    Info (12023): Found entity 1: ULA File: /home/parallels/Documents/MIPS/ULA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file andoverf.vhd
    Info (12022): Found design unit 1: andoverf-Behavioral File: /home/parallels/Documents/MIPS/andoverf.vhd Line: 12
    Info (12023): Found entity 1: andoverf File: /home/parallels/Documents/MIPS/andoverf.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALUControl.vhd
    Info (12022): Found design unit 1: ALUControl-bhv File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 10
    Info (12023): Found entity 1: ALUControl File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instructionMemory.vhd
    Info (12022): Found design unit 1: InstructionMemory-Behavioral File: /home/parallels/Documents/MIPS/instructionMemory.vhd Line: 11
    Info (12023): Found entity 1: InstructionMemory File: /home/parallels/Documents/MIPS/instructionMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dataMemory.vhd
    Info (12022): Found design unit 1: memory-behavioral File: /home/parallels/Documents/MIPS/dataMemory.vhd Line: 14
    Info (12023): Found entity 1: memory File: /home/parallels/Documents/MIPS/dataMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file FluxoDeDados.vhd
    Info (12022): Found design unit 1: FluxoDeDados-fluxo File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 32
    Info (12023): Found entity 1: FluxoDeDados File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inversor32.vhd
    Info (12022): Found design unit 1: inversor32-Behavioral File: /home/parallels/Documents/MIPS/inversor32.vhd Line: 15
    Info (12023): Found entity 1: inversor32 File: /home/parallels/Documents/MIPS/inversor32.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file UnidadeDeControle.vhd
    Info (12022): Found design unit 1: UnidadeDeControle-bhv File: /home/parallels/Documents/MIPS/UnidadeDeControle.vhd Line: 11
    Info (12023): Found entity 1: UnidadeDeControle File: /home/parallels/Documents/MIPS/UnidadeDeControle.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MIPS.vhd
    Info (12022): Found design unit 1: MIPS-bhv File: /home/parallels/Documents/MIPS/MIPS.vhd Line: 25
    Info (12023): Found entity 1: MIPS File: /home/parallels/Documents/MIPS/MIPS.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file xor32.vhd
    Info (12022): Found design unit 1: xor32-Behavioral File: /home/parallels/Documents/MIPS/xor32.vhd Line: 11
    Info (12023): Found entity 1: xor32 File: /home/parallels/Documents/MIPS/xor32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: /home/parallels/Documents/MIPS/debounce.vhd Line: 14
    Info (12023): Found entity 1: debounce File: /home/parallels/Documents/MIPS/debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/parallels/Documents/MIPS/conversorHex7Seg.vhd Line: 18
    Info (12023): Found entity 1: conversorHex7Seg File: /home/parallels/Documents/MIPS/conversorHex7Seg.vhd Line: 5
Info (12127): Elaborating entity "FluxoDeDados" for the top level hierarchy
Info (12128): Elaborating entity "registrador" for hierarchy "registrador:PC" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 40
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:Mem_Inst" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 45
Info (12128): Elaborating entity "mux5" for hierarchy "mux5:muxRt_Rd" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 51
Info (12128): Elaborating entity "registerBank32" for hierarchy "registerBank32:Banco_Regis" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 54
Info (12128): Elaborating entity "ext16to32" for hierarchy "ext16to32:Esten_Sinal" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 69
Info (12128): Elaborating entity "mux32" for hierarchy "mux32:muxAntesULA" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 72
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:UC_ULA" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 77
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ALU" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 80
Info (12128): Elaborating entity "inversor32" for hierarchy "ULA:ALU|inversor32:Anot" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 21
Info (12128): Elaborating entity "and32" for hierarchy "ULA:ALU|and32:andop" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 33
Info (12128): Elaborating entity "or32" for hierarchy "ULA:ALU|or32:orop" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 36
Info (12128): Elaborating entity "overflow" for hierarchy "ULA:ALU|overflow:overf" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 41
Info (12128): Elaborating entity "andoverf" for hierarchy "ULA:ALU|overflow:overf|andoverf:and3_1" File: /home/parallels/Documents/MIPS/overflow.vhd Line: 17
Info (12128): Elaborating entity "mux32_4" for hierarchy "ULA:ALU|mux32_4:opmux" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 53
Info (12128): Elaborating entity "nor32" for hierarchy "ULA:ALU|nor32:norZero" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 58
Info (12128): Elaborating entity "memory" for hierarchy "memory:Mem_dados" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 86
Info (12128): Elaborating entity "xor32" for hierarchy "xor32:comparadorDisplay" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 97
Info (12128): Elaborating entity "add32" for hierarchy "add32:add4toPC" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 107
Info (12128): Elaborating entity "shifter2_26to32" for hierarchy "shifter2_26to32:shifter26to32" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 111
Info (12128): Elaborating entity "shifter2_32to32" for hierarchy "shifter2_32to32:shifter32to32" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 117
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "InstructionMemory:Mem_Inst|MemoriaDeInstrucao" is uninferred due to inappropriate RAM size File: /home/parallels/Documents/MIPS/instructionMemory.vhd Line: 13
    Info (276007): RAM logic "registerBank32:Banco_Regis|registers" is uninferred due to asynchronous read logic File: /home/parallels/Documents/MIPS/registerBank32.vhd Line: 22
    Info (276007): RAM logic "memory:Mem_dados|Memoria" is uninferred due to asynchronous read logic File: /home/parallels/Documents/MIPS/dataMemory.vhd Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "enderecoReg1Test[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 21
    Warning (13410): Pin "enderecoReg1Test[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 21
    Warning (13410): Pin "enderecoReg2Test[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 22
    Warning (13410): Pin "enderecoReg2Test[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 22
    Warning (13410): Pin "enderecoReg3Test[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 23
    Warning (13410): Pin "enderecoReg3Test[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 23
    Warning (13410): Pin "instrucaoTest[0]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[1]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[3]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[6]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[7]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[8]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[9]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[10]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[11]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[13]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[15]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[18]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[20]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[23]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[25]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[28]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "instrucaoTest[30]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 24
    Warning (13410): Pin "PCdisplay[0]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 28
    Warning (13410): Pin "PCdisplay[1]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 28
    Warning (13410): Pin "OpCode[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 29
    Warning (13410): Pin "OpCode[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 768 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2497 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 214 output pins
    Info (21061): Implemented 2239 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 978 megabytes
    Info: Processing ended: Fri Nov 17 18:16:30 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:31


