and r0, r1, r0 
mvn r2, r0 
eor r3, r2, r1 
mov r2, r3 
mvn r3, r2 
