
                                 PrimeTime (R)

              Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
source common_setup.tcl
source pt_setup.tcl
top_net.v
top_net.v
read_verilog $NETLIST_FILES
1
current_design $DESIGN_NAME
Information: current_design won't return any data before link (DES-071)
link_design -verbose
Loading verilog file '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/fin_rev02/syn/net/top_net.v'
Loading db file '/tools/edk/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Linking design top...

Libraries used to link top:
  saed90nm_max

Information: 195 (87.05%) library cells are unused in library saed90nm_max..... (LNK-045)
Information: total 195 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1571 leaf cells, ports, hiers and 1886 nets in the design (LNK-047)
1
source /home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/fin_rev02/syn/scr/top.con
Information: Issuing set_operating_conditions for setting analysis mode on_chip_variation. (PTE-037)
set_operating_conditions -analysis_type on_chip_variation  -library [get_libs {saed90nm_max.db:saed90nm_max}] 
1
1
update_timing
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Information: Building multi voltage information for entire design. (MV-022)
1
#check_timing
redirect -append -tee -file rpt/check_timing.rpt {check_timing}
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Warning: There are 398 endpoints which are not constrained for maximum delay.

Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Warning: There are 8 ports with partially defined input delays.

Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
#report_analysis_coverage
redirect -append -tee -file rpt/report_analysis_coverage.rpt {report_analysis_coverage}
****************************************
Report : analysis_coverage
Design : top
Version: P-2019.03-SP5-1
Date   : Wed Jun 19 00:39:03 2024
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                   398       398 (100%)         0 (  0%)         0 (  0%)
hold                    398       390 ( 98%)         0 (  0%)         8 (  2%)
recovery                398         0 (  0%)         0 (  0%)       398 (100%)
removal                 398         0 (  0%)         0 (  0%)       398 (100%)
min_pulse_width        1194       796 ( 67%)         0 (  0%)       398 ( 33%)
out_setup                 8         8 (100%)         0 (  0%)         0 (  0%)
out_hold                  8         0 (  0%)         0 (  0%)         8 (100%)
--------------------------------------------------------------------------------
All Checks             2802      1592 ( 57%)         0 (  0%)      1210 ( 43%)

1
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: P-2019.03-SP5-1
Date   : Wed Jun 19 00:39:03 2024
****************************************


  Startpoint: u_mul_hn8_mul_abs_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_374 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_mul_hn8_mul_abs_reg_1_/CLK (DFFARX1)                  0.00       0.00 r
  u_mul_hn8_mul_abs_reg_1_/QN (DFFARX1)                   0.43       0.43 f
  U741/Q (AND2X1)                                         0.59       1.02 f
  U585/QN (NAND2X0)                                       0.18       1.20 r
  U1113/Q (OR2X1)                                         0.68       1.88 r
  U1114/QN (NOR2X0)                                       0.51       2.39 f
  U722/QN (NAND2X0)                                       0.57       2.96 r
  U966/QN (NOR2X0)                                        0.63       3.60 f
  U961/QN (NOR2X0)                                        0.44       4.04 r
  U1321/Q (AND3X1)                                        1.46       5.49 r
  U1322/Q (AO21X1)                                        0.27       5.76 r
  U1345/CO (FADDX1)                                       0.51       6.27 r
  U1350/S (FADDX1)                                        0.66       6.92 f
  U1340/QN (NOR2X0)                                       0.27       7.19 r
  U952/Q (OA21X1)                                         0.35       7.54 r
  U929/QN (NOR2X0)                                        0.15       7.70 f
  R_374/D (DFFARX1)                                       0.03       7.73 f
  data arrival time                                                  7.73

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock reconvergence pessimism                           0.00       8.00
  R_374/CLK (DFFARX1)                                                8.00 r
  library setup time                                     -0.27       7.73
  data required time                                                 7.73
  ------------------------------------------------------------------------------
  data required time                                                 7.73
  data arrival time                                                 -7.73
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
file delete -force top_savesession
save_session top_savesession
Saving netlist information.....
Saving miscellaneous application information.....
Saving timing information.....
Saving variable information.....
Information: At least 1 MB of free disk space in pt_tmp_dir will be required to restore this session.  (SR-044)
1
quit
Information: Defining new variable 'REPORTS_DIR'. (CMD-041)
Information: Defining new variable 'TARGET_LIBRARY_FILES'. (CMD-041)
Information: Defining new variable 'DESIGN_REF_DATA_PATH'. (CMD-041)
Information: Defining new variable 'DESIGN_NAME'. (CMD-041)
Information: Defining new variable 'NETLIST_FILES'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_SEARCH_PATH'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_LINK_LIB_FILES'. (CMD-041)

Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1293.90 MB
CPU usage for this session: 2 seconds 
Elapsed time for this session: 2 seconds
Diagnostics summary: 1 warning, 16 informationals

Thank you for using pt_shell!
