{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605195770822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605195770832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 23:42:50 2020 " "Processing started: Thu Nov 12 23:42:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605195770832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605195770832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TR5_FMC_HDMI -c TR5_FMC_HDMI " "Command: quartus_sta TR5_FMC_HDMI -c TR5_FMC_HDMI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605195770832 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605195771012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605195772183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605195772183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195772250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195772250 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dhp1 " "Entity dcfifo_dhp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605195774761 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1605195774761 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605195774804 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605195774823 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_FMC_HDMI.SDC " "Reading SDC File: 'TR5_FMC_HDMI.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605195774860 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605195774864 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605195774864 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605195774864 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195774864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1605195774864 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195774976 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605195774976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195775044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605195775048 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 85C Model" {  } {  } 0 0 "Analyzing Slow 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605195775090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605195775781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605195775781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.268 " "Worst-case setup slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -2.753 HDMI_TX_PCLK  " "   -0.268              -2.753 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.451               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.943               0.000 HDMI_RX_PCLK  " "    1.943               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.670               0.000 OSC_50_B8D  " "   10.670               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.717               0.000 altera_reserved_tck  " "   12.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195775801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 OSC_50_B8D  " "    0.148               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 HDMI_RX_PCLK  " "    0.169               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 HDMI_TX_PCLK  " "    0.500               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195775903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.595 " "Worst-case recovery slack is 14.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.595               0.000 altera_reserved_tck  " "   14.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.689               0.000 OSC_50_B8D  " "   14.689               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195775930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 altera_reserved_tck  " "    0.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 OSC_50_B8D  " "    0.547               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195775954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.644               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.540               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.540               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661               0.000 HDMI_RX_PCLK  " "    2.661               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.283               0.000 OSC_50_B8D  " "    9.283               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.051               0.000 altera_reserved_tck  " "   16.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195775964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195775964 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.959 ns " "Worst Case Available Settling Time: 17.959 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195776060 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195776060 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 0C Model" {  } {  } 0 0 "Analyzing Slow 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605195776071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605195776201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605195779391 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195779914 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605195779914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195779919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605195780254 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605195780254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.065 " "Worst-case setup slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.214 HDMI_TX_PCLK  " "   -0.065              -0.214 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.548               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.548               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.249               0.000 HDMI_RX_PCLK  " "    2.249               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.282               0.000 OSC_50_B8D  " "   11.282               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.777               0.000 altera_reserved_tck  " "   12.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195780261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 OSC_50_B8D  " "    0.176               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 HDMI_RX_PCLK  " "    0.242               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 altera_reserved_tck  " "    0.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 HDMI_TX_PCLK  " "    0.405               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195780370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.698 " "Worst-case recovery slack is 14.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.698               0.000 altera_reserved_tck  " "   14.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.080               0.000 OSC_50_B8D  " "   15.080               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195780394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 OSC_50_B8D  " "    0.613               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195780420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.633               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.531               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.531               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.539               0.000 HDMI_RX_PCLK  " "    2.539               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.156               0.000 OSC_50_B8D  " "    9.156               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.043               0.000 altera_reserved_tck  " "   16.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195780430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195780430 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.975 ns " "Worst Case Available Settling Time: 17.975 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195780486 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195780486 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 85C Model" {  } {  } 0 0 "Analyzing Fast 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605195780498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605195780796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605195783684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195784206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605195784206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195784207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.431 " "Worst-case setup slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 HDMI_TX_PCLK  " "    0.431               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.410               0.000 HDMI_RX_PCLK  " "    2.410               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.505               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.505               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.331               0.000 OSC_50_B8D  " "   14.331               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.834               0.000 altera_reserved_tck  " "   14.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195784316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.086               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 HDMI_RX_PCLK  " "    0.094               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 OSC_50_B8D  " "    0.095               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 HDMI_TX_PCLK  " "    0.183               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195784419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.892 " "Worst-case recovery slack is 15.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.892               0.000 altera_reserved_tck  " "   15.892               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.756               0.000 OSC_50_B8D  " "   16.756               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195784444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.298 " "Worst-case removal slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 altera_reserved_tck  " "    0.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 OSC_50_B8D  " "    0.362               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195784469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.637               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.637               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.521               0.000 HDMI_RX_PCLK  " "    2.521               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.740               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.131               0.000 OSC_50_B8D  " "    9.131               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.929               0.000 altera_reserved_tck  " "   15.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195784479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195784479 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.871 ns " "Worst Case Available Settling Time: 18.871 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195784536 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195784536 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 0C Model" {  } {  } 0 0 "Analyzing Fast 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605195784546 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605195785090 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605195785090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195785091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.543 " "Worst-case setup slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 HDMI_TX_PCLK  " "    0.543               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.508               0.000 HDMI_RX_PCLK  " "    2.508               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.650               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.650               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.731               0.000 OSC_50_B8D  " "   14.731               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.967               0.000 altera_reserved_tck  " "   14.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195785190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.085               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 HDMI_TX_PCLK  " "    0.114               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 OSC_50_B8D  " "    0.139               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 HDMI_RX_PCLK  " "    0.142               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195785294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.966 " "Worst-case recovery slack is 15.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.966               0.000 altera_reserved_tck  " "   15.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.002               0.000 OSC_50_B8D  " "   17.002               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195785317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.276 " "Worst-case removal slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 OSC_50_B8D  " "    0.386               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195785341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.653               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.520               0.000 HDMI_RX_PCLK  " "    2.520               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.757               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.128               0.000 OSC_50_B8D  " "    9.128               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.928               0.000 altera_reserved_tck  " "   15.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605195785351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605195785351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.970 ns " "Worst Case Available Settling Time: 18.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605195785409 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605195785409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605195788254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605195788254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5661 " "Peak virtual memory: 5661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605195788683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 23:43:08 2020 " "Processing ended: Thu Nov 12 23:43:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605195788683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605195788683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605195788683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605195788683 ""}
