Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Jun 19 11:17:46 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design            : top_level
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.117        0.000                      0                 3740        0.019        0.000                      0                 3740        0.500        0.000                       0                  1129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                        ------------         ----------      --------------
diff_clock_rtl_clk_p                                                         {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_2                                               {0.000 4.999}        9.999           100.010         
microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
diff_clock_rtl_clk_p                                                                                                                                                                                                       0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_2                                                 5.117        0.000                      0                 3439        0.019        0.000                      0                 3439        4.457        0.000                       0                   837  
  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.501        0.000                      0                  251        0.019        0.000                      0                  251       16.134        0.000                       0                   249  
  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.203        0.000                      0                   49        0.212        0.000                      0                   49       33.058        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                             From Clock                                                             To Clock                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                             ----------                                                             --------                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                      microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       32.230        0.000                      0                    1       33.259        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_2
  To Clock:  clk_out1_top_level_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.352ns (7.948%)  route 4.077ns (92.052%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.173 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.630ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.177     3.763 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          3.452     7.215    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X8Y12         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.367    13.173    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y12         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.447    12.726    
                         clock uncertainty           -0.062    12.664    
    RAMB36_X8Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.333    12.331    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.352ns (8.137%)  route 3.974ns (91.863%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 13.172 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.630ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.177     3.763 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          3.349     7.112    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X8Y13         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.366    13.172    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y13         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.447    12.725    
                         clock uncertainty           -0.062    12.663    
    RAMB36_X8Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.333    12.330    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.442ns (10.286%)  route 3.855ns (89.714%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 13.177 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.630ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.177     3.763 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          1.127     4.890    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X91Y98         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.980 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.103     7.083    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X8Y12         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.371    13.177    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y12         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.447    12.730    
                         clock uncertainty           -0.062    12.668    
    RAMB36_X8Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    12.321    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.732ns (16.479%)  route 3.710ns (83.521%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 13.288 - 9.999 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.696ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.630ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.510     2.766    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X86Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.842 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=35, routed)          0.450     3.292    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_I1
    SLICE_X88Y100        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.441 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.219     3.660    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X90Y98         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.785 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.798    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X90Y98         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.990 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.016    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X90Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.083 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.220     4.303    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/O
    SLICE_X91Y99         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.426 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.782     7.208    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y21         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.482    13.288    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y21         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.447    12.841    
                         clock uncertainty           -0.062    12.780    
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309    12.471    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.352ns (8.353%)  route 3.862ns (91.647%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 13.170 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.630ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.177     3.763 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          3.237     7.000    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X8Y14         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.364    13.170    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y14         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.447    12.723    
                         clock uncertainty           -0.062    12.661    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.333    12.328    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.519ns (12.206%)  route 3.733ns (87.794%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 13.169 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.630ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.741 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.767    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X88Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.834 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=34, routed)          0.525     4.359    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X91Y98         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.481 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.557     7.038    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X8Y15         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.363    13.169    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y15         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.447    12.722    
                         clock uncertainty           -0.062    12.660    
    RAMB36_X8Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.375    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.352ns (8.468%)  route 3.805ns (91.532%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 13.161 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.630ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.177     3.763 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          3.180     6.943    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X8Y16         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.355    13.161    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y16         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.447    12.714    
                         clock uncertainty           -0.062    12.652    
    RAMB36_X8Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.333    12.319    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.732ns (17.027%)  route 3.567ns (82.973%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.284 - 9.999 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.696ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.630ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.510     2.766    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X86Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.842 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=35, routed)          0.450     3.292    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_I1
    SLICE_X88Y100        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.441 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.219     3.660    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X90Y98         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.785 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.798    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X90Y98         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.990 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.016    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X90Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.083 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.220     4.303    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/O
    SLICE_X91Y99         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.426 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.639     7.065    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y20         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.478    13.284    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y20         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.447    12.837    
                         clock uncertainty           -0.062    12.776    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309    12.467    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.504ns (11.634%)  route 3.828ns (88.366%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 13.288 - 9.999 ) 
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.696ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.630ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.482     2.738    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X84Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.818 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.679     3.497    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_21
    SLICE_X89Y97         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     3.595 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.021     3.616    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X89Y97         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.777 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.803    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X89Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     3.845 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=32, routed)          0.443     4.288    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/jump
    SLICE_X91Y99         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.411 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.659     7.070    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X7Y21         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.482    13.288    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y21         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.447    12.842    
                         clock uncertainty           -0.062    12.780    
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    12.496    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_2 rise@9.999ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.406ns (9.502%)  route 3.867ns (90.498%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.284 - 9.999 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.696ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.630ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.530     2.786    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X88Y97         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.865 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.615     3.480    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X88Y90         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.576 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     3.586    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X88Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.741 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.767    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X88Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.843 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=34, routed)          3.216     7.059    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y21         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.478    13.284    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y21         RAMB36E2                                     r  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.447    12.837    
                         clock uncertainty           -0.062    12.775    
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    12.490    microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Optimized.wb_read_imm_reg_1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.843ns (routing 0.384ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.432ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.843     1.813    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X91Y99         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Optimized.wb_read_imm_reg_1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.852 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Optimized.wb_read_imm_reg_1_i_reg/Q
                         net (fo=1, routed)           0.033     1.885    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i
    SLICE_X91Y99         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.960     1.569    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X91Y99         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                         clock pessimism              0.251     1.819    
    SLICE_X91Y99         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.866    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Net Delay (Source):      1.341ns (routing 0.630ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.696ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.341     3.148    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Clk
    SLICE_X89Y83         FDRE                                         r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.206 r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/Q
                         net (fo=2, routed)           0.072     3.278    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/Using_FPGA.Native
    SLICE_X89Y84         SRL16E                                       r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.566     2.822    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/Clk
    SLICE_X89Y84         SRL16E                                       r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1/CLK
                         clock pessimism              0.398     3.220    
    SLICE_X89Y84         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.252    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.094ns (46.078%)  route 0.110ns (53.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.320ns (routing 0.630ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.696ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.320     3.127    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_EX_DFF/Clk
    SLICE_X91Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.186 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.088     3.274    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/PC_EX_i[8]
    SLICE_X92Y93         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     3.309 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[19]_i_1/O
                         net (fo=1, routed)           0.022     3.331    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26
    SLICE_X92Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.532     2.788    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X92Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                         clock pessimism              0.449     3.237    
    SLICE_X92Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.297    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.095ns (46.341%)  route 0.110ns (53.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.320ns (routing 0.630ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.696ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.320     3.127    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_EX_DFF/Clk
    SLICE_X91Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.187 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.086     3.273    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/PC_EX_i[7]
    SLICE_X92Y93         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     3.308 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[20]_i_1/O
                         net (fo=1, routed)           0.024     3.332    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27
    SLICE_X92Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.532     2.788    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X92Y93         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                         clock pessimism              0.449     3.237    
    SLICE_X92Y93         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.297    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.846ns (routing 0.384ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.432ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.846     1.816    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X91Y85         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.855 r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.058     1.913    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X91Y86         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.959     1.568    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X91Y86         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.263     1.830    
    SLICE_X91Y86         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.877    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.083ns (40.097%)  route 0.124ns (59.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.325ns (routing 0.630ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.696ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.325     3.132    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/S_AXI_ACLK
    SLICE_X93Y89         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y89         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.192 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/Q
                         net (fo=7, routed)           0.100     3.292    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_Data_Present
    SLICE_X92Y88         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.315 r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.024     3.339    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/uart_ip2bus_data[2]
    SLICE_X92Y88         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.538     2.794    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X92Y88         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.449     3.243    
    SLICE_X92Y88         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.303    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.839ns (routing 0.384ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.432ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.839     1.809    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X89Y101        FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.848 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=2, routed)           0.068     1.916    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/sample_synced[4]
    SLICE_X89Y102        FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.960     1.569    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X89Y102        FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
                         clock pessimism              0.263     1.832    
    SLICE_X89Y102        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.879    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      1.317ns (routing 0.630ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.696ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.317     3.124    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X85Y89         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.184 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[7]/Q
                         net (fo=1, routed)           0.073     3.257    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_1[8]
    SLICE_X85Y90         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     3.279 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__32/O
                         net (fo=1, routed)           0.022     3.301    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/D_24
    SLICE_X85Y90         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         1.498     2.754    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X85Y90         FDRE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.449     3.203    
    SLICE_X85Y90         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.263    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.063ns (62.376%)  route 0.038ns (37.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      0.847ns (routing 0.384ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.432ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.847     1.817    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Clk
    SLICE_X89Y83         FDRE                                         r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.856 r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/Q
                         net (fo=2, routed)           0.029     1.885    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Delay_16/TMR_No.running_reg
    SLICE_X89Y83         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.909 r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Delay_16/TMR_No.running_i_1/O
                         net (fo=1, routed)           0.009     1.918    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Delay_16_n_2
    SLICE_X89Y83         FDRE                                         r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.967     1.576    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Clk
    SLICE_X89Y83         FDRE                                         r  microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.running_reg/C
                         clock pessimism              0.257     1.833    
    SLICE_X89Y83         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.880    microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.running_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_2 rise@0.000ns - clk_out1_top_level_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.839ns (routing 0.384ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.432ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.839     1.809    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X92Y87         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.848 r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.029     1.877    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[2]
    SLICE_X92Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.898 r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.007     1.905    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_25
    SLICE_X92Y87         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    clk_wiz/inst/clk_in1_top_level_clk_wiz_2
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    clk_wiz/inst/clk_out1_top_level_clk_wiz_2
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  clk_wiz/inst/clkout1_buf/O
    X4Y1 (CLOCK_ROOT)    net (fo=835, routed)         0.956     1.565    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X92Y87         FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.251     1.815    
    SLICE_X92Y87         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.862    microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X9Y19   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X9Y19   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y20   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y20   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y12   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y12   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X9Y16   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X9Y16   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y14   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y14   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y19   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y19   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y12   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y12   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y16   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y16   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y14   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y17   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y20   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y20   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y12   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y16   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y16   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y14   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y14   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y17   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y17   microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y18  microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.277ns (34.843%)  route 0.518ns (65.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 19.405 - 16.667 ) 
    Source Clock Delay      (SCD):    7.183ns
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.642ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339     5.639    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.667 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516     7.183    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X94Y100        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.262 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.287     7.549    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[6]
    SLICE_X94Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.649 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.045     7.694    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X94Y100        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.792 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.186     7.978    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    18.042    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.066 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.339    19.405    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              4.370    23.774    
                         clock uncertainty           -0.235    23.539    
    SLICE_X92Y100        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    23.479    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         23.479    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.706ns  (logic 0.176ns (24.929%)  route 0.530ns (75.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.427    24.560    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    40.135    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         40.135    
                         arrival time                         -24.560    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.706ns  (logic 0.176ns (24.929%)  route 0.530ns (75.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.427    24.560    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    40.135    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         40.135    
                         arrival time                         -24.560    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.706ns  (logic 0.176ns (24.929%)  route 0.530ns (75.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.427    24.560    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    40.135    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         40.135    
                         arrival time                         -24.560    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.706ns  (logic 0.176ns (24.929%)  route 0.530ns (75.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.427    24.560    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    40.135    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         40.135    
                         arrival time                         -24.560    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.176ns (24.965%)  route 0.529ns (75.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.426    24.559    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    40.134    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         40.134    
                         arrival time                         -24.559    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.176ns (24.965%)  route 0.529ns (75.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.426    24.559    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    40.134    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         40.134    
                         arrival time                         -24.559    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.176ns (24.965%)  route 0.529ns (75.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.426    24.559    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    40.134    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         40.134    
                         arrival time                         -24.559    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.176ns (24.965%)  route 0.529ns (75.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 36.060 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.642ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.426    24.559    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.328    36.060    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y85         FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              4.370    40.430    
                         clock uncertainty           -0.235    40.194    
    SLICE_X91Y85         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    40.134    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         40.134    
                         arrival time                         -24.559    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.692ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.326ns (47.941%)  route 0.354ns (52.059%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 36.066 - 33.333 ) 
    Source Clock Delay      (SCD):    7.187ns = ( 23.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.520ns (routing 0.708ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.642ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.520    23.854    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X92Y100        FDRE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    23.933 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.103    24.036    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    24.133 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.198    24.331    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X93Y97         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    24.481 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.053    24.534    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X93Y97         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.334    36.066    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X93Y97         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              4.370    40.436    
                         clock uncertainty           -0.235    40.200    
    SLICE_X93Y97         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.225    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.225    
                         arrival time                         -24.533    
  -------------------------------------------------------------------
                         slack                                 15.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.849ns (routing 0.391ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.438ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.849     2.039    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X91Y105        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.078 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.033     2.111    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X91Y105        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.965     6.225    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X91Y105        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -4.180     2.045    
    SLICE_X91Y105        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.092    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.216ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.840ns (routing 0.391ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.438ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.840     2.030    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X85Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.069 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.034     2.103    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X85Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.956     6.216    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X85Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -4.180     2.036    
    SLICE_X85Y86         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.083    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    4.183ns
  Clock Net Delay (Source):      0.848ns (routing 0.391ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.438ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.848     2.038    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.077 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.034     2.111    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X88Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.967     6.227    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -4.183     2.044    
    SLICE_X88Y86         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.091    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.234ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    4.182ns
  Clock Net Delay (Source):      0.856ns (routing 0.391ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.438ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.856     2.046    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X91Y104        FDPE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y104        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.085 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.035     2.120    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X91Y104        FDPE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.974     6.234    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X91Y104        FDPE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -4.182     2.052    
    SLICE_X91Y104        FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.099    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.850ns (routing 0.391ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.438ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.850     2.040    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X95Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.079 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.035     2.114    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X95Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.967     6.227    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X95Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -4.181     2.046    
    SLICE_X95Y102        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.093    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.233ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    4.182ns
  Clock Net Delay (Source):      0.855ns (routing 0.391ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.438ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.855     2.045    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X90Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.084 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.038     2.122    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_synced
    SLICE_X90Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.973     6.233    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X90Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -4.182     2.051    
    SLICE_X90Y104        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.098    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.197ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Net Delay (Source):      1.327ns (routing 0.642ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.708ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910     1.375    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.399 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.327     2.726    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X85Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.784 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.131     2.915    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X88Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339     5.639    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.667 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.530     7.197    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y86         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -4.370     2.827    
    SLICE_X88Y86         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.889    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.221ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.844ns (routing 0.391ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.438ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.844     2.034    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X87Y85         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.072 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.041     2.113    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X87Y85         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.961     6.221    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X87Y85         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -4.181     2.040    
    SLICE_X87Y85         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.087    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.221ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.844ns (routing 0.391ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.438ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.844     2.034    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X87Y85         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.073 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.042     2.115    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X87Y85         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.961     6.221    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X87Y85         FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -4.181     2.040    
    SLICE_X87Y85         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.087    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.196ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    4.417ns
  Clock Net Delay (Source):      1.344ns (routing 0.642ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.708ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910     1.375    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.399 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.344     2.743    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X92Y103        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.801 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/Q
                         net (fo=3, routed)           0.070     2.871    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[13]
    SLICE_X92Y104        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339     5.639    microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.667 r  microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.529     7.196    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X92Y104        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
                         clock pessimism             -4.417     2.779    
    SLICE_X92Y104        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.841    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y56   microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X90Y92   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X90Y95   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X89Y95   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X90Y92   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y105  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X90Y94   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X90Y92   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X90Y92   microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.627ns  (logic 0.415ns (25.507%)  route 1.212ns (74.493%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.957ns = ( 67.623 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.055ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.648    40.803    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X87Y103        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.492    67.623    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X87Y103        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              4.679    72.302    
                         clock uncertainty           -0.235    72.067    
    SLICE_X87Y103        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.006    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.006    
                         arrival time                         -40.803    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.710ns  (logic 0.415ns (24.269%)  route 1.295ns (75.731%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.976ns = ( 67.642 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.055ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.731    40.886    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X85Y103        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.511    67.642    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X85Y103        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              4.773    72.415    
                         clock uncertainty           -0.235    72.180    
    SLICE_X85Y103        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    72.120    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.120    
                         arrival time                         -40.886    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.298ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.553ns  (logic 0.415ns (26.722%)  route 1.138ns (73.277%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.975ns = ( 67.641 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.681ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.055ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.574    40.729    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X85Y100        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.510    67.641    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X85Y100        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              4.681    72.322    
                         clock uncertainty           -0.235    72.087    
    SLICE_X85Y100        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    72.027    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         72.027    
                         arrival time                         -40.729    
  -------------------------------------------------------------------
                         slack                                 31.298    

Slack (MET) :             31.367ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.473ns  (logic 0.415ns (28.174%)  route 1.058ns (71.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 67.633 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.055ns, distribution 0.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.494    40.649    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X86Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.502    67.633    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X86Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              4.679    72.312    
                         clock uncertainty           -0.235    72.077    
    SLICE_X86Y104        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.016    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.016    
                         arrival time                         -40.649    
  -------------------------------------------------------------------
                         slack                                 31.367    

Slack (MET) :             31.383ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.589ns  (logic 0.415ns (26.117%)  route 1.174ns (73.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 67.670 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.539ns (routing 0.055ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.610    40.765    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X85Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.539    67.670    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X85Y104        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/C
                         clock pessimism              4.773    72.443    
                         clock uncertainty           -0.235    72.208    
    SLICE_X85Y104        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.148    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg
  -------------------------------------------------------------------
                         required time                         72.148    
                         arrival time                         -40.765    
  -------------------------------------------------------------------
                         slack                                 31.383    

Slack (MET) :             31.443ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.419ns  (logic 0.415ns (29.246%)  route 1.004ns (70.754%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.989ns = ( 67.655 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.055ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.440    40.595    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X86Y102        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.524    67.655    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X86Y102        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              4.679    72.334    
                         clock uncertainty           -0.235    72.099    
    SLICE_X86Y102        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.038    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.038    
                         arrival time                         -40.595    
  -------------------------------------------------------------------
                         slack                                 31.443    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.353ns  (logic 0.415ns (30.673%)  route 0.938ns (69.327%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 67.611 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.681ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.055ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.374    40.529    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X86Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.480    67.611    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X86Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              4.681    72.292    
                         clock uncertainty           -0.235    72.057    
    SLICE_X86Y101        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    71.996    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         71.996    
                         arrival time                         -40.529    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.468ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.352ns  (logic 0.415ns (30.695%)  route 0.937ns (69.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 67.611 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.681ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.055ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.373    40.528    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X86Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.480    67.611    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X86Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              4.681    72.292    
                         clock uncertainty           -0.235    72.057    
    SLICE_X86Y101        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    71.996    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         71.996    
                         arrival time                         -40.528    
  -------------------------------------------------------------------
                         slack                                 31.468    

Slack (MET) :             31.468ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.352ns  (logic 0.415ns (30.695%)  route 0.937ns (69.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 67.611 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.681ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.055ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.105    40.065    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    40.155 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.373    40.528    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X86Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.480    67.611    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X86Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              4.681    72.292    
                         clock uncertainty           -0.235    72.057    
    SLICE_X86Y101        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    71.996    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         71.996    
                         arrival time                         -40.528    
  -------------------------------------------------------------------
                         slack                                 31.468    

Slack (MET) :             31.538ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.313ns  (logic 0.414ns (31.531%)  route 0.899ns (68.469%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.976ns = ( 67.642 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.681ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.055ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.364    39.619    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X92Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    39.742 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.095    39.837    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X92Y99         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    39.960 f  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.102    40.062    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X92Y101        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    40.151 r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.338    40.489    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X89Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.511    67.642    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X89Y101        FDCE                                         r  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              4.681    72.323    
                         clock uncertainty           -0.235    72.088    
    SLICE_X89Y101        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    72.027    microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         72.027    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                 31.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.014    34.316    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.316    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.014    34.316    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.316    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_GFF2_SLICEM_C_CE)
                                                     -0.014    34.316    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.316    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.014    34.316    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.316    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.098ns (37.121%)  route 0.166ns (62.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.586ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    4.758ns
  Clock Net Delay (Source):      0.357ns (routing 0.055ns, distribution 0.302ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.069ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.357     0.822    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y100        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.860 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.145     1.005    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X93Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.060     1.065 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.021     1.086    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X93Y100        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.486     5.586    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y100        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.758     0.828    
    SLICE_X93Y100        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.874    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_EFF_SLICEM_C_CE)
                                                     -0.015    34.315    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.315    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_FFF_SLICEM_C_CE)
                                                     -0.015    34.315    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.315    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_GFF_SLICEM_C_CE)
                                                     -0.015    34.315    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.315    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.353ns  (logic 0.116ns (32.861%)  route 0.237ns (67.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 39.103 - 33.333 ) 
    Source Clock Delay      (SCD):    0.842ns = ( 34.175 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.377ns (routing 0.055ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.069ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.377    34.175    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X94Y102        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060    34.235 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.100    34.335    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X94Y102        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056    34.391 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    34.528    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.670    39.103    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.330    
    SLICE_X94Y101        FDCE (Hold_HFF_SLICEM_C_CE)
                                                     -0.015    34.315    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.315    
                         arrival time                          34.528    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.088ns (28.296%)  route 0.223ns (71.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    4.752ns
  Clock Net Delay (Source):      0.349ns (routing 0.055ns, distribution 0.294ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.069ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.349     0.814    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.854 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.217     1.071    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X92Y101        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.048     1.119 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     1.125    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.472     5.572    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.752     0.820    
    SLICE_X92Y101        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.867    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X93Y100  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X93Y100  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X86Y102  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X92Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X86Y102  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X92Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X93Y100  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X93Y100  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X86Y102  microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X93Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X93Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X93Y100  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X94Y101  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       32.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.230ns  (required time - arrival time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.563ns  (logic 0.178ns (31.616%)  route 0.385ns (68.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 67.591 - 66.666 ) 
    Source Clock Delay      (SCD):    5.843ns = ( 39.176 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.743ns (routing 0.069ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.460ns (routing 0.055ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.743    39.176    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.255 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.169    39.424    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X93Y101        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099    39.523 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.216    39.739    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X93Y101        FDCE                                         f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.460    67.591    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              4.679    72.270    
                         clock uncertainty           -0.235    72.035    
    SLICE_X93Y101        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    71.969    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         71.969    
                         arrival time                         -39.739    
  -------------------------------------------------------------------
                         slack                                 32.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.259ns  (arrival time - required time)
  Source:                 microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -33.333ns  (microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.351ns  (logic 0.125ns (35.613%)  route 0.226ns (64.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    0.915ns = ( 34.248 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.450ns (routing 0.055ns, distribution 0.395ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.069ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.450    34.248    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    34.307 r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.104    34.411    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X93Y101        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.066    34.477 f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.122    34.599    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X93Y101        FDCE                                         f  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.716     5.816    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y101        FDCE                                         r  microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -4.679     1.137    
                         clock uncertainty            0.235     1.372    
    SLICE_X93Y101        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.032     1.340    microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          34.599    
  -------------------------------------------------------------------
                         slack                                 33.259    





