
---------- Begin Simulation Statistics ----------
final_tick                               1142250253000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 454625                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563404                       # Number of bytes of host memory used
host_op_rate                                   691535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2859.50                       # Real time elapsed on the host
host_tick_rate                               28526698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081572                       # Number of seconds simulated
sim_ticks                                 81572009000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        40955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69050                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12492431                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192459                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223244                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30785                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12651168                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82530                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6706                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402614900                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087339                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69059                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27184783                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3609346                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    162630169                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.329678                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.972807                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     63377010     38.97%     38.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42159782     25.92%     64.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2434766      1.50%     66.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11770653      7.24%     73.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501966      5.23%     78.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1521775      0.94%     79.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2316383      1.42%     81.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3363051      2.07%     83.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27184783     16.72%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    162630169                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.652576                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.652576                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    102774177                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383517435                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10378289                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32555275                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72323                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17363243                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799146                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1413                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316493                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11501                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12651168                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19544232                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           143493182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253555019                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144646                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077546                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8274989                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.554179                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    163143318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.360814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.350724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      100829354     61.80%     61.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4241269      2.60%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2367835      1.45%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4915045      3.01%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7925866      4.86%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1193800      0.73%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1755332      1.08%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093997      3.74%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33820820     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    163143318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890304                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947187                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88581                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196595                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.335945                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146159071                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316474                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        812765                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107923446                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          424                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393649                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382485099                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107842597                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137799                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381095471                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     14513365                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72323                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     14554039                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11027                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7024494                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1583                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3572                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       648879                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140080                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3572                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640221055                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380907763                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497824                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318717380                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.334795                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380955273                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773995233                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329383844                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.532388                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.532388                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90300      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233975602     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103512      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49881      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          180      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66432      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61721      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183198      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198753      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           38      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227587      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32904      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15598      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107605769     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318863     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       301932      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1001      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381233271                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206426                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2403430                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169685                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1778853                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1953964                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005125                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        203923     10.44%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2834      0.15%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6684      0.34%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1738862     88.99%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1576      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           63      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381890509                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    925233144                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379738078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384318822                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382483835                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381233271                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1264                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3609087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72751                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1264                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5933056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    163143318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.336800                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.165165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51331584     31.46%     31.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15277734      9.36%     40.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26307548     16.13%     56.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22219502     13.62%     70.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19193532     11.76%     82.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12383318      7.59%     89.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9363263      5.74%     95.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4723057      2.90%     98.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2343780      1.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    163143318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.336790                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19544242                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5226593                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6348882                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107923446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170752565                       # number of misc regfile reads
system.switch_cpus_1.numCycles              163144018                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      17140592                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2087849                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17738270                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     31997776                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619805                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356264010                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383049158                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533367768                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42500380                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     45661664                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72323                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     85691743                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5523514                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2312336                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777245480                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101303600                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          517930663                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765488265                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15675                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15675                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        41091                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651765                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          41091                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40671                       # Transaction distribution
system.membus.trans_dist::CleanEvict              283                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41705                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           410                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       125184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       125184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 125184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5298304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5298304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5298304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42115                       # Request fanout histogram
system.membus.reqLayer2.occupancy           261931500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          227587000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1142250253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1142250253000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          811354                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3843                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722519                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142281152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          763320                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2263829                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082991                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2248128     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15701      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2263829                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225064500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246782500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            138499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            9                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171392                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171401                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            9                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171392                       # number of overall hits
system.l2.overall_hits::total                  171401                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           83                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325182                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325265                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           83                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325182                       # number of overall misses
system.l2.overall_misses::total               1325265                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  40982447500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40990560000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8112500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  40982447500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40990560000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496574                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496574                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.902174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885477                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.902174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885477                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97740.963855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 30925.901122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 30930.085681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97740.963855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 30925.901122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 30930.085681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325265                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  27730627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27737910000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  27730627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27737910000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.902174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.902174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87740.963855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20925.901122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 20930.085681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87740.963855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20925.901122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 20930.085681                       # average overall mshr miss latency
system.l2.replacements                         722230                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726385                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           92                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               92                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           92                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           92                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603023                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603023                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3843                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3843                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.324746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.324746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20715500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20715500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.324746                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.324746                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16598.958333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16598.958333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  23717497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23717497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 32900.984914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 32900.984914                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16508747500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16508747500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 22900.984914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22900.984914                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17264950000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17273062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774055                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.902174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97740.963855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28569.832883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28579.332054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           83                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7282500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11221880000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11229162500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.902174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87740.963855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18569.832883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18579.332054                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.360159                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432590                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.360159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999844                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703669                       # Number of tag accesses
system.l2.tags.data_accesses                 24703669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1283147                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1283150                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            3                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1283147                       # number of overall hits
system.l3.overall_hits::total                 1283150                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           80                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        42035                       # number of demand (read+write) misses
system.l3.demand_misses::total                  42115                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           80                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        42035                       # number of overall misses
system.l3.overall_misses::total                 42115                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6743000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   3601062500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3607805500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6743000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   3601062500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3607805500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           83                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325182                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325265                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           83                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325182                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325265                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.963855                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.031720                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.031779                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.963855                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.031720                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.031779                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 84287.500000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85668.193172                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85665.570462                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 84287.500000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85668.193172                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85665.570462                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               40671                       # number of writebacks
system.l3.writebacks::total                     40671                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           80                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        42035                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             42115                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           80                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        42035                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            42115                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5783000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3096642500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3102425500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5783000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3096642500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3102425500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.963855                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.031720                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.031779                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.963855                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.031720                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.031779                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72287.500000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73668.193172                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73665.570462                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72287.500000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73668.193172                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73665.570462                       # average overall mshr miss latency
system.l3.replacements                          81863                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          174                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           174                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1248                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1248                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1248                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1248                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       679170                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                679170                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        41705                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               41705                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   3569551000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3569551000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720875                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720875                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.057853                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.057853                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85590.480758                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85590.480758                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        41705                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          41705                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3069091000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3069091000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.057853                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.057853                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73590.480758                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73590.480758                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            3                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603977                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603980                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           80                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          330                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              410                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6743000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     31511500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     38254500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           83                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604307                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604390                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.963855                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000546                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000678                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84287.500000                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 95489.393939                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93303.658537                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           80                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          330                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          410                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5783000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     27551500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     33334500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.963855                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000546                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72287.500000                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83489.393939                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81303.658537                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    12718850                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    114631                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    110.954716                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3235.972902                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     29154.184439                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    54.600187                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     7.594372                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   315.648100                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.098754                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.889715                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001666                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000232                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.009633                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31588                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  84938343                       # Number of tag accesses
system.l3.tags.data_accesses                 84938343                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604390                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       762817                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          644298                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1248                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1248                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720875                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720875                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604390                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978278                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131034304                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           81863                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2602944                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1408376                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.029176                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.168300                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1367285     97.08%     97.08% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  41091      2.92%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1408376                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048028500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988521500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      2690240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2695360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2602944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2602944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        42035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40671                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        62767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     32979940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33042707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        62767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            62767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31909769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31909769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31909769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        62767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     32979940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             64952477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     40956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.036834372500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              142017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40671                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1079                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    76                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2472                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    609775250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  205180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1379200250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14859.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33609.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.995380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.299087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.252068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14239     54.82%     54.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5086     19.58%     74.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1982      7.63%     82.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1407      5.42%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1015      3.91%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          713      2.74%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          590      2.27%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          597      2.30%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          347      1.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.752814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.549088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             735     31.82%     31.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            300     12.99%     44.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           577     24.98%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           380     16.45%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           134      5.80%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            63      2.73%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            50      2.16%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            24      1.04%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            14      0.61%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.26%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.22%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.22%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      0.26%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.560173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.517137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.230678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              756     32.73%     32.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.86%     34.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1098     47.53%     82.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              319     13.81%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      3.07%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.69%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.22%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2626304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2596096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2695360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2602944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81586931000                       # Total gap between requests
system.mem_ctrls.avgGap                     985516.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         5120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2621184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2596096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 62766.628685092212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 32133375.555332958698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31825819.074776005000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           80                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        42035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        40671                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2487250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1376713000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1959728010500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31090.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32751.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48184898.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             95990160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             51012390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           139908300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          102238920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6438968640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6611791950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25755826560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39195736920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.504739                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66850076750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2723760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11998172250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             89499900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             47566530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           153088740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109505160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6438968640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6534705720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25820741280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39194075970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.484378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67025565000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2723760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11822684000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19544112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19544112                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2064                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          120                       # number of overall misses
system.cpu.icache.overall_misses::total          2064                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10370500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10370500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10370500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10370500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19544232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19544232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505968                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 86420.833333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5024.467054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 86420.833333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5024.467054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1524                       # number of writebacks
system.cpu.icache.writebacks::total              1524                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           92                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           92                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8348500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8348500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90744.565217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90744.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90744.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90744.565217                       # average overall mshr miss latency
system.cpu.icache.replacements                   1524                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19544112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2064                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10370500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10370500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19544232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 86420.833333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5024.467054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           92                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8348500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8348500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90744.565217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90744.565217                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505940                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2036                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          722743.585462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.563669                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.417094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886025908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886025908                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136590787                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738232151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136590787                       # number of overall hits
system.cpu.dcache.overall_hits::total       738232151                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2436378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909875                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2436378                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909875                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9874482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  61586005882                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71460487882                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9874482000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  61586005882                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71460487882                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139027165                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747142026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139027165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747142026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31394.603978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25277.689210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8020.369296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31394.603978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25277.689210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8020.369296                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220656                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12866                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.150319                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765220                       # number of writebacks
system.cpu.dcache.writebacks::total           3765220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       936788                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       936788                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       936788                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       936788                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9559954000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  45124011882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54683965882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9559954000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  45124011882                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54683965882                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30394.603978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30090.899434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30143.555095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30394.603978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30090.899434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30143.555095                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949690                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99063591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543520220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1710016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5144484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4443195000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35961560500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40404755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100773607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548664704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26478.007473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21029.955568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7853.995755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4275388000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20225928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24501316500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25478.007473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26129.833797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26013.701052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5431287000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  25624445382                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31055732382                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37017.788865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 35277.789012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8247.677965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          827                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          827                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725535                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5284566000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  24898083382                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30182649382                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36017.788865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 34316.860499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34602.971355                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993564                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746206564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.860076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   427.738689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    47.725056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    36.529819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.835427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093213                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.071347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996518306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996518306                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142250253000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 189435204000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
