{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646220120684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646220120692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 16:52:00 2022 " "Processing started: Wed Mar 02 16:52:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646220120692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220120692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bot_Traversal_Final -c Bot_Traversal_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bot_Traversal_Final -c Bot_Traversal_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220120692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646220121092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "message_dp_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file message_dp_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_DP_PP " "Found entity 1: message_DP_PP" {  } { { "message_DP_PP.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/message_DP_PP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220129998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220129998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdv.v 1 1 " "Found 1 design units, including 1 entities, in source file bdv.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDv " "Found entity 1: BDv" {  } { { "BDv.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/BDv.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220129998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220129998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "adc_control.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/adc_control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1511_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1511_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1511_FILTER " "Found entity 1: SM1511_FILTER" {  } { { "SM1511_FILTER.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/SM1511_FILTER.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/PWM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blf.v 1 1 " "Found 1 design units, including 1 entities, in source file blf.v" { { "Info" "ISGN_ENTITY_NAME" "1 BLF " "Found entity 1: BLF" {  } { { "BLF.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/BLF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BD " "Found entity 1: BD" {  } { { "BD.bdf" "" { Schematic "D:/SM1511_Softwares/SM#1511_Task6/BD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn.v 1 1 " "Found 1 design units, including 1 entities, in source file turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 Turn " "Found entity 1: Turn" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dijkshatra.v 1 1 " "Found 1 design units, including 1 entities, in source file dijkshatra.v" { { "Info" "ISGN_ENTITY_NAME" "1 dijkshatra " "Found entity 1: dijkshatra" {  } { { "dijkshatra.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/dijkshatra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220130006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220130006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Turn " "Elaborating entity \"Turn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646220130077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w Turn.v(15) " "Verilog HDL or VHDL warning at Turn.v(15): object \"w\" assigned a value but never read" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646220130085 "|Turn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Turn.v(53) " "Verilog HDL assignment warning at Turn.v(53): truncated value with size 32 to match size of target (2)" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646220130085 "|Turn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Turn.v(55) " "Verilog HDL assignment warning at Turn.v(55): truncated value with size 32 to match size of target (5)" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646220130085 "|Turn"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb24 " "Found entity 1: altsyncram_eb24" {  } { { "db/altsyncram_eb24.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/altsyncram_eb24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220134528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220134528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220134849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220134849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220134952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220134952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cntr_jgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220135500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220135500 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646220135977 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646220136119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.02.16:52:20 Progress: Loading sld5a1c20b0/alt_sld_fab_wrapper_hw.tcl " "2022.03.02.16:52:20 Progress: Loading sld5a1c20b0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220140935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220143310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220143446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220145657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220145769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220145873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220146033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220146041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220146041 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646220146846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a1c20b0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5a1c20b0/alt_sld_fab.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220147165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220147253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220147269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220147341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147429 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220147429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646220147493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220147493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lm\[1\] GND " "Pin \"lm\[1\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lm\[4\] GND " "Pin \"lm\[4\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lm\[5\] GND " "Pin \"lm\[5\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lm\[7\] GND " "Pin \"lm\[7\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lmn\[1\] GND " "Pin \"lmn\[1\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lmn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lmn\[4\] GND " "Pin \"lmn\[4\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lmn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lmn\[5\] GND " "Pin \"lmn\[5\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lmn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lmn\[7\] GND " "Pin \"lmn\[7\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|lmn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm\[0\] GND " "Pin \"rm\[0\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm\[1\] GND " "Pin \"rm\[1\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm\[2\] GND " "Pin \"rm\[2\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm\[3\] GND " "Pin \"rm\[3\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm\[5\] GND " "Pin \"rm\[5\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm\[7\] GND " "Pin \"rm\[7\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rmn\[0\] GND " "Pin \"rmn\[0\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rmn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rmn\[1\] GND " "Pin \"rmn\[1\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rmn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rmn\[2\] GND " "Pin \"rmn\[2\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rmn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rmn\[3\] GND " "Pin \"rmn\[3\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rmn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rmn\[5\] GND " "Pin \"rmn\[5\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rmn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rmn\[7\] GND " "Pin \"rmn\[7\]\" is stuck at GND" {  } { { "Turn.v" "" { Text "D:/SM1511_Softwares/SM#1511_Task6/Turn.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646220149983 "|Turn|rmn[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646220149983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646220150128 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 175 0 0 142 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 175 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 142 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1646220152084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646220152195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646220152195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2162 " "Implemented 2162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646220152830 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646220152830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2008 " "Implemented 2008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646220152830 ""} { "Info" "ICUT_CUT_TM_RAMS" "71 " "Implemented 71 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646220152830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646220152830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646220152862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 16:52:32 2022 " "Processing ended: Wed Mar 02 16:52:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646220152862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646220152862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646220152862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646220152862 ""}
