

================================================================
== Vivado HLS Report for 'SysArray'
================================================================
* Date:           Tue May 12 14:14:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36911|    36911| 0.369 ms | 0.369 ms |  36911|  36911|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.input_matrix        |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.input_matrix.m00_axi_output_buffer.gep   |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m01_axi_input_buffer.weight_matrix       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.weight_matrix.m01_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m02_axi_input_buffer.output_matrix       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 8                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.output_matrix.m02_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      390|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        6|      -|     1858|     2292|     -|
|Memory               |       90|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      675|     -|
|Register             |        -|      -|      696|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       96|      0|     2554|     3357|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        7|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        1|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |SysArray_control_s_axi_U  |SysArray_control_s_axi  |        0|      0|  322|  552|    0|
    |SysArray_m00_axi_m_axi_U  |SysArray_m00_axi_m_axi  |        2|      0|  512|  580|    0|
    |SysArray_m01_axi_m_axi_U  |SysArray_m01_axi_m_axi  |        2|      0|  512|  580|    0|
    |SysArray_m02_axi_m_axi_U  |SysArray_m02_axi_m_axi  |        2|      0|  512|  580|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        6|      0| 1858| 2292|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m00_axi_input_buffer_U   |SysArray_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m00_axi_output_buffer_U  |SysArray_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_axi_input_buffer_U   |SysArray_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_axi_output_buffer_U  |SysArray_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m02_axi_input_buffer_U   |SysArray_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m02_axi_output_buffer_U  |SysArray_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                               |       90|  0|   0|    0| 49152|  192|     6|      1572864|
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln107_fu_675_p2                |     +    |      0|  0|  13|          13|           1|
    |add_ln57_fu_518_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln65_fu_559_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln78_fu_576_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln86_fu_617_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln99_fu_634_p2                 |     +    |      0|  0|  13|          13|           1|
    |i_1_fu_593_p2                      |     +    |      0|  0|  13|          13|           1|
    |i_2_fu_651_p2                      |     +    |      0|  0|  13|          13|           1|
    |i_fu_535_p2                        |     +    |      0|  0|  13|          13|           1|
    |m00_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |m01_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |m02_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_pp6_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state52_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln102_fu_645_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln107_fu_669_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln57_fu_512_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln60_fu_529_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln65_fu_553_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln78_fu_570_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln81_fu_587_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln86_fu_611_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln99_fu_628_p2                |   icmp   |      0|  0|  13|          13|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 390|         369|         177|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  189|         43|    1|         43|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp8_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2            |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln57_phi_fu_354_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln78_phi_fu_388_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln99_phi_fu_422_p4  |    9|          2|   13|         26|
    |i1_0_reg_396                       |    9|          2|   13|         26|
    |i2_0_reg_430                       |    9|          2|   13|         26|
    |i_0_reg_362                        |    9|          2|   13|         26|
    |m00_axi_blk_n_AR                   |    9|          2|    1|          2|
    |m00_axi_blk_n_AW                   |    9|          2|    1|          2|
    |m00_axi_blk_n_B                    |    9|          2|    1|          2|
    |m00_axi_blk_n_R                    |    9|          2|    1|          2|
    |m00_axi_blk_n_W                    |    9|          2|    1|          2|
    |m00_axi_input_buffer_address0      |   15|          3|   13|         39|
    |m00_axi_output_buffer_address0     |   15|          3|   13|         39|
    |m01_axi_blk_n_AR                   |    9|          2|    1|          2|
    |m01_axi_blk_n_AW                   |    9|          2|    1|          2|
    |m01_axi_blk_n_B                    |    9|          2|    1|          2|
    |m01_axi_blk_n_R                    |    9|          2|    1|          2|
    |m01_axi_blk_n_W                    |    9|          2|    1|          2|
    |m01_axi_input_buffer_address0      |   15|          3|   13|         39|
    |m01_axi_output_buffer_address0     |   15|          3|   13|         39|
    |m02_axi_blk_n_AR                   |    9|          2|    1|          2|
    |m02_axi_blk_n_AW                   |    9|          2|    1|          2|
    |m02_axi_blk_n_B                    |    9|          2|    1|          2|
    |m02_axi_blk_n_R                    |    9|          2|    1|          2|
    |m02_axi_blk_n_W                    |    9|          2|    1|          2|
    |m02_axi_input_buffer_address0      |   15|          3|   13|         39|
    |m02_axi_output_buffer_address0     |   15|          3|   13|         39|
    |phi_ln107_reg_441                  |    9|          2|   13|         26|
    |phi_ln57_reg_350                   |    9|          2|   13|         26|
    |phi_ln65_reg_373                   |    9|          2|   13|         26|
    |phi_ln78_reg_384                   |    9|          2|   13|         26|
    |phi_ln86_reg_407                   |    9|          2|   13|         26|
    |phi_ln99_reg_418                   |    9|          2|   13|         26|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  675|        148|  265|        652|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln57_reg_711                    |  13|   0|   13|          0|
    |add_ln78_reg_763                    |  13|   0|   13|          0|
    |add_ln99_reg_815                    |  13|   0|   13|          0|
    |ap_CS_fsm                           |  42|   0|   42|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2             |   1|   0|    1|          0|
    |ap_rst_n_inv                        |   1|   0|    1|          0|
    |ap_rst_reg_1                        |   1|   0|    1|          0|
    |ap_rst_reg_2                        |   1|   0|    1|          0|
    |i1_0_reg_396                        |  13|   0|   13|          0|
    |i2_0_reg_430                        |  13|   0|   13|          0|
    |i_0_reg_362                         |  13|   0|   13|          0|
    |icmp_ln102_reg_825                  |   1|   0|    1|          0|
    |icmp_ln107_reg_844                  |   1|   0|    1|          0|
    |icmp_ln107_reg_844_pp8_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln57_reg_707                   |   1|   0|    1|          0|
    |icmp_ln57_reg_707_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln60_reg_721                   |   1|   0|    1|          0|
    |icmp_ln65_reg_740                   |   1|   0|    1|          0|
    |icmp_ln65_reg_740_pp2_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln78_reg_759                   |   1|   0|    1|          0|
    |icmp_ln78_reg_759_pp3_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln81_reg_773                   |   1|   0|    1|          0|
    |icmp_ln86_reg_792                   |   1|   0|    1|          0|
    |icmp_ln86_reg_792_pp5_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln99_reg_811                   |   1|   0|    1|          0|
    |icmp_ln99_reg_811_pp6_iter1_reg     |   1|   0|    1|          0|
    |m00_axi_addr_read_reg_716           |  32|   0|   32|          0|
    |m00_axi_addr_reg_700                |  62|   0|   64|          2|
    |m00_axi_output_buffer_load_reg_754  |  32|   0|   32|          0|
    |m01_axi_addr_read_reg_768           |  32|   0|   32|          0|
    |m01_axi_addr_reg_693                |  62|   0|   64|          2|
    |m01_axi_output_buffer_load_reg_806  |  32|   0|   32|          0|
    |m02_axi_addr_read_reg_820           |  32|   0|   32|          0|
    |m02_axi_addr_reg_686                |  62|   0|   64|          2|
    |m02_axi_output_buffer_load_reg_858  |  32|   0|   32|          0|
    |phi_ln107_reg_441                   |  13|   0|   13|          0|
    |phi_ln57_reg_350                    |  13|   0|   13|          0|
    |phi_ln57_reg_350_pp0_iter1_reg      |  13|   0|   13|          0|
    |phi_ln65_reg_373                    |  13|   0|   13|          0|
    |phi_ln78_reg_384                    |  13|   0|   13|          0|
    |phi_ln78_reg_384_pp3_iter1_reg      |  13|   0|   13|          0|
    |phi_ln86_reg_407                    |  13|   0|   13|          0|
    |phi_ln99_reg_418                    |  13|   0|   13|          0|
    |phi_ln99_reg_418_pp6_iter1_reg      |  13|   0|   13|          0|
    |zext_ln103_reg_834                  |  13|   0|   64|         51|
    |zext_ln61_reg_730                   |  13|   0|   64|         51|
    |zext_ln82_reg_782                   |  13|   0|   64|         51|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 696|   0|  855|        159|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   SysArray   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   SysArray   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   SysArray   | return value |
|m_axi_m00_axi_AWVALID   | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWREADY   |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWADDR    | out |   64|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWID      | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWLEN     | out |    8|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWSIZE    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWBURST   | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWLOCK    | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWCACHE   | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWPROT    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWQOS     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWREGION  | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWUSER    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WVALID    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WREADY    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WDATA     | out |   32|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WSTRB     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WLAST     | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WID       | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WUSER     | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARVALID   | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARREADY   |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARADDR    | out |   64|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARID      | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARLEN     | out |    8|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARSIZE    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARBURST   | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARLOCK    | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARCACHE   | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARPROT    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARQOS     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARREGION  | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARUSER    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RVALID    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RREADY    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RDATA     |  in |   32|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RLAST     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RID       |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RUSER     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RRESP     |  in |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BVALID    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BREADY    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BRESP     |  in |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BID       |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BUSER     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m01_axi_AWVALID   | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWREADY   |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWADDR    | out |   64|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWID      | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWLEN     | out |    8|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWSIZE    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWBURST   | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWLOCK    | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWCACHE   | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWPROT    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWQOS     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWREGION  | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWUSER    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WVALID    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WREADY    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WDATA     | out |   32|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WSTRB     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WLAST     | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WID       | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WUSER     | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARVALID   | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARREADY   |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARADDR    | out |   64|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARID      | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARLEN     | out |    8|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARSIZE    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARBURST   | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARLOCK    | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARCACHE   | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARPROT    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARQOS     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARREGION  | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARUSER    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RVALID    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RREADY    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RDATA     |  in |   32|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RLAST     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RID       |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RUSER     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RRESP     |  in |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BVALID    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BREADY    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BRESP     |  in |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BID       |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BUSER     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m02_axi_AWVALID   | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWREADY   |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWADDR    | out |   64|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWID      | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWLEN     | out |    8|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWSIZE    | out |    3|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWBURST   | out |    2|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWLOCK    | out |    2|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWCACHE   | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWPROT    | out |    3|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWQOS     | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWREGION  | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_AWUSER    | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WVALID    | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WREADY    |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WDATA     | out |   32|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WSTRB     | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WLAST     | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WID       | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_WUSER     | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARVALID   | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARREADY   |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARADDR    | out |   64|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARID      | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARLEN     | out |    8|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARSIZE    | out |    3|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARBURST   | out |    2|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARLOCK    | out |    2|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARCACHE   | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARPROT    | out |    3|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARQOS     | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARREGION  | out |    4|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_ARUSER    | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RVALID    |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RREADY    | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RDATA     |  in |   32|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RLAST     |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RID       |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RUSER     |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_RRESP     |  in |    2|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_BVALID    |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_BREADY    | out |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_BRESP     |  in |    2|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_BID       |  in |    1|    m_axi   |    m02_axi   |    pointer   |
|m_axi_m02_axi_BUSER     |  in |    1|    m_axi   |    m02_axi   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

