
---------- Begin Simulation Statistics ----------
final_tick                               1530927943214                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181866                       # Simulator instruction rate (inst/s)
host_mem_usage                              135120432                       # Number of bytes of host memory used
host_op_rate                                   214522                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 89152.61                       # Real time elapsed on the host
host_tick_rate                                6426862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 16213839341                       # Number of instructions simulated
sim_ops                                   19125231412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.572972                       # Number of seconds simulated
sim_ticks                                572971532208                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls               36987                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu17.workload.numSyscalls                 230                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     82747066                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     41694698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     156673626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    89.490686                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     105161898                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    117511557                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect      2210253                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    270857054                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits     11362059                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups     11374199                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses        12140                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     330568801                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      14146534                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       471053586                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      427395519                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts      2209527                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        304955842                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events     76817280                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     31778676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts     71950214                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   1353306940                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   1543391798                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   1361490133                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.133605                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.182544                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0    881968622     64.78%     64.78% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    196312960     14.42%     79.20% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2     70050084      5.15%     84.34% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     52455960      3.85%     88.20% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     35266697      2.59%     90.79% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     12883059      0.95%     91.73% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     20557830      1.51%     93.24% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     15177641      1.11%     94.36% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8     76817280      5.64%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   1361490133                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     13562475                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      1382853774                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           330587018                       # Number of loads committed
system.switch_cpus00.commit.membars          46982719                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu    938567646     60.81%     60.81% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult      5304822      0.34%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    330587018     21.42%     82.58% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    268932312     17.42%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   1543391798                       # Class of committed instruction
system.switch_cpus00.commit.refs            599519330                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts           84442                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        1353306940                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          1543391798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     1.013395                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               1.013395                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles   1077091800                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          739                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    102086183                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   1638162647                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles       63307452                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       171764695                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles      2234959                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts          923                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     57035531                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         330568801                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       186731141                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles          1181119108                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes       739365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           1472051603                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles       4471370                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.241039                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    188079598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    130670491                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.073366                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   1371434439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.224266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.533908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0     1039863193     75.82%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       50764831      3.70%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       21940563      1.60%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       40334437      2.94%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       38559993      2.81%     86.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       21281287      1.55%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       28320464      2.07%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7       10174838      0.74%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      120194833      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   1371434439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                   539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts      2379328                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      309093035                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.153810                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          613949483                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        273898715                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      29606889                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    344097561                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     30449167                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts       366597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    281391140                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   1615339490                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    340050768                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts      2985376                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   1582375060                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       445544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      1945673                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles      2234959                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      2398725                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked         1873                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads      9942671                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          741                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        19179                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      3661803                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads     13510541                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores     12458827                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        19179                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect      1019686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect      1359642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      1422708541                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          1577190186                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.559637                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers       796200905                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.150029                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           1577645511                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     1814029952                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1094630639                       # number of integer regfile writes
system.switch_cpus00.ipc                     0.986782                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               0.986782                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu    964690248     60.85%     60.85% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult      5304825      0.33%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            8      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            4      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    341013062     21.51%     82.69% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    274352291     17.31%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   1585360438                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          42208838                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.026624                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       3204787      7.59%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%      7.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     20059692     47.52%     55.12% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     18944359     44.88%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   1627483932                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   4584489681                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   1577105256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   1687218865                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       1582743671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      1585360438                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     32595819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined     71947686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued       296085                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved       817143                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined     61935608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   1371434439                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.155987                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     1.945352                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0    867223333     63.23%     63.23% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    156276288     11.40%     74.63% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2     76746558      5.60%     80.23% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     66738591      4.87%     85.09% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4     74918214      5.46%     90.56% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     46448569      3.39%     93.94% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     49818926      3.63%     97.57% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     21565676      1.57%     99.15% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     11698284      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   1371434439                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.155987                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses        85344                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads       170555                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses        84930                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes        85988                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     37549443                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     33773671                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    344097561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    281391140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    1674353312                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes    119512257                       # number of misc regfile writes
system.switch_cpus00.numCycles             1371434978                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.quiesceCycles            2597472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus00.rename.BlockCycles      40591311                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   1546586508                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents      8884549                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles       90156295                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents        14200                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents        32143                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   2382985165                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   1626668892                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   1634142082                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       201863275                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents     83505673                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles      2234959                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    147531832                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps       87555561                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   1868932669                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles    889056765                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     35901900                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       326465893                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     30525133                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups        84565                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         2899935266                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        3240638222                       # The number of ROB writes
system.switch_cpus00.timesIdled                  4531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads          84356                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes           593                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    94.346027                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      21427547                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     22711658                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect        13023                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       691184                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     44296905                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       269877                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       574149                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses       304272                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      51311702                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       2270845                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads        80362053                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes       78563256                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       633182                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         42019619                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     18745450                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls      1014153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     37043037                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    210171093                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    253859259                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    315693425                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     0.804132                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.109653                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    257122603     81.45%     81.45% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     16501958      5.23%     86.67% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2      7973431      2.53%     89.20% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      4006824      1.27%     90.47% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      3497946      1.11%     91.58% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      3944535      1.25%     92.83% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1592838      0.50%     93.33% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      2307840      0.73%     94.06% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     18745450      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    315693425                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      1851513                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       230243599                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            55568520                       # Number of loads committed
system.switch_cpus01.commit.membars           1442848                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    150056667     59.11%     59.11% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult      6412743      2.53%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv         4296      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     55568520     21.89%     83.53% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     41817033     16.47%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    253859259                       # Class of committed instruction
system.switch_cpus01.commit.refs             97385553                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts         8393970                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         210171093                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           253859259                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.526407                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.526407                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    256881192                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred        58015                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     20449005                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    298106513                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       18204459                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        33361319                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       640413                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          720                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     11718760                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          51311702                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        36240011                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           283368067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       148872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            259702571                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       1396830                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.159946                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     36739643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     23968269                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              0.809530                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    320806147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     0.978011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.326469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      259029521     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1        7307273      2.28%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2        9692706      3.02%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        4535873      1.41%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        5680844      1.77%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        5737181      1.79%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        2708316      0.84%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        3122989      0.97%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       22991444      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    320806147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       643303                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       45000151                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           0.902783                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          117060295                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         45260767                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles       8689786                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts     63552572                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts      1094724                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts       182635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     48339375                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    290573175                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts     71799528                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       718826                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    289618878                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       242059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents     53004974                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       640413                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles     53432396                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked        44545                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      5185761                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses         1147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation         9852                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads     11010598                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads      7984019                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores      6522318                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents         9852                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       382371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       260932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       290472150                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           277832628                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.542729                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       157647731                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             0.866044                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            277976086                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      350049611                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     201841065                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.655133                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.655133                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    165833898     57.12%     57.12% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult      7066318      2.43%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv         4296      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead     71987951     24.79%     84.35% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     45445241     15.65%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    290337704                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt           6571804                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.022635                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        644048      9.80%      9.80% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult        37800      0.58%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      3659861     55.69%     66.07% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      2230095     33.93%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    286821404                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads    887920074                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    269425831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    316136048                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        289469121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       290337704                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded      1104054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     36713777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        34402                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        89901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     23654770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    320806147                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     0.905025                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.790925                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    224044584     69.84%     69.84% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     32052682      9.99%     79.83% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     18431199      5.75%     85.57% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     13784008      4.30%     89.87% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4      9996586      3.12%     92.99% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5      8075083      2.52%     95.50% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      6032011      1.88%     97.38% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      3603177      1.12%     98.51% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      4786817      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    320806147                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 0.905024                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses     10088104                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads     20167687                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses      8406797                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes     11160186                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads      7829186                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores      5193116                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads     63552572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     48339375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     336272485                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      4075926                       # number of misc regfile writes
system.switch_cpus01.numCycles              320806661                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles               6068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles      67591411                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    260076527                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents      7704882                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       22549992                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents     79597922                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents       125954                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    470969444                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    294340585                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    301333187                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        40240235                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     13365249                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       640413                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    101046088                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       41256512                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    358906712                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     88738003                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts      1164528                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts        61582527                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts      1130331                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups      6563907                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads          587829360                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes         586920600                       # The number of ROB writes
system.switch_cpus01.timesIdled                    66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads        5604875                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes       2802497                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    94.538512                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      21399331                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     22635570                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect        13342                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       693240                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     44258422                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       270672                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       578894                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses       308222                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      51284120                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       2268975                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads        80236560                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes       78465882                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       635121                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         41991657                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     18716007                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls      1018107                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     36989495                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    209991132                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    253617005                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    315695209                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.803360                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.108362                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    257143313     81.45%     81.45% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     16494606      5.22%     86.68% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2      7992734      2.53%     89.21% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      4022419      1.27%     90.48% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      3494428      1.11%     91.59% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      3934354      1.25%     92.84% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1589300      0.50%     93.34% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      2308048      0.73%     94.07% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     18716007      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    315695209                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      1849808                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       230024532                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            55496312                       # Number of loads committed
system.switch_cpus02.commit.membars           1450235                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    149947641     59.12%     59.12% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult      6400072      2.52%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         4166      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     55496312     21.88%     83.53% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     41768814     16.47%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    253617005                       # Class of committed instruction
system.switch_cpus02.commit.refs             97265126                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts         8372988                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         209991132                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           253617005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.527712                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.527712                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    256909173                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred        58141                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     20423832                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    297826320                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       18208869                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        33347853                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       642202                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts          799                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles     11697162                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          51284120                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        36221292                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           283382562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       150064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.Insts            259495166                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.SquashCycles       1400642                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.159860                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     36722384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     23938978                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.808885                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    320805267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.977139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.325624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      259083894     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        7302565      2.28%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2        9681731      3.02%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        4535955      1.41%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        5670311      1.77%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        5727894      1.79%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        2712436      0.85%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        3121622      0.97%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       22968859      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    320805267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       645557                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       44959964                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.901690                       # Inst execution rate
system.switch_cpus02.iew.exec_refs          116894404                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         45203777                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles       8720841                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts     63479193                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts      1098117                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts       182987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     48273777                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    290279073                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts     71690627                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       721823                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    289267413                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       245187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents     52944923                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       642202                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles     53375073                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        43733                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      5178570                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses         1197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation         9458                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads     10989518                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads      7982864                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores      6504949                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents         9458                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       384849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       260708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       290005067                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           277503194                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.542865                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       157433720                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.865019                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            277647236                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      349638494                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     201599576                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.654574                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.654574                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    165663517     57.13%     57.13% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult      7054878      2.43%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         4166      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead     71878699     24.79%     84.35% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     45387976     15.65%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    289989236                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           6568213                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.022650                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        645078      9.82%      9.82% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        39117      0.60%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      3651146     55.59%     66.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      2232872     34.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    286479692                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads    887238825                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    269117631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    315816901                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        289171605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       289989236                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded      1107468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     36661966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        34097                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        89360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     23692973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    320805267                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.903942                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.789595                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    224093881     69.85%     69.85% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     32091334     10.00%     79.86% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     18403747      5.74%     85.59% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     13770251      4.29%     89.89% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4      9986462      3.11%     93.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5      8050792      2.51%     95.51% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      6031605      1.88%     97.39% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      3627343      1.13%     98.52% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      4749852      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    320805267                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.903940                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses     10077757                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     20147224                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses      8385563                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes     11133107                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads      7792095                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores      5169048                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads     63479193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     48273777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     335840098                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      4091195                       # number of misc regfile writes
system.switch_cpus02.numCycles              320805910                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               6819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles      67573614                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    259829128                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents      7726979                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       22551304                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents     79534514                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents       126193                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    470464753                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    294070302                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    301057091                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        40206673                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     13280949                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       642202                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles    100914013                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       41227849                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    358587691                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     88917453                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts      1168178                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts        61549898                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts      1134519                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups      6548538                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads          587564733                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         586326298                       # The number of ROB writes
system.switch_cpus02.timesIdled                    86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads        5590706                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       2795383                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    94.150001                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      21417196                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     22747951                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect        13392                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       692880                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     44312290                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       274670                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       584609                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses       309939                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      51374350                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       2270243                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted          154                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads        80370519                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes       78624513                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       633786                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         42157930                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     18783820                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls      1032381                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     36550869                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    210721038                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    254471770                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    315747303                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.805935                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.111454                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    257005076     81.40%     81.40% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     16569321      5.25%     86.64% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2      8006460      2.54%     89.18% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      4009605      1.27%     90.45% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      3501194      1.11%     91.56% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      3953018      1.25%     92.81% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1611375      0.51%     93.32% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      2307434      0.73%     94.05% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     18783820      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    315747303                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      1857805                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       230810731                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            55621832                       # Number of loads committed
system.switch_cpus03.commit.membars           1467641                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    150540028     59.16%     59.16% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult      6393175      2.51%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         4366      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     55621832     21.86%     83.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     41912369     16.47%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    254471770                       # Class of committed instruction
system.switch_cpus03.commit.refs             97534201                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts         8376423                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         210721038                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           254471770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.522416                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.522416                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    256775208                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred        59108                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     20448253                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    298257799                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       18262506                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        33445218                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       640981                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts          678                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles     11680829                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          51374350                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        36286183                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           283316731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       148697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus03.fetch.Insts            259794227                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus03.fetch.SquashCycles       1400150                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.160142                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     36787912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     23962109                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.809819                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    320804750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.978193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.326765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      259025512     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        7318424      2.28%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2        9674181      3.02%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        4536226      1.41%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        5667739      1.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        5744295      1.79%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        2725261      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        3115364      0.97%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       22997748      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    320804750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       643873                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       45091482                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.903395                       # Inst execution rate
system.switch_cpus03.iew.exec_refs          117026023                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         45311748                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles       8813006                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts     63491850                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts      1113730                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts       191307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     48352551                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    290698545                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts     71714275                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       723123                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    289813847                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       269299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents     52379074                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       640981                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles     52835844                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        43675                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      5183511                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses         1200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation         9927                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads     10961081                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads      7869991                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores      6440172                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents         9927                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       382089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       261784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       290487970                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           278076509                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.542830                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       157685661                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.866808                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            278221477                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      350279595                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     201973672                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.656851                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.656851                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    166096174     57.17%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult      7034332      2.42%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         4366      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead     71903574     24.75%     84.34% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     45498525     15.66%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    290536971                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           6605249                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.022735                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        650901      9.85%      9.85% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        38080      0.58%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      3663477     55.46%     65.89% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      2252791     34.11%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    287063836                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads    888370100                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    269687747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    315849797                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        289575341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       290536971                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded      1123204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     36226681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        34213                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        90823                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     23373645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    320804750                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.905650                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.791695                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    223965903     69.81%     69.81% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     32148254     10.02%     79.83% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     18398431      5.74%     85.57% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     13765423      4.29%     89.86% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4      9990981      3.11%     92.98% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5      8065284      2.51%     95.49% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      6056299      1.89%     97.38% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      3645952      1.14%     98.51% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      4768223      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    320804750                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.905649                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses     10078384                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     20148053                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses      8388762                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes     11084823                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads      7775206                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores      5163801                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads     63491850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     48352551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     336285284                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      4147827                       # number of misc regfile writes
system.switch_cpus03.numCycles              320805113                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               7616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles      66985900                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    260683121                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents      7723562                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       22598512                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents     78710638                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents       125669                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    470984226                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    294507543                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    301484560                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        40299774                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     13111316                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       640981                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles     99924073                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       40801319                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    359094839                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     90355502                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts      1184637                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts        61368840                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts      1149914                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups      6533377                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads          587966581                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         587106120                       # The number of ROB writes
system.switch_cpus03.timesIdled                    83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads        5592858                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       2796445                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    94.527887                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      21453051                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     22694944                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect        13571                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       695535                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     44386811                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       275891                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       590402                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses       314511                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      51465952                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       2274639                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          176                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads        80579733                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes       78762333                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       636175                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         42212542                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     18780769                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls      1032779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     36685766                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    210832918                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    254600541                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    315729368                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.806389                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.111694                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    256950736     81.38%     81.38% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     16566511      5.25%     86.63% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2      8008675      2.54%     89.17% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      4040212      1.28%     90.45% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      3498516      1.11%     91.55% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      3957890      1.25%     92.81% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1616035      0.51%     93.32% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      2310024      0.73%     94.05% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     18780769      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    315729368                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      1860445                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       230892108                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            55617775                       # Number of loads committed
system.switch_cpus04.commit.membars           1457593                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    150674626     59.18%     59.18% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult      6400489      2.51%     61.69% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         4214      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     55617775     21.85%     83.54% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     41903437     16.46%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    254600541                       # Class of committed instruction
system.switch_cpus04.commit.refs             97521212                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts         8366055                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         210832918                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           254600541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.521617                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.521617                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    256673163                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred        59379                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     20480587                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    298546762                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       18298750                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        33526927                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       643385                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts          712                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles     11664179                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          51465952                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        36324276                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           283278462                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       151934                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            260033235                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles       1405490                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.160427                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     36825185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     24003581                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.810560                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    320806407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.979072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.327442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      258963870     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        7305803      2.28%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2        9699226      3.02%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        4563220      1.42%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        5675526      1.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        5745760      1.79%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        2724505      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        3107126      0.97%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       23021371      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    320806407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       646584                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       45162358                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.903975                       # Inst execution rate
system.switch_cpus04.iew.exec_refs          116994834                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         45310695                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles       8563349                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts     63506666                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts      1113287                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts       182239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     48366260                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    290958426                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts     71684139                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       728845                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    290001310                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       237805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents     52502284                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       643385                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles     52922902                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        43509                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      5188389                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses         1194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation         9660                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads     10919589                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads      7888874                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores      6462794                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents         9660                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       383463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       263121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       290693754                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           278306055                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.542796                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       157787455                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.867519                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            278452083                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      350432332                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     202130486                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.657196                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.657196                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    166312614     57.21%     57.21% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult      7042665      2.42%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         4214      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead     71872535     24.72%     84.35% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     45498127     15.65%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    290730155                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           6599093                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.022698                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        653547      9.90%      9.90% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        37981      0.58%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      3657298     55.42%     65.90% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      2250267     34.10%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    287275101                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads    888800258                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    269927939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    316245699                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        289836018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       290730155                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded      1122408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     36357791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        34396                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        89629                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     23427090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    320806407                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.906248                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.792582                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    223967774     69.81%     69.81% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     32094101     10.00%     79.82% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     18407510      5.74%     85.56% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     13786131      4.30%     89.85% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4      9991246      3.11%     92.97% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5      8071320      2.52%     95.48% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      6062605      1.89%     97.37% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      3640333      1.13%     98.51% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      4785387      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    320806407                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.906246                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses     10054147                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     20099948                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses      8378116                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes     11079661                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads      7774912                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores      5155602                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads     63506666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     48366260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     336282669                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      4149532                       # number of misc regfile writes
system.switch_cpus04.numCycles              320806931                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               5797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles      66867697                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    260866541                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents      7675620                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       22629708                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents     78658244                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents       127448                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    471452616                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    294794679                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    301816453                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        40367388                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     12986724                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       643385                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles     99721524                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       40949836                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    359356803                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     90576702                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts      1184420                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts        61319964                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts      1149849                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups      6528046                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads          588213473                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         587653041                       # The number of ROB writes
system.switch_cpus04.timesIdled                    69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads        5585728                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       2792917                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    94.553518                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      21441437                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     22676509                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect        13510                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       694611                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     44351006                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       275198                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       582701                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses       307503                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      51406020                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       2272345                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads        80502834                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes       78689406                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       635463                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         42145207                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     18756612                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls      1028316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     36799659                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    210593872                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    254321092                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    315715687                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.805538                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.110585                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    256989174     81.40%     81.40% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     16543383      5.24%     86.64% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2      8014010      2.54%     89.18% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      4048883      1.28%     90.46% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      3502457      1.11%     91.57% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      3942731      1.25%     92.82% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1602398      0.51%     93.33% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      2316039      0.73%     94.06% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     18756612      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    315715687                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      1856961                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       230644677                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            55588216                       # Number of loads committed
system.switch_cpus05.commit.membars           1456969                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    150460468     59.16%     59.16% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult      6400478      2.52%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         4222      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     55588216     21.86%     83.54% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     41867708     16.46%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    254321092                       # Class of committed instruction
system.switch_cpus05.commit.refs             97455924                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts         8370867                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         210593872                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           254321092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.523339                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.523339                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    256755410                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred        59164                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     20470299                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    298370656                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       18259132                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        33460976                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       642548                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts         2059                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles     11687276                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          51406020                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        36287260                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           283313295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       148395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            259865961                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1403392                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.160240                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     36790337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     23988980                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.810041                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    320805343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.978476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.326838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      258996033     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        7309727      2.28%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2        9689675      3.02%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        4561233      1.42%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        5671140      1.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        5739651      1.79%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        2720273      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        3117654      0.97%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       22999957      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    320805343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       645819                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       45104024                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.903429                       # Inst execution rate
system.switch_cpus05.iew.exec_refs          116988633                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         45285800                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles       8644284                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts     63507733                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts      1108233                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts       185103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     48347420                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    290790772                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts     71702833                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       727812                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    289825200                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       242698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents     52495277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       642548                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles     52921993                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        43735                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      5185328                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses         1170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation         9502                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads     10946512                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads      7919485                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores      6479688                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents         9502                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       383618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       262201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       290553721                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           278103378                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.542787                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       157708897                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.866890                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            278248492                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      350242776                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     201996951                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.656453                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.656453                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    166138654     57.18%     57.18% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult      7046678      2.43%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         4222      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead     71891007     24.74%     84.35% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     45472452     15.65%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    290553013                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           6592606                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.022690                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        650216      9.86%      9.86% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        38189      0.58%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      3658600     55.50%     65.94% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      2245601     34.06%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    287081013                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads    888417460                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    269720069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    316169378                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        289673501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       290553013                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded      1117271                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     36469546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        34260                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        88955                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     23506587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    320805343                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.905699                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.791669                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    223981513     69.82%     69.82% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     32108894     10.01%     79.83% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     18404760      5.74%     85.56% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     13783088      4.30%     89.86% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4      9995327      3.12%     92.98% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5      8058887      2.51%     95.49% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      6063561      1.89%     97.38% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      3646278      1.14%     98.52% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      4763035      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    320805343                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.905698                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses     10064606                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     20120774                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses      8383309                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes     11099953                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads      7768817                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores      5162005                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads     63507733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     48347420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     336214192                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      4132464                       # number of misc regfile writes
system.switch_cpus05.numCycles              320805785                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               6944                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles      66923223                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    260570368                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents      7724804                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       22598497                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents     78907310                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents       125871                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    471247839                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    294624427                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    301639402                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        40314509                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     13199082                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       642548                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles    100200608                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       41068897                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    359171678                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     90125957                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts      1179085                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts        61444361                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts      1144418                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups      6536532                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads          588059131                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         587334520                       # The number of ROB writes
system.switch_cpus05.timesIdled                    72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads        5589214                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       2794604                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    94.650952                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      21378908                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     22587103                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect        13244                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       690705                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     44270537                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       266814                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       574740                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses       307926                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      51265718                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       2272700                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads        80140419                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes       78426951                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       633259                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         41928372                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     18715122                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls      1001903                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     37330447                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    209728757                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    253379623                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    315657847                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.802703                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.108171                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    257217655     81.49%     81.49% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     16434013      5.21%     86.69% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2      7976208      2.53%     89.22% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      4005334      1.27%     90.49% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      3491712      1.11%     91.59% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      3928588      1.24%     92.84% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1578077      0.50%     93.34% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      2311138      0.73%     94.07% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     18715122      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    315657847                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      1848904                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       229847957                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            55518317                       # Number of loads committed
system.switch_cpus06.commit.membars           1417371                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    149685560     59.08%     59.08% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult      6431672      2.54%     61.61% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         4164      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     55518317     21.91%     83.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     41739910     16.47%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    253379623                       # Class of committed instruction
system.switch_cpus06.commit.refs             97258227                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts         8393538                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         209728757                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           253379623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.529623                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.529623                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    256975965                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred        57470                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     20405668                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    297901827                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       18173954                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        33259352                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       640364                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts         1102                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles     11756026                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          51265718                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        36211763                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           283395954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       148531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            259490194                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles       1395620                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.159803                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     36711877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     23918422                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.808869                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    320805663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.977402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.326087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      259071147     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        7311311      2.28%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2        9699607      3.02%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        4500229      1.40%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        5682066      1.77%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        5733008      1.79%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        2694539      0.84%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        3125754      0.97%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       22988002      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    320805663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       643715                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       44923528                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.901667                       # Inst execution rate
system.switch_cpus06.iew.exec_refs          116984980                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         45204282                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles       8837372                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts     63589394                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts      1079865                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts       182047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     48292919                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    290375906                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts     71780698                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       717763                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    289260322                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       248109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents     53168868                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       640364                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles     53602052                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        44628                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      5185821                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses         1197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation         9720                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads     10998967                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads      8071077                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores      6553008                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents         9720                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       384597                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       259118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       290190688                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           277481694                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.542797                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       157514706                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.864952                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            277625858                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      349712606                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     201638266                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.653756                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.653756                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    165522347     57.08%     57.08% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult      7096768      2.45%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         4164      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead     71967979     24.82%     84.35% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     45386827     15.65%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    289978085                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           6551108                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.022592                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        637046      9.72%      9.72% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        39962      0.61%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      3654312     55.78%     66.12% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      2219788     33.88%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    286459473                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads    887216195                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    269074694                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    316186589                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        289287131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       289978085                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded      1088775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     36996282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        34513                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        86871                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     23943714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    320805663                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.903906                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.789076                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    224028822     69.83%     69.83% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     32150349     10.02%     79.85% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     18444957      5.75%     85.60% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     13736211      4.28%     89.89% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4      9997977      3.12%     93.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5      8057987      2.51%     95.51% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      6032822      1.88%     97.40% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      3601890      1.12%     98.52% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      4754648      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    320805663                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.903905                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses     10069720                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     20131259                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses      8407000                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes     11194758                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads      7827993                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores      5188747                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads     63589394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     48292919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     335923009                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      4025680                       # number of misc regfile writes
system.switch_cpus06.numCycles              320806017                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               6712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles      67931278                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    259571854                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents      7844118                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       22525900                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents     80397038                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents       131292                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    470702006                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    294149603                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    301138126                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        40159757                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     13500059                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       640364                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles    102030476                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       41566269                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    358766976                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     87517884                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts      1148933                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts        61842371                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts      1115043                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups      6575752                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads          587633155                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         586571168                       # The number of ROB writes
system.switch_cpus06.timesIdled                    75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads        5605012                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       2802507                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    94.401480                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      21342616                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     22608349                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect        12540                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       683246                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     44155951                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       266406                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       566141                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses       299735                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      51115500                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       2266129                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          153                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads        80071695                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes       78325041                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       626264                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         41881653                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     18707017                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       995940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     36935186                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    209561281                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    253211975                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    315714788                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.802028                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.107797                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    257354888     81.51%     81.51% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     16404741      5.20%     86.71% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2      7942646      2.52%     89.23% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      3992329      1.26%     90.49% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      3485374      1.10%     91.60% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      3937191      1.25%     92.84% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1572846      0.50%     93.34% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      2317756      0.73%     94.07% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     18707017      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    315714788                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      1848036                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       229695958                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            55496506                       # Number of loads committed
system.switch_cpus07.commit.membars           1408897                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    149551642     59.06%     59.06% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult      6426242      2.54%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         4194      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     55496506     21.92%     83.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     41733391     16.48%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    253211975                       # Class of committed instruction
system.switch_cpus07.commit.refs             97229897                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts         8403867                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         209561281                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           253211975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.530849                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.530849                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    257186699                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred        56993                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     20375893                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    297267154                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       18083620                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        33143378                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       633269                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts          720                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles     11759366                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          51115500                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        36106646                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           283514680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       146427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            258778051                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1380502                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.159334                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     36601389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     23875151                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.806648                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    320806335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.974886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.323571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      259225741     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        7292657      2.27%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2        9682280      3.02%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        4486363      1.40%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        5664247      1.77%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        5730425      1.79%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        2676703      0.83%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        3119536      0.97%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       22928383      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    320806335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       636551                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       44851900                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.900616                       # Inst execution rate
system.switch_cpus07.iew.exec_refs          116905610                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         45173374                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles       8731799                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts     63462039                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts      1074473                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts       173324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     48242712                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    289825655                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts     71732236                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       709026                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    288923602                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       245081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents     53267195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       633269                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles     53693143                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        44572                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      5184840                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses         1122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation         9560                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads     11028032                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads      7965533                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores      6509320                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents         9560                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       378939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       257612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       289993323                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           277125123                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.542553                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       157336609                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.863838                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            277267270                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      349282548                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     201349869                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.653232                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.653232                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    165273685     57.06%     57.06% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult      7079966      2.44%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         4194      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead     71918886     24.83%     84.34% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     45355897     15.66%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    289632628                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           6543890                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.022594                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        633694      9.68%      9.68% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        37704      0.58%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%     10.26% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      3657334     55.89%     66.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      2215158     33.85%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    286080708                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads    886466872                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    268708234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    315271392                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        288742141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       289632628                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded      1083514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     36613679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        34743                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        87574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     23608972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    320806335                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.902827                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.788893                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    224217732     69.89%     69.89% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     32052931      9.99%     79.88% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     18380259      5.73%     85.61% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     13744074      4.28%     89.90% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4      9976325      3.11%     93.01% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5      8054187      2.51%     95.52% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      6016125      1.88%     97.39% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      3603644      1.12%     98.52% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      4761058      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    320806335                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.902826                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses     10095810                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     20183352                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses      8416889                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes     11176993                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads      7838066                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores      5188864                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads     63462039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     48242712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     335756884                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      4002128                       # number of misc regfile writes
system.switch_cpus07.numCycles              320806744                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               5985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles      67838714                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    259384795                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents      7771014                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       22439731                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents     79972931                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents       127580                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    469799502                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    293542221                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    300476777                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        40044372                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     13357833                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       633269                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles    101447989                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       41091979                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    358013258                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     88402249                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts      1143020                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts        61867960                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts      1109294                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups      6571842                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads          587135634                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         585388925                       # The number of ROB writes
system.switch_cpus07.timesIdled                    69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads        5611599                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       2805839                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    94.290963                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      21426718                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     22724042                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect        13304                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       692592                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     44303028                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       273501                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       581164                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses       307663                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      51342167                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       2269409                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          172                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads        80439582                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes       78597723                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       633886                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         42080692                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     18716667                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls      1024132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     36773861                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    210293631                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    253968809                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    315720211                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.804411                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.109055                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    257044143     81.42%     81.42% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     16570945      5.25%     86.66% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2      7984628      2.53%     89.19% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      4019012      1.27%     90.47% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      3511257      1.11%     91.58% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      3952181      1.25%     92.83% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1617343      0.51%     93.34% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      2304035      0.73%     94.07% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     18716667      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    315720211                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      1854158                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       230317024                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            55523361                       # Number of loads committed
system.switch_cpus08.commit.membars           1450304                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    150232361     59.15%     59.15% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult      6396425      2.52%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         4260      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     55523361     21.86%     83.54% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     41812402     16.46%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    253968809                       # Class of committed instruction
system.switch_cpus08.commit.refs             97335763                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts         8367732                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         210293631                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           253968809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.525507                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.525507                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    256877300                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred        58719                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     20451583                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    297968092                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       18210631                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        33374895                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       641283                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts          755                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles     11699774                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          51342167                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        36231755                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           283371654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       149248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            259566314                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1399978                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.160042                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     36732226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     23969628                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.809111                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    320803884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.977338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.325609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      259061025     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        7300314      2.28%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2        9677716      3.02%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        4563881      1.42%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        5666486      1.77%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        5737357      1.79%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        2714978      0.85%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        3113146      0.97%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       22968981      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    320803884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       644527                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       45039238                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.902237                       # Inst execution rate
system.switch_cpus08.iew.exec_refs          116849963                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         45223613                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles       8747057                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts     63443851                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts      1104983                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts       179496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     48274397                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    290417735                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts     71626350                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       721179                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    289441688                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       254268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents     52629782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       641283                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles     53065638                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        44853                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      5179294                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses         1103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation         9923                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads     10935218                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads      7920457                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores      6461967                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents         9923                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       382425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       262102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       290247068                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           277728503                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.542683                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       157512102                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.865726                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            277873208                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      349766093                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     201718451                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.655520                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.655520                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    165889332     57.17%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult      7043283      2.43%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         4260      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead     71816527     24.75%     84.35% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     45409465     15.65%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    290162867                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           6575556                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.022662                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        646365      9.83%      9.83% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        38530      0.59%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      3654299     55.57%     65.99% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      2236362     34.01%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    286691083                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads    887653294                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    269348004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    315782586                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        289303374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       290162867                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded      1114361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     36448783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        34369                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        90229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     23509117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    320803884                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.904487                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.790618                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    224067896     69.85%     69.85% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     32093826     10.00%     79.85% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     18414009      5.74%     85.59% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     13765933      4.29%     89.88% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4      9972624      3.11%     92.99% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5      8068726      2.52%     95.50% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      6027314      1.88%     97.38% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      3603234      1.12%     98.51% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      4790322      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    320803884                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.904485                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses     10047340                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     20086249                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses      8380499                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes     11093311                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads      7793405                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores      5170875                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads     63443851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     48274397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     335770388                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      4114536                       # number of misc regfile writes
system.switch_cpus08.numCycles              320804344                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               8385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles      67216698                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    260214196                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents      7780353                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       22551597                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents     79171529                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents       133234                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    470660267                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    294210715                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    301241387                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        40236790                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     13271664                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       641283                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles    100550352                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       41027048                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    358655000                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     89607163                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts      1175397                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts        61512863                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts      1140791                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups      6533495                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads          587724055                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         586572337                       # The number of ROB writes
system.switch_cpus08.timesIdled                    85                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads        5587345                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       2793636                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    94.858117                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      21294121                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     22448391                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect        12721                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       679309                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     44079622                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       264053                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       566606                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses       302553                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      51021317                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       2265587                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted          155                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads        79913925                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes       78178329                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       622432                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         41812938                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     18652346                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       990877                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     36922830                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    209191429                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    252783096                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    315713178                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.800673                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.105683                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    257411512     81.53%     81.53% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     16393531      5.19%     86.73% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2      7944931      2.52%     89.24% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      3989573      1.26%     90.51% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      3496590      1.11%     91.61% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      3931547      1.25%     92.86% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1583915      0.50%     93.36% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      2309233      0.73%     94.09% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     18652346      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    315713178                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      1845781                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       229310734                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            55412941                       # Number of loads committed
system.switch_cpus09.commit.membars           1395290                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    149277003     59.05%     59.05% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult      6425910      2.54%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         4116      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     55412941     21.92%     83.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     41663126     16.48%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    252783096                       # Class of committed instruction
system.switch_cpus09.commit.refs             97076067                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts         8392080                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         209191429                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           252783096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.533543                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.533543                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    257306880                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred        56902                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     20335921                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    296776393                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       18044468                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        33062620                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       629674                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts          711                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles     11759787                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          51021317                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        36046425                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           283578388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       146182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts            258311059                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles       1373102                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.159042                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     36538477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     23823761                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.805199                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    320803431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.973233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.321903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      259322673     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        7282401      2.27%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2        9669557      3.01%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        4479467      1.40%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        5654483      1.76%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        5721582      1.78%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        2669143      0.83%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        3117007      0.97%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       22887118      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    320803431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       632787                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       44780779                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.899144                       # Inst execution rate
system.switch_cpus09.iew.exec_refs          116734849                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         45103400                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles       8940508                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts     63391318                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts      1067419                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts       174414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     48163543                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    289380232                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts     71631449                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       702870                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    288448959                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       256160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents     53327413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       629674                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles     53764945                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        44742                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      5178627                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses         1125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation         9661                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads     11005873                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads      7978349                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores      6500393                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents         9661                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       377019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       255768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       289536673                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           276674581                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.542541                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       157085603                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.862441                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            276815636                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      348722698                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     201025096                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.652085                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.652085                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    164962603     57.05%     57.05% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult      7083206      2.45%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         4116      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead     71816865     24.84%     84.34% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     45285040     15.66%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    289151830                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           6535792                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.022603                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        633037      9.69%      9.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        38407      0.59%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%     10.27% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      3652721     55.89%     66.16% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      2211627     33.84%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    285613312                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads    885537146                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    268269394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    314819719                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        288303989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       289151830                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded      1076243                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     36597014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        34651                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        85366                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     23623768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    320803431                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.901336                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.787660                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    224343058     69.93%     69.93% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     32033072      9.99%     79.92% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     18370396      5.73%     85.64% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     13700206      4.27%     89.91% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4      9962741      3.11%     93.02% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5      8041794      2.51%     95.53% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      6008957      1.87%     97.40% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      3581984      1.12%     98.52% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      4761223      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    320803431                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.901335                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses     10074310                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     20140387                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses      8405187                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes     11166650                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads      7827316                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores      5175103                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads     63391318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     48163543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     335237723                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      3978918                       # number of misc regfile writes
system.switch_cpus09.numCycles              320803984                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               8744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles      68192157                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    258934802                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents      7872325                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       22393792                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents     80443398                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents       123618                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    469029411                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    293068507                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    299972560                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        39972374                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     13690108                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       629674                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles    102243259                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       41037619                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    357448854                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     87372173                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts      1135542                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts        61852959                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts      1102217                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups      6564823                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads          586745697                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         584505276                       # The number of ROB writes
system.switch_cpus09.timesIdled                    84                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads        5603765                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       2801922                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    94.512784                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      21343787                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     22582963                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect        13027                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       687564                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     44161055                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       266307                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       569513                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses       303206                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      51130276                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       2267595                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads        80031711                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes       78267366                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       630338                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         41831697                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     18661462                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       996200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     37186130                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    209232258                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    252784686                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    315679469                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.800764                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.105811                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    257370714     81.53%     81.53% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     16391716      5.19%     86.72% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2      7959481      2.52%     89.24% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      4003252      1.27%     90.51% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      3482867      1.10%     91.61% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      3924389      1.24%     92.86% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1579973      0.50%     93.36% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      2305615      0.73%     94.09% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     18661462      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    315679469                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      1844678                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       229287322                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            55386711                       # Number of loads committed
system.switch_cpus10.commit.membars           1408959                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    149336841     59.08%     59.08% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult      6417657      2.54%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         4038      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     55386711     21.91%     83.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     41639439     16.47%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    252784686                       # Class of committed instruction
system.switch_cpus10.commit.refs             97026150                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts         8376225                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         209232258                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           252784686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.533260                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.533260                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    257132382                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred        57244                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     20371333                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    297133058                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       18124633                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        33189740                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       637493                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts          749                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles     11722869                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          51130276                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        36107862                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           283507366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       148201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            258776326                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1389438                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.159380                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     36605019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     23877689                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.806641                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    320807119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.974780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.323329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      259225113     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        7289099      2.27%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2        9679793      3.02%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        4507917      1.41%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        5663632      1.77%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        5720022      1.78%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        2684708      0.84%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        3113614      0.97%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       22923221      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    320807119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       640904                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       44820832                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.899526                       # Inst execution rate
system.switch_cpus10.iew.exec_refs          116699839                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         45095341                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles       8859931                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts     63418356                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts      1074355                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts       178091                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     48174781                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    289640272                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts     71604498                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       712913                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    288574543                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       249510                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents     53136733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       637493                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles     53574670                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        44800                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      5174656                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses         1184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation         9558                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads     10974130                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads      8031639                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores      6535338                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents         9558                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       382008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       258896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       289540060                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           276825372                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.542703                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       157134295                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.862902                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            276968596                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      348843217                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     201140139                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.652205                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.652205                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    165135834     57.08%     57.08% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult      7079028      2.45%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         4038      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead     71790942     24.82%     84.35% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     45277614     15.65%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    289287456                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           6534913                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.022590                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        636281      9.74%      9.74% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        39160      0.60%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      3647325     55.81%     66.15% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      2212147     33.85%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    285770713                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads    885856241                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    268436055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    315336878                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        288557106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       289287456                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded      1083166                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     36855548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        34618                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        86966                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     23808549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    320807119                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.901749                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.787523                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    224276056     69.91%     69.91% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     32054839      9.99%     79.90% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     18389919      5.73%     85.63% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     13720170      4.28%     89.91% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4      9972278      3.11%     93.02% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5      8041898      2.51%     95.53% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      6012556      1.87%     97.40% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      3596893      1.12%     98.52% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      4742510      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    320807119                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.901748                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses     10051656                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     20095321                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses      8389317                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes     11167957                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads      7815031                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores      5168605                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads     63418356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     48174781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     335167202                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      4002701                       # number of misc regfile writes
system.switch_cpus10.numCycles              320807358                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               5371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles      67845998                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    258968802                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents      7798766                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       22463489                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents     80016340                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents       126306                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    469532991                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    293389774                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    300352431                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        40071462                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     13848551                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       637493                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles    101979257                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       41383589                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    357797142                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     87809417                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts      1143042                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts        61663763                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts      1109610                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups      6560632                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads          586968305                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         585072513                       # The number of ROB writes
system.switch_cpus10.timesIdled                    78                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads        5593187                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       2796659                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    94.214493                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      21438116                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     22754584                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect        13852                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       696313                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     44357316                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       275305                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       588439                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses       313134                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      51423301                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       2272802                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          183                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads        80431707                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes       78629598                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       637344                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         42114127                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     18744799                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls      1028242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     36924350                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    210404131                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    254077308                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    315698623                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.804810                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.109904                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    257026619     81.42%     81.42% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     16540443      5.24%     86.65% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2      8008523      2.54%     89.19% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      4036062      1.28%     90.47% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      3485439      1.10%     91.57% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      3939421      1.25%     92.82% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1606839      0.51%     93.33% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      2310478      0.73%     94.06% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     18744799      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    315698623                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      1855178                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       230421983                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            55527342                       # Number of loads committed
system.switch_cpus11.commit.membars           1457284                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    150333625     59.17%     59.17% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult      6394095      2.52%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         4210      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     55527342     21.85%     83.54% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     41818036     16.46%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    254077308                       # Class of committed instruction
system.switch_cpus11.commit.refs             97345378                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts         8355216                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         210404131                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           254077308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.524714                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.524714                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    256750294                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred        58986                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     20459719                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    298275491                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       18270958                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        33469917                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       644522                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts          630                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles     11670033                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          51423301                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        36288472                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           283309225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       149051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            259923163                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1406982                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.160294                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     36792994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     23986223                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.810219                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    320805725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.978588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.326967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      258992039     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        7308176      2.28%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2        9688555      3.02%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        4563495      1.42%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        5675296      1.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        5732083      1.79%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        2727928      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        3113453      0.97%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       23004700      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    320805725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       647667                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       45075628                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.902719                       # Inst execution rate
system.switch_cpus11.iew.exec_refs          116871411                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         45236471                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles       8682047                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts     63488479                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts      1108990                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts       182316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     48297663                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    290669041                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts     71634940                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       723404                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    289597587                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       239251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents     52450863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       644522                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles     52873842                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        45561                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      5178304                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses         1212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation         9550                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads     10919719                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads      7961104                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores      6479603                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents         9550                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       384657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       263010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       290254606                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           277893078                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.542896                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       157577941                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.866234                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            278039137                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      349969894                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     201858734                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.655861                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.655861                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    166026679     57.19%     57.19% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult      7044437      2.43%     59.61% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         4210      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead     71823393     24.74%     84.35% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     45422272     15.65%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    290320991                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           6585777                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.022684                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        650682      9.88%      9.88% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        39463      0.60%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      3652924     55.47%     65.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      2242708     34.05%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    286873373                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads    888009115                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    269525747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    316175645                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        289550792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       290320991                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded      1118249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     36591594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        34186                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        90007                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     23660716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    320805725                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.904974                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.790909                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    224027695     69.83%     69.83% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     32108395     10.01%     79.84% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     18405084      5.74%     85.58% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     13768576      4.29%     89.87% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4      9993440      3.12%     92.99% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5      8054615      2.51%     95.50% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      6049916      1.89%     97.38% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      3633663      1.13%     98.51% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      4764341      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    320805725                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.904973                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses     10033395                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     20058555                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses      8367331                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes     11094006                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads      7768658                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores      5163343                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads     63488479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     48297663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     335802602                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      4131690                       # number of misc regfile writes
system.switch_cpus11.numCycles              320806079                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               6650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles      67048456                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    260320353                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents      7702394                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       22604766                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents     78966565                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents       133209                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    471048541                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    294512057                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    301554389                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        40308846                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     12948402                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       644522                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles    100017395                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       41233897                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    359037701                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     90181738                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts      1179822                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts        61399462                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts      1145140                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups      6530345                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads          587934138                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         587113817                       # The number of ROB writes
system.switch_cpus11.timesIdled                    71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads        5578551                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       2789293                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    94.374476                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      21347196                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     22619671                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect        12962                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       687265                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     44158339                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       268047                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       560568                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses       292521                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      51123868                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       2263985                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads        79992762                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes       78269484                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       630129                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         41852781                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     18695483                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       999645                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     37021247                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    209477361                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    253071498                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    315697689                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.801626                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.107053                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    257333533     81.51%     81.51% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     16417648      5.20%     86.71% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2      7961248      2.52%     89.23% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      3990772      1.26%     90.50% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      3490202      1.11%     91.60% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      3926317      1.24%     92.85% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1574621      0.50%     93.35% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      2307865      0.73%     94.08% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     18695483      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    315697689                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      1845075                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       229567848                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            55464859                       # Number of loads committed
system.switch_cpus12.commit.membars           1426110                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    149478155     59.07%     59.07% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult      6414492      2.53%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         4166      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     55464859     21.92%     83.52% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     41709826     16.48%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    253071498                       # Class of committed instruction
system.switch_cpus12.commit.refs             97174685                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts         8394651                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         209477361                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           253071498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.531455                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.531455                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    257103419                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred        57159                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     20369394                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    297229791                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       18134097                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        33226846                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       637196                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles     11703220                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          51123868                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        36123445                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           283488003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       146333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            258912103                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1388664                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.159361                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     36622434                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     23879228                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.807069                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    320804780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.975251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.323925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      259205796     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        7288334      2.27%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2        9683100      3.02%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        4496091      1.40%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        5669837      1.77%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        5713222      1.78%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        2695970      0.84%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        3118323      0.97%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       22934107      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    320804780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       640791                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       44822964                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.900152                       # Inst execution rate
system.switch_cpus12.iew.exec_refs          116846529                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         45142683                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles       8780578                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts     63460878                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts      1079038                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts       175536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     48220577                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    289763452                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts     71703846                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       715777                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    288773481                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       240239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents     53278164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       637196                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles     53702508                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        45476                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      5176988                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses         1210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation         9565                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads     11015241                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads      7996019                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores      6510750                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents         9565                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       382598                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       258193                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       289638792                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           276974916                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.542850                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       157230297                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.863374                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            277117886                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      349114202                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     201252089                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.652974                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.652974                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    165198560     57.07%     57.07% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult      7071238      2.44%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         4166      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead     71890329     24.83%     84.34% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     45324965     15.66%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    289489258                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           6546343                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.022613                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        639524      9.77%      9.77% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        38846      0.59%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%     10.36% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      3649487     55.75%     66.11% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      2218486     33.89%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    285950748                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads    886202810                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    268567479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    315285071                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        288675100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       289489258                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded      1088352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     36691953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        34717                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        88706                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     23746747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    320804780                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.902384                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.788118                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    224241740     69.90%     69.90% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     32021218      9.98%     79.88% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     18411842      5.74%     85.62% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     13739185      4.28%     89.90% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4      9985511      3.11%     93.02% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5      8044330      2.51%     95.52% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      6015255      1.88%     97.40% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      3594015      1.12%     98.52% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      4751684      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    320804780                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.902383                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses     10084853                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     20161546                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses      8407437                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes     11179373                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads      7826902                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores      5190536                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads     63460878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     48220577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     335551060                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      4016588                       # number of misc regfile writes
system.switch_cpus12.numCycles              320805216                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               7513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles      68124512                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    259226822                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents      7772826                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       22473461                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents     79736846                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents       128424                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    469682666                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    293492678                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    300434616                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        40090841                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     13746193                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       637196                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles    101562767                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       41207791                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    357972574                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     87915990                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts      1147789                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts        61631312                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts      1114334                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups      6570659                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads          587074893                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         585295753                       # The number of ROB writes
system.switch_cpus12.timesIdled                    77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads        5605297                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       2802683                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    94.219641                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      21359440                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     22669838                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect        13010                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       686849                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     44187558                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       268400                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       573055                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses       304655                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      51173761                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       2267292                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          162                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads        80158004                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes       78369785                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       629239                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         41916371                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     18679996                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls      1005564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     36950797                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    209611807                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    253220760                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    315706949                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.802075                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.106993                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    257267871     81.49%     81.49% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     16461718      5.21%     86.70% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2      7952310      2.52%     89.22% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      4006501      1.27%     90.49% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      3502990      1.11%     91.60% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      3937561      1.25%     92.85% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1590828      0.50%     93.35% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      2307174      0.73%     94.08% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     18679996      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    315706949                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      1848266                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       229671546                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            55444864                       # Number of loads committed
system.switch_cpus13.commit.membars           1421593                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    149649059     59.10%     59.10% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult      6411060      2.53%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         4256      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     55444864     21.90%     83.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     41711521     16.47%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    253220760                       # Class of committed instruction
system.switch_cpus13.commit.refs             97156385                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts         8380044                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         209611807                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           253220760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.530477                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.530477                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    257096717                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred        57627                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     20389271                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    297325120                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       18130254                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        33219431                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       636555                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts          714                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles     11722763                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          51173761                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        36133028                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           283480586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       146964                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts            258943013                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles       1388330                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.159516                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     36630956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     23895132                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.807164                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    320805722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.975329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.323853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      259196013     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        7287994      2.27%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2        9676201      3.02%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        4514163      1.41%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        5664369      1.77%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        5728952      1.79%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        2692125      0.84%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        3114127      0.97%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       22931778      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    320805722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       639828                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       44887475                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.900447                       # Inst execution rate
system.switch_cpus13.iew.exec_refs          116772354                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         45149371                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles       8808297                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts     63414277                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts      1085100                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts       180906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     48218992                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    289842123                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts     71622983                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       711805                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    288868979                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       252895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents     52766437                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       636555                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles     53200161                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        44518                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      5176160                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses         1182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation         9911                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads     10971386                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads      7969380                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores      6507447                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents         9911                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       380770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       259058                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       289832363                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           277122950                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.542633                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       157272500                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.863833                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            277266681                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      349157271                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     201323681                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.653391                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.653391                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    165370311     57.11%     57.11% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult      7064317      2.44%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         4256      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead     71808914     24.80%     84.35% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     45332986     15.65%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    289580784                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           6550507                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.022621                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        638122      9.74%      9.74% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        38158      0.58%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      3654558     55.79%     66.11% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      2219669     33.89%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    286078213                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads    886454741                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    268729722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    315327774                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        288748009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       289580784                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded      1094114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     36621224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        34659                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        88550                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     23618596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    320805722                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.902667                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.788726                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    224231645     69.90%     69.90% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     32047654      9.99%     79.89% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     18379904      5.73%     85.62% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     13742042      4.28%     89.90% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4      9970675      3.11%     93.01% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5      8054985      2.51%     95.52% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      6022735      1.88%     97.40% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      3595495      1.12%     98.52% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      4760587      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    320805722                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.902666                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses     10053078                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     20097715                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses      8393228                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes     11144926                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads      7813255                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores      5201971                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads     63414277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     48218992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     335400393                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      4040729                       # number of misc regfile writes
system.switch_cpus13.numCycles              320806108                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               6621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles      67409069                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    259420545                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents      7811923                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       22472395                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents     79678126                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents       130469                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    469803821                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    293587227                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    300555480                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        40101543                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     13572997                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       636555                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles    101349008                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       41134796                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    357998144                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     88837149                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts      1154099                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts        61642685                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts      1120112                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups      6554666                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads          587177080                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         585445118                       # The number of ROB writes
system.switch_cpus13.timesIdled                    78                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads        5595833                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       2797903                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    94.756685                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      21409207                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     22593875                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect        13268                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       692020                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     44276722                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       274541                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       588422                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses       313881                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      51339429                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       2269413                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads        80412438                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes       78602466                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       632845                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         42141060                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     18752018                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls      1030641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     36426690                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    210541503                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    254259327                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    315760867                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.805227                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.110391                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    257055343     81.41%     81.41% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     16561196      5.24%     86.65% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2      7989106      2.53%     89.18% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      4024081      1.27%     90.46% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      3499956      1.11%     91.57% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      3953251      1.25%     92.82% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1615959      0.51%     93.33% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      2309957      0.73%     94.06% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     18752018      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    315760867                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      1857721                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       230594521                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            55554722                       # Number of loads committed
system.switch_cpus14.commit.membars           1457499                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    150446978     59.17%     59.17% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult      6388616      2.51%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         4206      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     55554722     21.85%     83.53% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     41864805     16.47%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    254259327                       # Class of committed instruction
system.switch_cpus14.commit.refs             97419527                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts         8362431                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         210541503                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           254259327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.523715                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.523715                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    256841042                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred        59192                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     20438766                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    297890571                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       18238296                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        33432575                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       640053                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts          780                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles     11652780                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          51339429                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        36240405                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           283367528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       151798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            259432328                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1398456                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.160033                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     36737976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     23953161                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.808691                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    320804747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.976842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.325215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      259099551     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        7290431      2.27%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2        9682062      3.02%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        4549782      1.42%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        5659594      1.76%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        5739983      1.79%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        2717908      0.85%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        3097573      0.97%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       22967863      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    320804747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       643348                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       45075620                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.902509                       # Inst execution rate
system.switch_cpus14.iew.exec_refs          116852270                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         45246448                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles       8545968                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts     63385796                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts      1111355                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts       182754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     48281372                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    290363839                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts     71605822                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       723452                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    289529686                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       244384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents     52318398                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       640053                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles     52742631                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        45911                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      5182002                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses         1164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation         9557                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads     10928941                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads      7831041                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores      6416543                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents         9557                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       380517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       262831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       290223753                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           277822383                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.542754                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       157520201                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.866016                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            277967211                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      349856872                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     201775064                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.656291                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.656291                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    165995571     57.19%     57.19% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult      7024547      2.42%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         4206      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead     71794392     24.74%     84.35% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     45434423     15.65%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    290253139                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           6594631                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.022720                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        652172      9.89%      9.89% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        36967      0.56%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      3659150     55.49%     65.94% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      2246342     34.06%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    286788910                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads    887830706                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    269447847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    315424132                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        289243518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       290253139                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded      1120321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     36104376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        34508                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        89680                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     23223690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    320804747                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.904766                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.791476                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    224127997     69.86%     69.86% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     32018891      9.98%     79.85% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     18396954      5.73%     85.58% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     13770746      4.29%     89.87% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4      9976527      3.11%     92.98% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5      8065056      2.51%     95.50% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      6036077      1.88%     97.38% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      3619740      1.13%     98.51% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      4792759      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    320804747                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.904765                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses     10058860                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     20109457                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses      8374536                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes     11053107                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads      7769001                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores      5139737                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads     63385796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     48281372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     335865447                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      4140404                       # number of misc regfile writes
system.switch_cpus14.numCycles              320805154                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               7575                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles      66686540                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    260491365                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents      7683823                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       22563476                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents     78328710                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents       142462                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    470426519                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    294158563                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    301138101                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        40263098                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     13441717                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       640053                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles     99846895                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       40646588                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    358586215                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     90804684                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts      1181955                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts        61282048                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts      1147451                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups      6517671                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads          587673454                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         586419338                       # The number of ROB writes
system.switch_cpus14.timesIdled                    69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads        5583366                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       2791630                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    94.577610                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      21303550                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     22524940                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect        12980                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       682004                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     44100965                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       272762                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       570636                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses       297874                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      51095069                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       2263412                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted          153                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads        80073228                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes       78320778                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       623610                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         41997403                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     18699443                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls      1012992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     36234782                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    209855415                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    253513864                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    315794279                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.802782                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.108004                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    257310377     81.48%     81.48% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     16471128      5.22%     86.70% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2      7954005      2.52%     89.21% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      4000622      1.27%     90.48% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      3488221      1.10%     91.59% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      3949846      1.25%     92.84% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1609257      0.51%     93.35% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      2311380      0.73%     94.08% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     18699443      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    315794279                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      1854140                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       229951995                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            55446613                       # Number of loads committed
system.switch_cpus15.commit.membars           1420746                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    149906808     59.13%     59.13% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult      6398564      2.52%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         4080      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     55446613     21.87%     83.53% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     41757799     16.47%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    253513864                       # Class of committed instruction
system.switch_cpus15.commit.refs             97204412                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts         8361420                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         209855415                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           253513864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.528703                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.528703                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    257167370                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred        58401                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     20347274                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    296851978                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       18123960                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        33210220                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       630610                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts          633                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles     11674085                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          51095069                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        36091489                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           283533279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       147725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts            258282774                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles       1378008                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.159271                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     36583950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     23839724                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.805104                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    320806248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.972931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.321559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      259349075     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        7271416      2.27%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2        9657972      3.01%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        4495880      1.40%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        5639772      1.76%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        5727893      1.79%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        2684065      0.84%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        3097022      0.97%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       22883153      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    320806248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       633402                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       44917024                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.899866                       # Inst execution rate
system.switch_cpus15.iew.exec_refs          116609949                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         45139873                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles       8572749                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts     63239393                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts      1091514                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts       179901                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     48163325                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    289429734                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts     71470076                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       712343                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    288682898                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       241402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents     52651313                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       630610                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles     53070975                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        45011                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      5176563                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses         1151                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation         9533                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads     10921631                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads      7792761                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores      6405502                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents         9533                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       375144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       258258                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       289545750                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           276996834                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.542625                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       157114835                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.863439                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            277138618                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      348913674                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     201194107                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.654149                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.654149                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    165375706     57.15%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult      7033540      2.43%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         4080      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead     71657023     24.76%     84.34% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     45324894     15.66%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    289395243                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           6562574                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.022677                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        644960      9.83%      9.83% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        36418      0.55%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      3649537     55.61%     65.99% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      2231659     34.01%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    285913890                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads    886113721                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    268622952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    314305460                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        288329393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       289395243                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded      1100341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     35915781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        34137                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        87349                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     23059568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    320806248                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.902087                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.789584                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    224398442     69.95%     69.95% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     31964085      9.96%     79.91% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     18334150      5.72%     85.63% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     13714428      4.27%     89.90% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4      9940043      3.10%     93.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5      8041001      2.51%     95.51% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      6027118      1.88%     97.39% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      3604159      1.12%     98.51% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      4782822      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    320806248                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.902086                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses     10043927                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     20079722                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses      8373882                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes     11049042                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads      7778982                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores      5141691                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads     63239393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     48163325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     335100718                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      4069022                       # number of misc regfile writes
system.switch_cpus15.numCycles              320806589                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               6140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles      66952586                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    259706700                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents      7710132                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       22445656                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents     78856421                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents       128190                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    468902336                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    293170526                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    300063032                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        40070107                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     13405907                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       630610                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles    100327009                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       40356240                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    357473903                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     90380269                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts      1161140                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts        61350569                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts      1127401                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups      6514796                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads          586824067                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         584512356                       # The number of ROB writes
system.switch_cpus15.timesIdled                    61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads        5582935                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       2791466                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    94.278605                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      21433761                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     22734491                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect        13683                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       696489                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     44325039                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       274738                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       590228                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses       315490                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      51392405                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       2269561                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads        80444241                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes       78603447                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       637425                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         42099974                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     18710082                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls      1033366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     36824854                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    210322751                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    253959783                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    315709275                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.804410                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.108657                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    256996237     81.40%     81.40% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     16581928      5.25%     86.66% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2      8009412      2.54%     89.19% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      4048685      1.28%     90.47% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      3498215      1.11%     91.58% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      3949480      1.25%     92.83% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1614592      0.51%     93.34% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      2300644      0.73%     94.07% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     18710082      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    315709275                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      1853909                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       230298640                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            55480205                       # Number of loads committed
system.switch_cpus16.commit.membars           1465711                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    150296668     59.18%     59.18% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult      6380041      2.51%     61.69% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         4378      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     55480205     21.85%     83.54% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     41798491     16.46%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    253959783                       # Class of committed instruction
system.switch_cpus16.commit.refs             97278696                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts         8347569                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         210322751                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           253959783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.525302                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.525302                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    256780752                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred        59088                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     20456317                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    298059211                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       18265522                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        33461080                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       644722                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts          731                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles     11653320                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          51392405                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        36259911                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           283339071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       150623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            259741871                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles       1407572                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.160198                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     36762529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     23978060                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.809655                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    320805401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.977825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.326110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      259035595     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        7305182      2.28%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2        9669104      3.01%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        4575697      1.43%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        5669989      1.77%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        5730730      1.79%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        2726753      0.85%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        3112006      0.97%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       22980345      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    320805401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       648187                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       45058125                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.902165                       # Inst execution rate
system.switch_cpus16.iew.exec_refs          116768885                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         45214536                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles       8661974                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts     63411055                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts      1114869                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts       182434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     48271269                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    290455201                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts     71554349                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       726201                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    289419765                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       245968                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents     52272546                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       644722                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles     52704885                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        44645                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      5173212                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses         1241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation         9769                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads     10904335                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads      7930818                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores      6472754                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents         9769                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       384505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       263682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       290074203                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           277737262                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.542825                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       157459640                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.865749                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            277882947                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      349721392                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     201719729                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.655608                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.655608                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    165969633     57.20%     57.20% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult      7026838      2.42%     59.62% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         4378      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead     71744072     24.73%     84.35% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     45401047     15.65%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    290145968                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           6578236                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.022672                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        651053      9.90%      9.90% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        38865      0.59%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      3645187     55.41%     65.90% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      2243131     34.10%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    286697794                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads    887665451                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    269377362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    315886722                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        289330711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       290145968                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded      1124490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     36495282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        34049                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        91124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     23548431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    320805401                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.904430                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.790412                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    224076293     69.85%     69.85% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     32090947     10.00%     79.85% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     18406261      5.74%     85.59% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     13762113      4.29%     89.88% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4      9975376      3.11%     92.99% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5      8065301      2.51%     95.50% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      6038508      1.88%     97.38% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      3627713      1.13%     98.52% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      4762889      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    320805401                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.904429                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses     10026410                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     20044169                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses      8359900                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes     11073015                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads      7767192                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores      5148401                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads     63411055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     48271269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     335571937                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      4151735                       # number of misc regfile writes
system.switch_cpus16.numCycles              320805662                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               7066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles      66757335                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    260211527                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents      7665016                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       22587963                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents     78656571                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents       126972                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    470696629                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    294291839                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    301335780                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        40300236                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     13067299                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       644722                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles     99798974                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       41124112                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    358724433                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     90716156                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts      1186414                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts        61205686                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts      1151479                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups      6520683                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads          587761875                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         586668758                       # The number of ROB writes
system.switch_cpus16.timesIdled                    70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads        5573615                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       2786770                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    29.671747                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits     122478628                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups    412778623                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect       475693                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted    362760238                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits     15457039                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups     15460605                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses         3566                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups     431912488                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS      19115711                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads       613576098                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes      545658897                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts       475366                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches        428138146                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events    128245323                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls     33963207                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts      9483917                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts   1885444234                       # Number of instructions committed
system.switch_cpus17.commit.committedOps   2206048334                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples   1372590940                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     1.607215                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.580931                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0    749559399     54.61%     54.61% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1    250256017     18.23%     72.84% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2     76263229      5.56%     78.40% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3     47080294      3.43%     81.83% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4     48769381      3.55%     85.38% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5     15191887      1.11%     86.49% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6     35552436      2.59%     89.08% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7     21672974      1.58%     90.66% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8    128245323      9.34%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total   1372590940                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls     18993758                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts      2001412737                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads           475644614                       # Number of loads committed
system.switch_cpus17.commit.membars          37736260                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu   1341063817     60.79%     60.79% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult      7548406      0.34%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead    475644614     21.56%     82.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite    381791497     17.31%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total   2206048334                       # Class of committed instruction
system.switch_cpus17.commit.refs            857436111                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts        46705852                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts        1885444234                       # Number of Instructions Simulated
system.switch_cpus17.committedOps          2206048334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     0.728758                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               0.728758                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles    981383957                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved    122296927                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts   2221760829                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles       83035232                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles       229161890                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles       486344                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts          462                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles     79964571                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches         431912488                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines       238368613                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles          1134849891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes        40101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts           1902706017                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles          158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles        973342                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.314339                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles    238695202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches    157051378                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              1.384761                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples   1374032002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     1.620081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.842807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0      947226590     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1       59699127      4.34%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2       35189099      2.56%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3       42423731      3.09%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4       53320164      3.88%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5       18018662      1.31%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6       30833123      2.24%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7       18249971      1.33%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8      169071535     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total   1374032002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts       475460                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches      428750839                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           1.628215                       # Inst execution rate
system.switch_cpus17.iew.exec_refs          885499842                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores        382324918                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles        955012                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts    477715090                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts     34081603                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts       162043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts    383542610                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts   2215532263                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts    503174924                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts       516834                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts   2237220884                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents            3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents         4585                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles       486344                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles         4826                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads     15450034                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation        14652                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads     26539065                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads      2070472                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores      1751110                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents        14652                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect         1890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect       473570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers      2027410512                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count          2210067381                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.572278                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers      1160242419                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             1.608454                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent           2210317468                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads     2561317045                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes    1517202699                       # number of integer regfile writes
system.switch_cpus17.ipc                     1.372198                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               1.372198                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu   1344330102     60.08%     60.08% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult      7548406      0.34%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            2      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            1      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead    503294873     22.49%     82.90% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite    382564337     17.10%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total   2237737721                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt          38600528                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.017250                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu       1325448      3.43%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead     11392754     29.51%     32.95% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite     25882326     67.05%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses   2206871553                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads   5749296273                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses   2163360823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes   2178304977                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded       2181450659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued      2237737721                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded     34081604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined      9483908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued         3302                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved       118396                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined      7612739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples   1374032002                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     1.628592                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     2.217803                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0    694762184     50.56%     50.56% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1    192556544     14.01%     64.58% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2    115936864      8.44%     73.02% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3     83398846      6.07%     79.09% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4     91646718      6.67%     85.76% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5     70189007      5.11%     90.86% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6     60717400      4.42%     95.28% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7     37320908      2.72%     98.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8     27503531      2.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total   1374032002                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 1.628592                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses     69466696                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads    138814998                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses     46706558                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes     46725770                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads     12915276                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores     22914715                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads    477715090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores    383542610                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads    2642544077                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes    135851908                       # number of misc regfile writes
system.switch_cpus17.numCycles             1374032450                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.rename.BlockCycles        959705                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps   2142585866                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents      4651278                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles      117038829                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents     64305485                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.RenameLookups   3308410361                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts   2218512023                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands   2153517830                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles       278776495                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents         9712                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles       486344                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles    129313178                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps       10931937                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups   2545278702                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles    847457444                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts     41748167                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts       435878592                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts     34081606                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups     31149914                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads         3459874878                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes        4432506055                       # The number of ROB writes
system.switch_cpus17.timesIdled                     8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads       31137628                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes      15568931                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6038996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7855875                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11658212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7855875                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           69162163                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate         2405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15047803                       # Transaction distribution
system.membus.trans_dist::CleanEvict         59776536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1269134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1359082                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         2084254                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq        63009                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp        63009                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9968513                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9968510                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      69163659                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1710085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2394107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4104192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls1.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port      7289179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port      6668933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     13958112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      7292769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      6676599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     13969368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      7280837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      6660725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     13941562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      6735348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      7208952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     13944300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      6737836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      7222092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     13959928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      6749427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      7269847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     14019274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      6820090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      7127893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     13947983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      7315454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      6638517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     13953971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      7323503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      6649613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     13973116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      7293162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      6678315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     13971477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      6741433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      7222631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     13964064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      6732157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      7245207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     13977364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      6742956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      7198415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     13941371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      7285797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      6607887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     13893684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      7279360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      6595891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     13875251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      7286417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      6660026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     13946443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              227343292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     89192064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     88109312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    177301376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls1.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    370052352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    305048320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total    675100672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    370517120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    305553920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    676071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    369168896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    304770432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    673939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         8704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    333744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    340196224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    673940992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    333872000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    340977152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    674849152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    334633472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    344138880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    678772352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    329994112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    344319744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    674313856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    363875840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    311075200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    674951040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    365261696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    311525760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    676787456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    370709120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    305553280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    676262400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    334299648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    341010048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    675309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    333650816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    342859392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    676510208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    326806656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    347620736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    674427392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    361854848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    309350528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    671205376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    361684608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    308622976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    670307584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    369837440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    305017088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    674854528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             10975021696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         10585787                       # Total snoops (count)
system.membus.snoopTraffic                 1088196224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          81849287                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.673617                       # Request fanout histogram
system.membus.snoop_fanout::stdev            4.811661                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                32274211     39.43%     39.43% # Request fanout histogram
system.membus.snoop_fanout::1                11438378     13.97%     53.41% # Request fanout histogram
system.membus.snoop_fanout::2                 6040667      7.38%     60.79% # Request fanout histogram
system.membus.snoop_fanout::3                 4148093      5.07%     65.85% # Request fanout histogram
system.membus.snoop_fanout::4                 3389239      4.14%     70.00% # Request fanout histogram
system.membus.snoop_fanout::5                 2881723      3.52%     73.52% # Request fanout histogram
system.membus.snoop_fanout::6                 2440947      2.98%     76.50% # Request fanout histogram
system.membus.snoop_fanout::7                 2041868      2.49%     78.99% # Request fanout histogram
system.membus.snoop_fanout::8                 1705105      2.08%     81.08% # Request fanout histogram
system.membus.snoop_fanout::9                 1589019      1.94%     83.02% # Request fanout histogram
system.membus.snoop_fanout::10                1645922      2.01%     85.03% # Request fanout histogram
system.membus.snoop_fanout::11                1855604      2.27%     87.30% # Request fanout histogram
system.membus.snoop_fanout::12                2166544      2.65%     89.94% # Request fanout histogram
system.membus.snoop_fanout::13                2537433      3.10%     93.04% # Request fanout histogram
system.membus.snoop_fanout::14                2734740      3.34%     96.38% # Request fanout histogram
system.membus.snoop_fanout::15                2097171      2.56%     98.95% # Request fanout histogram
system.membus.snoop_fanout::16                 555838      0.68%     99.63% # Request fanout histogram
system.membus.snoop_fanout::17                 187799      0.23%     99.85% # Request fanout histogram
system.membus.snoop_fanout::18                  83997      0.10%     99.96% # Request fanout histogram
system.membus.snoop_fanout::19                  26922      0.03%     99.99% # Request fanout histogram
system.membus.snoop_fanout::20                   6529      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                   1280      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                    217      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                     29      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      8      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              25                       # Request fanout histogram
system.membus.snoop_fanout::total            81849287                       # Request fanout histogram
system.membus.respLayer19.occupancy       45946194060                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer18.occupancy            520941                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            531603                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       45884893060                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy            474810                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       45893428303                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy            643723                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       45911834526                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer34.occupancy            607000                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       45916216203                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer30.occupancy            603070                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       45740143300                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer54.occupancy            551063                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            551865                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       45945721119                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer38.occupancy            526374                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       45910201525                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        168684726610                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        167436262449                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              29.2                       # Layer utilization (%)
system.membus.respLayer51.occupancy       45857692895                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer59.occupancy       45648905725                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer26.occupancy            498993                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       45872684139                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer22.occupancy            531794                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       46105316176                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer42.occupancy            468383                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            483556                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       45969445465                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy        45962181130                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             559989                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15923575621                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy        45937659795                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             597852                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            532300                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       45993589954                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.0                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               176                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   168525.919540                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  234447.936714                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         3905                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       863485                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            87                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  957941749251                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     14661755                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    350887559                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     36240339                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      387127898                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    350887559                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     36240339                       # number of overall hits
system.cpu14.icache.overall_hits::total     387127898                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          187                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           66                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          253                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          187                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           66                       # number of overall misses
system.cpu14.icache.overall_misses::total          253                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst      9562244                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      9562244                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst      9562244                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      9562244                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    350887746                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     36240405                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    387128151                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    350887746                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     36240405                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    387128151                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 144882.484848                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 37795.430830                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 144882.484848                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 37795.430830                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          142                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            8                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            8                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           58                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           58                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      8700408                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      8700408                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      8700408                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      8700408                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 150007.034483                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 150007.034483                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 150007.034483                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 150007.034483                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    350887559                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     36240339                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     387127898                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          187                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           66                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst      9562244                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      9562244                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    350887746                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     36240405                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    387128151                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 144882.484848                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 37795.430830                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            8                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           58                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      8700408                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      8700408                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 150007.034483                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 150007.034483                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         174.333524                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         387128143                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1580114.869388                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206954637802                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   154.372276                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    19.961247                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.247391                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.031989                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.279381                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15097998134                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15097998134                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    143298241                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     85680136                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      228978377                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    143298241                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     85680136                       # number of overall hits
system.cpu14.dcache.overall_hits::total     228978377                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6621743                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      9445406                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     16067149                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6621743                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      9445406                       # number of overall misses
system.cpu14.dcache.overall_misses::total     16067149                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 990339243491                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 990339243491                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 990339243491                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 990339243491                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149919984                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     95125542                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    245045526                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149919984                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     95125542                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    245045526                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.044169                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.099294                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.065568                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.044169                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.099294                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.065568                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 104848.774472                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 61637.521597                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 104848.774472                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 61637.521597                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      1210980                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         6298                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           79225                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           231                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    15.285327                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    27.264069                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      2188829                       # number of writebacks
system.cpu14.dcache.writebacks::total         2188829                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data      4599827                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total      4599827                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data      4599827                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total      4599827                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      4845579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      4845579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      4845579                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      4845579                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 515800192123                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 515800192123                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 515800192123                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 515800192123                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.050939                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.019774                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.050939                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.019774                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 106447.586991                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 106447.586991                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 106447.586991                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 106447.586991                       # average overall mshr miss latency
system.cpu14.dcache.replacements             11015256                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76878792                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     46706492                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     123585284                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      5910477                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      7577384                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     13487861                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 851576195832                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 851576195832                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82789269                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     54283876                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    137073145                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.071392                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.139588                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.098399                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 112383.930369                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 63136.489606                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      3343823                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      3343823                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      4233561                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      4233561                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 467902182490                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 467902182490                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.077989                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.030885                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 110522.130776                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 110522.130776                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66419449                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     38973644                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    105393093                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       711266                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      1868022                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2579288                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 138763047659                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 138763047659                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67130715                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     40841666                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    107972381                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.010595                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.045738                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.023888                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 74283.411897                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 53798.973848                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      1256004                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      1256004                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       612018                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       612018                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  47898009633                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  47898009633                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.014985                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 78262.419787                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 78262.419787                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3141899                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data      1000916                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      4142815                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        13237                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        99462                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       112699                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   4105452824                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   4105452824                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3155136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data      1100378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      4255514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004195                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.090389                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.026483                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 41276.596328                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 36428.476065                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        69752                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        69752                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        29710                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        29710                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    815117960                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    815117960                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.027000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.006982                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 27435.811511                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27435.811511                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3092643                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       946371                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      4039014                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        56017                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        54488                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       110505                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data   1121259730                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total   1121259730                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3148660                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data      1000859                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      4149519                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017791                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.054441                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.026631                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 20578.103986                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10146.687752                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        51127                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        51127                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    890974291                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    890974291                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.051083                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.012321                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17426.688266                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17426.688266                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     68414516                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     68414516                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     60669348                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     60669348                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          49.592721                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         248825920                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        11418906                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           21.790697                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206954650304                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    27.084326                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    22.508395                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.423193                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.351694                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.774886                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       264869465                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      264869465                       # Number of data accesses
system.cpu15.numPwrStateTransitions               180                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   159314.786517                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  205722.915388                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           89    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         3949                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       753712                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            89                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  957942231990                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     14179016                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350951159                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     36091433                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      387042592                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350951159                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     36091433                       # number of overall hits
system.cpu15.icache.overall_hits::total     387042592                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          189                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           56                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          189                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           56                       # number of overall misses
system.cpu15.icache.overall_misses::total          245                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      6958256                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      6958256                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      6958256                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      6958256                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    350951348                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     36091489                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    387042837                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350951348                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     36091489                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    387042837                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 124254.571429                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28401.044898                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 124254.571429                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28401.044898                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            5                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      6331996                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      6331996                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      6331996                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      6331996                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 124156.784314                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 124156.784314                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 124156.784314                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 124156.784314                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350951159                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     36091433                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     387042592                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          189                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           56                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      6958256                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      6958256                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350951348                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     36091489                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    387042837                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 124254.571429                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28401.044898                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      6331996                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      6331996                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 124156.784314                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 124156.784314                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         174.517291                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         387042832                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1612678.466667                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206956598830                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   155.861996                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    18.655295                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.249779                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.029896                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.279675                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15094670883                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15094670883                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    143152115                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     85511368                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      228663483                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    143152115                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     85511368                       # number of overall hits
system.cpu15.dcache.overall_hits::total     228663483                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6616895                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      9422037                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     16038932                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6616895                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      9422037                       # number of overall misses
system.cpu15.dcache.overall_misses::total     16038932                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 989289028471                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 989289028471                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 989289028471                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 989289028471                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    149769010                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     94933405                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    244702415                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    149769010                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     94933405                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    244702415                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.044181                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.099249                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.065545                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.044181                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.099249                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.065545                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 104997.361873                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 61680.480251                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 104997.361873                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 61680.480251                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      1155304                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         4462                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           77276                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           219                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    14.950360                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    20.374429                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      2183958                       # number of writebacks
system.cpu15.dcache.writebacks::total         2183958                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data      4586668                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total      4586668                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data      4586668                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total      4586668                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      4835369                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      4835369                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      4835369                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      4835369                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 516008535240                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 516008535240                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 516008535240                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 516008535240                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.050934                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.019760                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.050934                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.019760                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 106715.441002                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 106715.441002                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 106715.441002                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 106715.441002                       # average overall mshr miss latency
system.cpu15.dcache.replacements             11004814                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     76764104                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     46627351                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     123391455                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      5911168                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      7554106                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     13465274                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 852826158138                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 852826158138                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82675272                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     54181457                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    136856729                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.071499                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.139422                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.098390                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 112895.709716                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 63335.224975                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      3330830                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      3330830                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      4223276                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      4223276                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 468984374641                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 468984374641                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.077947                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.030859                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 111047.531499                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 111047.531499                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66388011                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     38884017                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    105272028                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       705727                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      1867931                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      2573658                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 136462870333                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 136462870333                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67093738                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     40751948                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    107845686                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.010519                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.045837                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.023864                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 73055.626965                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 53022.923144                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      1255838                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      1255838                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       612093                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       612093                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  47024160599                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  47024160599                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.015020                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.005676                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 76825.189308                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 76825.189308                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3161789                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       984643                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      4146432                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13077                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        96273                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       109350                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   4200847568                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   4200847568                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3174866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data      1080916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      4255782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004119                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.089066                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.025694                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 43634.742534                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 38416.530114                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        67431                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        67431                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        28842                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        28842                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    793502094                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    793502094                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.026683                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 27512.034325                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27512.034325                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3111583                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       932241                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      4043824                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        56929                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        52199                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       109128                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data   1074384374                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total   1074384374                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3168512                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       984440                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      4152952                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017967                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.053024                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.026277                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 20582.470430                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9845.176068                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        48940                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        48940                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    853678925                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    853678925                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.049714                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.011784                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17443.378116                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17443.378116                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     64763932                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     64763932                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     57480112                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     57480112                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          49.588312                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         248499841                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        11404098                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           21.790399                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206956611332                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    27.078518                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    22.509794                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.423102                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.351716                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.774817                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       264515247                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      264515247                       # Number of data accesses
system.cpu16.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   141570.153846                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  187684.906131                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3794                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       720216                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  957945368534                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11042472                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    350848569                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     36259845                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      387108414                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    350848569                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     36259845                       # number of overall hits
system.cpu16.icache.overall_hits::total     387108414                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          187                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           66                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          253                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          187                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           66                       # number of overall misses
system.cpu16.icache.overall_misses::total          253                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10055180                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10055180                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10055180                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10055180                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    350848756                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     36259911                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    387108667                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    350848756                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     36259911                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    387108667                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 152351.212121                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 39743.794466                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 152351.212121                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 39743.794466                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst           10                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst           10                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           56                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      8222098                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      8222098                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      8222098                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      8222098                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 146823.178571                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 146823.178571                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 146823.178571                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 146823.178571                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    350848569                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     36259845                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     387108414                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          187                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           66                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10055180                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10055180                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    350848756                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     36259911                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    387108667                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 152351.212121                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 39743.794466                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst           10                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      8222098                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      8222098                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 146823.178571                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 146823.178571                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         175.115254                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         387108657                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1593039.740741                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206958561644                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   154.410512                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    20.704742                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.247453                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.033181                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.280633                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15097238256                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15097238256                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    143373142                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     85537588                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      228910730                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    143373142                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     85537588                       # number of overall hits
system.cpu16.dcache.overall_hits::total     228910730                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6622075                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      9501255                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     16123330                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6622075                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      9501255                       # number of overall misses
system.cpu16.dcache.overall_misses::total     16123330                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 982035915509                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 982035915509                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 982035915509                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 982035915509                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    149995217                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     95038843                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    245034060                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    149995217                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     95038843                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    245034060                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.044149                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.099972                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.065800                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.044149                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.099972                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.065800                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 103358.547424                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 60907.760091                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 103358.547424                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 60907.760091                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      1116906                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         6061                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           77127                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           237                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    14.481388                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    25.573840                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      2199707                       # number of writebacks
system.cpu16.dcache.writebacks::total         2199707                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data      4638054                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total      4638054                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data      4638054                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total      4638054                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      4863201                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      4863201                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      4863201                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      4863201                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 513782959849                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 513782959849                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 513782959849                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 513782959849                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.051171                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.019847                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.051171                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.019847                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 105647.074807                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 105647.074807                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 105647.074807                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 105647.074807                       # average overall mshr miss latency
system.cpu16.dcache.replacements             11035490                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76932744                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     46674622                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     123607366                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      5908943                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      7591372                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     13500315                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 849328296224                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 849328296224                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82841687                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     54265994                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    137107681                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.071328                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.139892                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.098465                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 111880.737266                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 62911.739187                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      3349851                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      3349851                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      4241521                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      4241521                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 468208109374                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 468208109374                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.078162                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.030936                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 110386.842214                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 110386.842214                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66440398                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     38862966                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    105303364                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       713132                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      1909883                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      2623015                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 132707619285                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 132707619285                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67153530                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     40772849                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    107926379                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.010619                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.046842                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.024304                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 69484.685337                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 50593.541892                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      1288203                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      1288203                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       621680                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       621680                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  45574850475                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  45574850475                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.015247                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.005760                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 73309.179119                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 73309.179119                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3133758                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data      1002696                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      4136454                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13168                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data       101341                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       114509                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   4208648408                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   4208648408                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3146926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data      1104037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      4250963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004184                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.091791                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.026937                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 41529.572513                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 36753.865705                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        70357                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        70357                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        30984                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        30984                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    847375296                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    847375296                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.028064                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.007289                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 27348.802479                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27348.802479                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3085313                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       947643                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      4032956                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        55069                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        54953                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total       110022                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data   1130764822                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total   1130764822                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3140382                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data      1002596                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      4142978                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017536                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.054811                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.026556                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 20576.944334                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total 10277.624675                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        51551                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        51551                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    898187586                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    898187586                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.051418                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.012443                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17423.281527                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17423.281527                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     67444718                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     67444718                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     59827500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     59827500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          49.785287                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         248764449                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        11438997                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           21.747051                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206958574146                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    27.286325                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    22.498962                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.426349                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.351546                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.777895                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       264866998                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      264866998                       # Number of data accesses
system.cpu17.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu17.pwrStateResidencyTicks::ON  957956411006                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst   2002099828                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    238368566                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total     2240468394                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst   2002099828                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    238368566                       # number of overall hits
system.cpu17.icache.overall_hits::total    2240468394                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          798                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           45                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          843                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          798                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           45                       # number of overall misses
system.cpu17.icache.overall_misses::total          843                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst      9058074                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      9058074                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst      9058074                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      9058074                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst   2002100626                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    238368611                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total   2240469237                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst   2002100626                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    238368611                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total   2240469237                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 201290.533333                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 10745.046263                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 201290.533333                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 10745.046263                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs          489                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs    69.857143                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu17.icache.writebacks::total             205                       # number of writebacks
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst           14                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst           14                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           31                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           31                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      6428889                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      6428889                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      6428889                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      6428889                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 207383.516129                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 207383.516129                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 207383.516129                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 207383.516129                       # average overall mshr miss latency
system.cpu17.icache.replacements                  205                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst   2002099828                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    238368566                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total    2240468394                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          798                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           45                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          843                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst      9058074                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      9058074                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    238368611                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total   2240469237                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 201290.533333                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 10745.046263                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst           14                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           31                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      6428889                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      6428889                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 207383.516129                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 207383.516129                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         623.629146                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs        2240469223                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             829                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        2702616.674306                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   612.051942                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    11.577204                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.980852                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.018553                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.999406                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     87378301072                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    87378301072                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    756092170                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    764038644                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total     1520130814                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    756092170                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    764038644                       # number of overall hits
system.cpu17.dcache.overall_hits::total    1520130814                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6830761                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data     14788884                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     21619645                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6830761                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data     14788884                       # number of overall misses
system.cpu17.dcache.overall_misses::total     21619645                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 173331058587                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 173331058587                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 173331058587                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 173331058587                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    762922931                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data    778827528                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total   1541750459                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    762922931                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data    778827528                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total   1541750459                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.008953                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.018989                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.014023                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.008953                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.018989                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.014023                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 11720.360954                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total  8017.294391                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 11720.360954                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total  8017.294391                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets          610                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          610                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      9049835                       # number of writebacks
system.cpu17.dcache.writebacks::total         9049835                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data     11265786                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total     11265786                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data     11265786                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total     11265786                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      3523098                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      3523098                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      3523098                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      3523098                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data  35283624753                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total  35283624753                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data  35283624753                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total  35283624753                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.004524                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.002285                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.004524                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.002285                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 10014.942744                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 10014.942744                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 10014.942744                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 10014.942744                       # average overall mshr miss latency
system.cpu17.dcache.replacements             10354025                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data    393183677                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data    416214726                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     809398403                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      2772796                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data     14784284                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     17557080                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 173275985397                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 173275985397                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data    395956473                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data    430999010                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    826955483                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.007003                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.034302                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.021231                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 11720.282524                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total  9869.294062                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data     11261876                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total     11261876                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      3522408                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      3522408                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data  35276714646                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total  35276714646                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.004259                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 10014.942802                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 10014.942802                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data    362908493                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data    347823918                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    710732411                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data      4057965                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data         4600                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      4062565                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data     55073190                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total     55073190                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data    366966458                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data    347828518                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    714794976                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.011058                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.000013                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.005684                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 11972.432609                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total    13.556261                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data         3910                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total         3910                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data          690                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          690                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data      6910107                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total      6910107                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 10014.647826                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 10014.647826                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data     28387151                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data     33962760                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total     62349911                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data          192                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data          458                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total          650                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data      5824656                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total      5824656                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data     28387343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data     33963218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total     62350561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 12717.589520                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total  8961.009231                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data          228                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total          228                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data          230                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total          230                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data      2495328                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total      2495328                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 10849.252174                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10849.252174                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data     28387343                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data     33962977                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total     62350320                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data     28387343                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data     33962977                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total     62350320                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         255.999100                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs        1655185326                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        10354281                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs          159.855168                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   180.025428                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    75.973672                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.703224                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.296772                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses     53336797161                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses    53336797161                       # Number of data accesses
system.cpu10.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   167714.282051                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  201616.723241                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4065                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       730238                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  957943329292                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     13081714                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350976513                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     36107800                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      387084313                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350976513                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     36107800                       # number of overall hits
system.cpu10.icache.overall_hits::total     387084313                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          187                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           62                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          187                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           62                       # number of overall misses
system.cpu10.icache.overall_misses::total          249                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      8649598                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8649598                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      8649598                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8649598                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    350976700                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     36107862                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    387084562                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350976700                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     36107862                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    387084562                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 139509.645161                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34737.341365                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 139509.645161                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34737.341365                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            6                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            6                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      7809320                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7809320                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      7809320                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7809320                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 139452.142857                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 139452.142857                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 139452.142857                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 139452.142857                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350976513                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     36107800                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     387084313                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          187                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           62                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      8649598                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8649598                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350976700                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     36107862                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    387084562                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 139509.645161                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34737.341365                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            6                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      7809320                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7809320                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 139452.142857                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 139452.142857                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         174.974178                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         387084556                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1592940.559671                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206946832982                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   154.411585                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    20.562593                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.247454                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.032953                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.280407                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15096298161                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15096298161                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    143129436                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     85423315                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      228552751                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    143129436                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     85423315                       # number of overall hits
system.cpu10.dcache.overall_hits::total     228552751                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6598771                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      9510659                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     16109430                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6598771                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      9510659                       # number of overall misses
system.cpu10.dcache.overall_misses::total     16109430                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 991194160052                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 991194160052                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 991194160052                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 991194160052                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    149728207                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     94933974                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    244662181                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    149728207                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     94933974                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    244662181                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.044072                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.100182                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.065844                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.044072                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.100182                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.065844                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 104219.293327                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 61528.816355                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 104219.293327                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 61528.816355                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      1081013                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         7554                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           75870                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           294                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    14.248227                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    25.693878                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      2191819                       # number of writebacks
system.cpu10.dcache.writebacks::total         2191819                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data      4643548                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total      4643548                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data      4643548                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total      4643548                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      4867111                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      4867111                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      4867111                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      4867111                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 515968149549                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 515968149549                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 515968149549                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 515968149549                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.051268                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.019893                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.051268                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.019893                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 106011.173682                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 106011.173682                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 106011.173682                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 106011.173682                       # average overall mshr miss latency
system.cpu10.dcache.replacements             11017833                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     76747870                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     46698400                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     123446270                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      5897624                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      7585119                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     13482743                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 849934498604                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 849934498604                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82645494                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     54283519                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    136929013                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.071361                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.139732                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.098465                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 112052.889164                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 63038.693136                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      3346976                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      3346976                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      4238143                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      4238143                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 467630882570                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 467630882570                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.078074                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.030951                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 110338.627689                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 110338.627689                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66381566                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     38724915                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    105106481                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       701147                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      1925540                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      2626687                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 141259661448                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 141259661448                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67082713                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     40650455                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    107733168                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.010452                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.047368                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.024381                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 73361.063103                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 53778.642620                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      1296572                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      1296572                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       628968                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       628968                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  48337266979                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  48337266979                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.015473                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.005838                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 76851.711023                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 76851.711023                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3167491                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       966837                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      4134328                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        13401                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        97126                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       110527                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   3984808440                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   3984808440                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3180892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data      1063963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      4244855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004213                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.091287                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.026038                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 41027.206309                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 36052.805559                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        67765                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        67765                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        29361                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        29361                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    803497524                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    803497524                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.027596                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.006917                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 27366.149791                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27366.149791                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3117132                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       914173                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      4031305                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        57254                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        53011                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       110265                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data   1082976820                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total   1082976820                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3174386                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       967184                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      4141570                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.018036                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.054810                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.026624                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 20429.284865                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9821.582733                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        49374                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        49374                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    860771421                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    860771421                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.051049                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.011922                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17433.698323                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17433.698323                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     66203448                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     66203448                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data     58728818                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total     58728818                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          49.633801                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         248380276                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        11418238                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.752943                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206946845484                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    27.082154                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    22.551647                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.423159                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.352369                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.775528                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       264466844                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      264466844                       # Number of data accesses
system.cpu11.numPwrStateTransitions               132                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   185329.430769                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  222906.620750                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         7213                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       851600                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            65                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  957944364593                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     12046413                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    350880255                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     36288411                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      387168666                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    350880255                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     36288411                       # number of overall hits
system.cpu11.icache.overall_hits::total     387168666                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          187                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           61                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          248                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          187                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           61                       # number of overall misses
system.cpu11.icache.overall_misses::total          248                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst      8599590                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      8599590                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst      8599590                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      8599590                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    350880442                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     36288472                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    387168914                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    350880442                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     36288472                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    387168914                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 140976.885246                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34675.766129                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 140976.885246                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34675.766129                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          141                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst           12                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           49                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           49                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      7570776                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7570776                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      7570776                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7570776                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 154505.632653                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 154505.632653                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 154505.632653                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 154505.632653                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    350880255                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     36288411                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     387168666                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          187                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           61                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst      8599590                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      8599590                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    350880442                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     36288472                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    387168914                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 140976.885246                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34675.766129                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst           12                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           49                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      7570776                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7570776                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 154505.632653                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 154505.632653                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         171.894432                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         387168902                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             236                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1640546.194915                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206948754718                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   154.159706                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    17.734727                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.247051                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.028421                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.275472                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.378205                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15099587882                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15099587882                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    143261146                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     85624264                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      228885410                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    143261146                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     85624264                       # number of overall hits
system.cpu11.dcache.overall_hits::total     228885410                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6631110                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      9501093                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     16132203                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6631110                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      9501093                       # number of overall misses
system.cpu11.dcache.overall_misses::total     16132203                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 986941373553                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 986941373553                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 986941373553                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 986941373553                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149892256                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     95125357                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    245017613                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149892256                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     95125357                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    245017613                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.044239                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.099880                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.065841                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.044239                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.099880                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.065841                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 103876.614359                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 61178.338355                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 103876.614359                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 61178.338355                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      1169671                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         5751                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           78736                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           254                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    14.855606                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    22.641732                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      2200162                       # number of writebacks
system.cpu11.dcache.writebacks::total         2200162                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data      4631444                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total      4631444                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data      4631444                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total      4631444                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      4869649                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      4869649                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      4869649                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      4869649                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 514335077135                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 514335077135                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 514335077135                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 514335077135                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.051192                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.019875                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.051192                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.019875                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 105620.564672                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 105620.564672                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 105620.564672                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 105620.564672                       # average overall mshr miss latency
system.cpu11.dcache.replacements             11051251                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76852452                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     46726879                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     123579331                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      5920005                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      7601176                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     13521181                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 851890663490                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 851890663490                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82772457                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     54328055                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    137100512                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.071521                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.139913                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.098622                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 112073.534870                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 63004.160915                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      3352098                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      3352098                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      4249078                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      4249078                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 468469415613                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 468469415613                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.078211                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.030992                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 110252.015993                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 110252.015993                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66408694                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     38897385                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    105306079                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       711105                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      1899917                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      2611022                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 135050710063                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 135050710063                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67119799                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     40797302                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    107917101                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.010595                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.046570                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.024195                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 71082.426265                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 51723.313730                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      1279346                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      1279346                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       620571                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       620571                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  45865661522                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  45865661522                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.015211                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.005750                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 73908.805797                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 73908.805797                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3142019                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       998055                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      4140074                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        12828                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data       100807                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       113635                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   4133942650                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   4133942650                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3154847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data      1098862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      4253709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004066                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.091738                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.026714                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 41008.488002                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 36379.131870                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        70363                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        70363                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        30444                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        30444                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    835863112                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    835863112                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.027705                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.007157                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 27455.758507                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27455.758507                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3093902                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       943354                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      4037256                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        54635                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        54599                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       109234                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data   1124997828                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total   1124997828                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3148537                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       997953                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      4146490                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.017353                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.054711                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.026344                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 20604.733200                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10298.971273                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        51260                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        51260                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    893895097                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    893895097                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.051365                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.012362                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17438.452926                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17438.452926                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     67525088                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     67525088                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data     59929984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total     59929984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          49.759732                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         248761190                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        11453898                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           21.718474                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206948767220                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    27.269203                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    22.490529                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.426081                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.351415                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.777496                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       264871710                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      264871710                       # Number of data accesses
system.cpu12.numPwrStateTransitions               148                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           73                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   166145.643836                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  225560.309937                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           73    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         4123                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       852766                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            73                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  957944282374                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     12128632                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350900452                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     36123378                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      387023830                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350900452                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     36123378                       # number of overall hits
system.cpu12.icache.overall_hits::total     387023830                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          187                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           66                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          253                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          187                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           66                       # number of overall misses
system.cpu12.icache.overall_misses::total          253                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     10068538                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     10068538                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     10068538                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     10068538                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    350900639                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     36123444                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    387024083                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350900639                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     36123444                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    387024083                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 152553.606061                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 39796.592885                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 152553.606061                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 39796.592885                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    58.333333                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst           10                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           56                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      8900236                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      8900236                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      8900236                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      8900236                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 158932.785714                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 158932.785714                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 158932.785714                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 158932.785714                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350900452                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     36123378                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     387023830                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          187                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           66                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     10068538                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     10068538                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350900639                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     36123444                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    387024083                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 152553.606061                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 39796.592885                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst           10                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      8900236                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      8900236                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 158932.785714                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 158932.785714                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         174.682551                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         387024073                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1592691.658436                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206950715746                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   153.916829                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    20.765722                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.246662                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.033278                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.279940                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15093939480                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15093939480                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    143267040                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     85501077                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      228768117                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    143267040                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     85501077                       # number of overall hits
system.cpu12.dcache.overall_hits::total     228768117                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6611397                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      9547976                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     16159373                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6611397                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      9547976                       # number of overall misses
system.cpu12.dcache.overall_misses::total     16159373                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 1002279227279                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 1002279227279                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 1002279227279                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 1002279227279                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    149878437                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     95049053                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    244927490                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    149878437                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     95049053                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    244927490                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.044112                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.100453                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.065976                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.044112                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.100453                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.065976                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 104972.952098                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 62024.635936                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 104972.952098                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 62024.635936                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      1142375                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        11530                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           77170                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           438                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    14.803356                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    26.324201                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      2197395                       # number of writebacks
system.cpu12.dcache.writebacks::total         2197395                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data      4676006                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total      4676006                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data      4676006                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total      4676006                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      4871970                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      4871970                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      4871970                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      4871970                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 515963068870                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 515963068870                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 515963068870                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 515963068870                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.051257                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.019891                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.051257                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.019891                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 105904.401889                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 105904.401889                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 105904.401889                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 105904.401889                       # average overall mshr miss latency
system.cpu12.dcache.replacements             11034265                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     76847453                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     46725815                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     123573268                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      5904631                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      7605700                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     13510331                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 853356220398                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 853356220398                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82752084                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     54331515                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    137083599                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.071353                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.139987                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.098555                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 112199.563538                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 63163.235630                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      3365693                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      3365693                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      4240007                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      4240007                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 466726368611                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 466726368611                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.078040                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.030930                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 110076.791998                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 110076.791998                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66419587                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     38775262                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    105194849                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       706766                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      1942276                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      2649042                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 148923006881                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 148923006881                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67126353                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     40717538                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    107843891                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.010529                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.047701                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.024564                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 76674.482350                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 56217.684310                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      1310313                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      1310313                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       631963                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       631963                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  49236700259                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  49236700259                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.015521                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.005860                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 77910.732525                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 77910.732525                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3148227                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       969408                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      4117635                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13253                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        99572                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       112825                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   4146291646                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   4146291646                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3161480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data      1068980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      4230460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004192                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.093147                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.026670                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 41641.140542                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 36749.759770                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        69606                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        69606                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        29966                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        29966                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    818183860                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    818183860                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.028032                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.007083                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 27303.739572                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27303.739572                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3098797                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       915727                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      4014524                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        56044                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        54218                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       110262                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data   1111456376                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total   1111456376                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3154841                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       969945                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      4124786                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.017764                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.055898                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.026732                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 20499.767162                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10080.139812                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        50702                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        50702                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    882987188                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    882987188                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.052273                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.012292                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17415.233876                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17415.233876                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     66853552                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     66853552                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     59294444                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     59294444                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          49.982135                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         248581696                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        11435822                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.737108                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206950728248                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    27.425295                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    22.556840                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.428520                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.352451                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.780971                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       264718558                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      264718558                       # Number of data accesses
system.cpu13.numPwrStateTransitions               138                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   186099.779412                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  238026.620844                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4588                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       767623                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            68                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  957943756221                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     12654785                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 572971532208                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    350952118                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     36132964                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      387085082                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    350952118                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     36132964                       # number of overall hits
system.cpu13.icache.overall_hits::total     387085082                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          187                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           64                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          187                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           64                       # number of overall misses
system.cpu13.icache.overall_misses::total          251                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      9192542                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9192542                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      9192542                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9192542                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    350952305                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     36133028                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    387085333                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    350952305                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     36133028                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    387085333                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 143633.468750                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 36623.673307                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 143633.468750                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 36623.673307                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          150                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            6                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            6                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           58                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           58                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8496162                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8496162                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8496162                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8496162                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 146485.551724                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 146485.551724                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 146485.551724                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 146485.551724                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    350952118                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     36132964                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     387085082                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          187                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           64                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      9192542                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9192542                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    350952305                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     36133028                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    387085333                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 143633.468750                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 36623.673307                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            6                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           58                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8496162                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8496162                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 146485.551724                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 146485.551724                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         176.015935                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         387085327                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1579940.110204                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206952676774                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   154.448718                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    21.567216                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.247514                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.034563                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.282077                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15096328232                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15096328232                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    143202679                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     85521704                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      228724383                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    143202679                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     85521704                       # number of overall hits
system.cpu13.dcache.overall_hits::total     228724383                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6634918                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      9486496                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     16121414                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6634918                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      9486496                       # number of overall misses
system.cpu13.dcache.overall_misses::total     16121414                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 992462753527                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 992462753527                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 992462753527                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 992462753527                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149837597                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     95008200                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    244845797                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149837597                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     95008200                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    244845797                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.044281                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.099849                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.065843                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.044281                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.099849                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.065843                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 104618.475940                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 61561.768312                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 104618.475940                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 61561.768312                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      1077912                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         8478                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           76173                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           358                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    14.150841                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    23.681564                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      2204481                       # number of writebacks
system.cpu13.dcache.writebacks::total         2204481                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data      4628490                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total      4628490                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data      4628490                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total      4628490                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      4858006                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      4858006                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      4858006                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      4858006                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 515202681091                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 515202681091                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 515202681091                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 515202681091                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.051132                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.019841                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.051132                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.019841                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 106052.294108                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 106052.294108                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 106052.294108                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 106052.294108                       # average overall mshr miss latency
system.cpu13.dcache.replacements             11041903                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76817113                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     46718398                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     123535511                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      5921024                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      7576337                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     13497361                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 850230298636                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 850230298636                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82738137                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     54294735                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    137032872                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.071563                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.139541                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.098497                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 112221.816247                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 62992.335956                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      3343065                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      3343065                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      4233272                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      4233272                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 467050942627                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 467050942627                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.077968                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.030892                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 110328.592783                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 110328.592783                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66385566                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     38803306                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    105188872                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       713894                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      1910159                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      2624053                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 142232454891                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 142232454891                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67099460                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     40713465                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    107812925                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.010639                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.046917                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.024339                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 74461.055279                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 54203.346842                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      1285425                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      1285425                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       624734                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       624734                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  48151738464                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  48151738464                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.015345                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.005795                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 77075.584911                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 77075.584911                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3155017                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       976359                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      4131376                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13672                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        98177                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       111849                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   4087805906                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   4087805906                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3168689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data      1074536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      4243225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004315                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.091367                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.026359                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 41637.103456                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 36547.540935                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        68456                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        68456                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        29721                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        29721                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    805042720                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    805042720                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.027659                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.007004                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 27086.663302                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27086.663302                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3104187                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       922687                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      4026874                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        57698                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        53071                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       110769                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data   1089006356                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total   1089006356                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3161885                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       975758                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      4137643                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.018248                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.054390                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.026771                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 20519.800946                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  9831.327862                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        49708                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        49708                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    865290634                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    865290634                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.050943                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.012014                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17407.472318                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17407.472318                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     68721708                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     68721708                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data     60961756                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total     60961756                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          50.115356                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         248573076                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        11445199                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           21.718546                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206952689276                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    27.564584                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    22.550772                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.430697                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.352356                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.783052                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       264671864                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      264671864                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions          108                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           54                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 198911.555556                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 173489.072883                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        17676                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       745065                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           54                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 566701016366                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     10741224                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 964216185624                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions          120                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 200658.683333                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 181392.819547                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        15253                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       706886                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           60                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 567273500931                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED     12039521                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 963642402762                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions          116                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           58                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 234131.189655                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 185506.170163                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           58    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        21589                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       753797                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           58                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 566358673669                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED     13579609                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 964555689936                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           98                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 212256.040816                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 209036.944750                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value         8896                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       690935                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           49                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 519694512152                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED     10400546                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1011223030516                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions          110                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           55                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 226362.963636                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 175064.478348                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           55    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        15035                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       650900                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           55                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 560629756297                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED     12449963                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 970285736954                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions          136                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 180062.911765                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 173246.037154                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value         8502                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       708273                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           68                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 567871009650                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED     12244278                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 963044689286                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          134                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 203941.731343                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 183308.430645                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value         8874                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       568684                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           67                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 555792611396                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED     13664096                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 975121667722                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         9046                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         4523                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 239686.395534                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 85890.619208                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         4523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value        49105                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       733449                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         4523                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 571868630342                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1084101567                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 957975211305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           94                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean       231380                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 190180.624063                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        11678                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       772623                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           47                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 558785839740                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED     10874860                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 972131228614                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           98                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 224676.224490                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 186680.236663                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value         8032                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       590228                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           49                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 571778830461                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED     11009135                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 959138103618                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions          120                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 211161.400000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 157879.382224                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value         8470                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       671486                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           60                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 561318236036                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED     12669684                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 969597037494                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions          132                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           66                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 227771.621212                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 160978.598945                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        11529                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       577514                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           66                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 570251250439                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED     15032927                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 960661659848                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions          130                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 241228.723077                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 190029.198814                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value         8731                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       654173                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           65                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 563096651907                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED     15679867                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 967815611440                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions          128                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           64                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 150791.421875                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 150301.141279                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value         8679                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       571102                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           64                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 568442065645                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      9650651                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 962476226918                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                126                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    189583.241935                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   223852.222855                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         3856                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       779910                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   957944656845                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     11754161                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    350937330                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     36231682                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       387169012                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    350937330                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     36231682                       # number of overall hits
system.cpu8.icache.overall_hits::total      387169012                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          187                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           73                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           260                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          187                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           73                       # number of overall misses
system.cpu8.icache.overall_misses::total          260                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst     10565976                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     10565976                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst     10565976                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     10565976                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    350937517                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     36231755                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    387169272                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    350937517                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     36231755                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    387169272                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 144739.397260                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 40638.369231                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 144739.397260                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 40638.369231                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            9                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            9                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           64                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           64                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9450486                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9450486                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9450486                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9450486                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 147663.843750                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 147663.843750                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 147663.843750                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 147663.843750                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    350937330                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     36231682                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      387169012                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          187                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           73                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          260                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst     10565976                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     10565976                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    350937517                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     36231755                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    387169272                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 144739.397260                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 40638.369231                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            9                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           64                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9450486                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9450486                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 147663.843750                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 147663.843750                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          178.083256                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          387169263                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              251                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1542507.023904                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206942712680                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   154.645475                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    23.437781                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.247829                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.037561                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.285390                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15099601859                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15099601859                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    143179756                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     85602840                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       228782596                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    143179756                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     85602840                       # number of overall hits
system.cpu8.dcache.overall_hits::total      228782596                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6600447                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      9502096                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      16102543                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6600447                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      9502096                       # number of overall misses
system.cpu8.dcache.overall_misses::total     16102543                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 986545523014                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 986545523014                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 986545523014                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 986545523014                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149780203                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     95104936                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    244885139                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149780203                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     95104936                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    244885139                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.044068                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.099912                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.065755                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.044068                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.099912                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.065755                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 103823.990308                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 61266.442388                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 103823.990308                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 61266.442388                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      1133421                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         5029                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            77572                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            215                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    14.611213                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    23.390698                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      2189126                       # number of writebacks
system.cpu8.dcache.writebacks::total          2189126                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data      4637455                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total      4637455                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data      4637455                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total      4637455                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      4864641                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      4864641                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      4864641                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      4864641                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 514943624660                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 514943624660                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 514943624660                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 514943624660                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.051150                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.019865                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.051150                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.019865                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 105854.393913                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 105854.393913                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 105854.393913                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 105854.393913                       # average overall mshr miss latency
system.cpu8.dcache.replacements              11013292                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76780762                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     46714206                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      123494968                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      5898199                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      7594848                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     13493047                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 851379386096                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 851379386096                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82678961                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     54309054                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    136988015                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.071339                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.139845                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.098498                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 112099.595159                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 63097.637331                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      3352097                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      3352097                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      4242751                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      4242751                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 468486153136                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 468486153136                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.078122                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.030972                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 110420.374219                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 110420.374219                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66398994                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     38888634                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     105287628                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       702248                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      1907248                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      2609496                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 135166136918                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 135166136918                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67101242                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     40795882                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    107897124                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.010465                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.046751                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.024185                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 70869.722720                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 51797.794255                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      1285358                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      1285358                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       621890                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       621890                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  46457471524                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  46457471524                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.015244                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.005764                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 74703.679950                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 74703.679950                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3158079                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       994168                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      4152247                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13166                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        99673                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       112839                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   4115007940                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   4115007940                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3171245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data      1093841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      4265086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004152                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.091122                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.026456                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 41285.081617                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 36467.958241                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        69599                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        69599                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        30074                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        30074                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    822341416                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    822341416                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.027494                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.007051                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 27343.932167                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27343.932167                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3108475                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       939279                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      4047754                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        56340                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        54543                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total       110883                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data   1117778816                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   1117778816                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3164815                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       993822                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      4158637                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.017802                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.054882                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.026663                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 20493.533836                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 10080.705031                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        51025                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        51025                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    888263406                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    888263406                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.051342                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.012270                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17408.396002                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17408.396002                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     70795254                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     70795254                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data     62801310                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     62801310                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           49.588971                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          248646269                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         11417444                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            21.777752                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206942725182                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    27.063945                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    22.525026                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.422874                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.351954                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.774828                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        264726306                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       264726306                       # Number of data accesses
system.cpu9.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    183716.850000                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   230119.371766                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         4109                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       802843                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   957941713658                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     14697348                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    350862845                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     36046358                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       386909203                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    350862845                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     36046358                       # number of overall hits
system.cpu9.icache.overall_hits::total      386909203                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          214                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           67                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           281                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          214                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           67                       # number of overall misses
system.cpu9.icache.overall_misses::total          281                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst      9826572                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total      9826572                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst      9826572                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total      9826572                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    350863059                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     36046425                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    386909484                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    350863059                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     36046425                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    386909484                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000002                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000002                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 146665.253731                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 34970.007117                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 146665.253731                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 34970.007117                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          138                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            3                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            3                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           64                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           64                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      9382156                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      9382156                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      9382156                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      9382156                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 146596.187500                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 146596.187500                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 146596.187500                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 146596.187500                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    350862845                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     36046358                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      386909203                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          214                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           67                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst      9826572                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total      9826572                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    350863059                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     36046425                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    386909484                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 146665.253731                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 34970.007117                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            3                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           64                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      9382156                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      9382156                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 146596.187500                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 146596.187500                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          200.978289                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          386909481                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1391760.723022                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206944673708                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   177.464799                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    23.513490                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.284399                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.037682                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.322081                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.445513                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15089470154                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15089470154                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    143347620                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     85440504                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       228788124                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    143347620                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     85440504                       # number of overall hits
system.cpu9.dcache.overall_hits::total      228788124                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6638625                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      9522232                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      16160857                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6638625                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      9522232                       # number of overall misses
system.cpu9.dcache.overall_misses::total     16160857                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 993145410052                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 993145410052                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 993145410052                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 993145410052                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    149986245                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     94962736                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    244948981                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    149986245                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     94962736                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    244948981                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.044262                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.100273                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.065976                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.044262                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.100273                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.065976                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 104297.543901                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 61453.758922                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 104297.543901                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 61453.758922                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      1101296                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         7003                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            76185                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            287                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    14.455549                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    24.400697                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      2204641                       # number of writebacks
system.cpu9.dcache.writebacks::total          2204641                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data      4656845                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total      4656845                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data      4656845                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total      4656845                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      4865387                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      4865387                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      4865387                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      4865387                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 516575850370                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 516575850370                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 516575850370                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 516575850370                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.051235                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.019863                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.051235                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.019863                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 106173.640528                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 106173.640528                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 106173.640528                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 106173.640528                       # average overall mshr miss latency
system.cpu9.dcache.replacements              11066712                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     76920006                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     46701826                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      123621832                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      5922953                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      7581351                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     13504304                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 852749661256                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 852749661256                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82842959                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     54283177                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    137126136                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.071496                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.139663                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.098481                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 112479.907771                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 63146.509532                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      3348223                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      3348223                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      4233128                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      4233128                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 468826855616                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 468826855616                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.077982                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.030870                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 110751.873228                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 110751.873228                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66427614                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     38738678                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     105166292                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       715672                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      1940881                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      2656553                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 140395748796                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 140395748796                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67143286                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     40679559                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    107822845                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.010659                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.047711                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.024638                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 72336.093143                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 52848.841637                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      1308622                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      1308622                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       632259                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       632259                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  47748994754                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  47748994754                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.015542                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.005864                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 75521.257513                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 75521.257513                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3134382                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       961797                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      4096179                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        13115                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        95077                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total       108192                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   4073858198                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   4073858198                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3147497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data      1056874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      4204371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004167                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.089961                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.025733                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 42847.988451                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 37653.968852                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        66543                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        66543                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        28534                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        28534                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    797847472                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    797847472                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.026998                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 27961.290811                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27961.290811                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3085712                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       910532                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3996244                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        55270                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        52120                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total       107390                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data   1066747438                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total   1066747438                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3140982                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       962652                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      4103634                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017596                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.054142                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.026169                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 20467.141942                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  9933.396387                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        48568                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        48568                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    847728907                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    847728907                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.050452                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.011835                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17454.474283                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17454.474283                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     63515518                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     63515518                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data     56364148                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total     56364148                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           50.175280                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          248575981                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         11457379                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            21.695711                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206944686210                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    27.601899                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    22.573381                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.431280                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.352709                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.783989                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        264714365                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       264714365                       # Number of data accesses
system.cpu6.numPwrStateTransitions                166                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    154755.060976                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   211051.742353                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           82    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         3768                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       852387                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   957943721091                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     12689915                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    350989141                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     36211700                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       387200841                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    350989141                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     36211700                       # number of overall hits
system.cpu6.icache.overall_hits::total      387200841                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          189                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           62                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           251                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          189                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           62                       # number of overall misses
system.cpu6.icache.overall_misses::total          251                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst      8249534                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8249534                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst      8249534                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8249534                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    350989330                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     36211762                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    387201092                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    350989330                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     36211762                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    387201092                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000002                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000002                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst       133057                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 32866.669323                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst       133057                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 32866.669323                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           56                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      7573252                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7573252                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      7573252                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7573252                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 135236.642857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 135236.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 135236.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 135236.642857                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    350989141                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     36211700                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      387200841                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          189                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           62                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst      8249534                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8249534                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    350989330                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     36211762                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    387201092                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst       133057                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 32866.669323                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      7573252                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7573252                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 135236.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 135236.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          176.477030                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          387201086                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              245                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1580412.595918                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206938790624                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   155.850234                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    20.626796                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.249760                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.033056                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.282816                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15100842833                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15100842833                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    143122407                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     85618203                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       228740610                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    143122407                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     85618203                       # number of overall hits
system.cpu6.dcache.overall_hits::total      228740610                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6618382                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      9546326                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      16164708                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6618382                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      9546326                       # number of overall misses
system.cpu6.dcache.overall_misses::total     16164708                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 991933667479                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 991933667479                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 991933667479                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 991933667479                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149740789                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     95164529                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    244905318                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149740789                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     95164529                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    244905318                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.044199                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.100314                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.066004                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.044199                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.100314                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.066004                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 103907.374154                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 61364.156252                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 103907.374154                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 61364.156252                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      1101710                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         7586                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            76245                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            320                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    14.449603                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    23.706250                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      2205276                       # number of writebacks
system.cpu6.dcache.writebacks::total          2205276                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data      4662336                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total      4662336                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data      4662336                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total      4662336                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      4883990                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      4883990                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      4883990                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      4883990                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 515176463918                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 515176463918                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 515176463918                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 515176463918                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.051322                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.019942                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.051322                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.019942                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 105482.702446                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 105482.702446                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 105482.702446                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 105482.702446                       # average overall mshr miss latency
system.cpu6.dcache.replacements              11050844                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76748942                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     46810147                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      123559089                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      5911979                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      7609102                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     13521081                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 850287621252                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 850287621252                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82660921                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     54419249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    137080170                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.071521                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.139824                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.098636                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 111746.119483                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 62886.068152                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      3357413                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      3357413                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      4251689                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      4251689                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 467511043895                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 467511043895                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078128                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.031016                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 109958.899603                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 109958.899603                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66373465                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     38808056                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     105181521                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       706403                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      1937224                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2643627                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 141646046227                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 141646046227                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67079868                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     40745280                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    107825148                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.010531                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.047545                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.024518                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 73118.052547                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 53580.193510                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      1304923                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      1304923                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       632301                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       632301                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  47665420023                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  47665420023                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.015518                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.005864                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 75384.065537                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 75384.065537                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3165674                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       972103                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      4137777                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13686                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        98084                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       111770                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   3949505012                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   3949505012                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3179360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data      1070187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      4249547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004305                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.091651                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.026302                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 40266.557359                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 35336.002613                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        68468                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        68468                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        29616                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        29616                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    807769912                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    807769912                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.027674                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.006969                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 27274.780929                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27274.780929                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3114840                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       919380                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      4034220                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        57747                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        53181                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       110928                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data   1088384828                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1088384828                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3172587                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       972561                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      4145148                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.018202                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.054681                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.026761                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 20465.670597                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  9811.633023                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        49606                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        49606                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    864856223                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    864856223                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.051006                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.011967                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17434.508386                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17434.508386                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     65949836                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     65949836                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     58518922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     58518922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           49.623046                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          248612640                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         11454367                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            21.704616                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206938803126                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    27.079519                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    22.543527                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.423117                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.352243                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.775360                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        264754380                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       264754380                       # Number of data accesses
system.cpu7.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    102129.140845                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   142420.148454                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4894                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       587716                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   957949159837                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      7251169                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    350952913                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     36106586                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       387059499                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    350952913                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     36106586                       # number of overall hits
system.cpu7.icache.overall_hits::total      387059499                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          186                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           60                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          186                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           60                       # number of overall misses
system.cpu7.icache.overall_misses::total          246                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      9430080                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9430080                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      9430080                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9430080                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    350953099                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     36106646                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    387059745                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    350953099                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     36106646                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    387059745                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst       157168                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 38333.658537                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst       157168                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 38333.658537                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      7880934                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7880934                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      7880934                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7880934                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 148696.867925                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 148696.867925                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 148696.867925                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 148696.867925                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    350952913                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     36106586                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      387059499                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          186                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           60                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      9430080                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9430080                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    350953099                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     36106646                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    387059745                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst       157168                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 38333.658537                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      7880934                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7880934                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 148696.867925                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 148696.867925                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          173.547157                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          387059738                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1619496.811715                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206940751652                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   153.941915                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    19.605242                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.246702                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.031419                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.278120                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15095330294                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15095330294                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    143169005                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     85609036                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       228778041                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    143169005                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     85609036                       # number of overall hits
system.cpu7.dcache.overall_hits::total      228778041                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6609364                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      9483345                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      16092709                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6609364                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      9483345                       # number of overall misses
system.cpu7.dcache.overall_misses::total     16092709                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 988422240366                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 988422240366                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 988422240366                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 988422240366                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    149778369                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     95092381                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    244870750                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    149778369                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     95092381                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    244870750                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.044128                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.099728                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.065719                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.044128                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.099728                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.065719                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 104227.173046                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 61420.500449                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 104227.173046                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 61420.500449                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      1095542                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         6349                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            75958                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            275                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    14.422997                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    23.087273                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      2185381                       # number of writebacks
system.cpu7.dcache.writebacks::total          2185381                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data      4623431                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total      4623431                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data      4623431                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total      4623431                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      4859914                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      4859914                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      4859914                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      4859914                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 514950926890                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 514950926890                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 514950926890                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 514950926890                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.051107                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.019847                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.051107                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.019847                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 105958.855834                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 105958.855834                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 105958.855834                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 105958.855834                       # average overall mshr miss latency
system.cpu7.dcache.replacements              11022567                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76777866                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     46769936                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      123547802                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      5906127                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      7577735                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     13483862                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 850769243010                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 850769243010                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82683993                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     54347671                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    137031664                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.071430                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.139431                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.098400                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 112272.234779                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 63095.368598                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      3342870                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      3342870                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      4234865                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      4234865                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 468325135059                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 468325135059                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.077922                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.030904                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 110587.972712                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 110587.972712                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66391139                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     38839100                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     105230239                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       703237                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      1905610                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      2608847                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 137652997356                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 137652997356                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67094376                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     40744710                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    107839086                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.010481                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.046770                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.024192                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 72235.660684                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 52763.921133                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      1280561                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      1280561                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       625049                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       625049                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  46625791831                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  46625791831                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.015341                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.005796                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 74595.418649                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 74595.418649                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3158911                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       966212                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      4125123                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        13189                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        98633                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       111822                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   4214562444                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4214562444                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3172100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data      1064845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      4236945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004158                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.092627                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.026392                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 42729.739986                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 37689.921876                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        69089                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        69089                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        29544                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        29544                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    805875600                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    805875600                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.027745                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.006973                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 27277.132413                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27277.132413                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3108915                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       913720                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      4022635                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        56432                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        52864                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       109296                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data   1080949710                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1080949710                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3165347                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       966584                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      4131931                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.017828                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.054692                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.026452                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 20447.747238                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  9890.112264                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        49332                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        49332                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    858685313                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    858685313                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.051037                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.011939                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17406.253811                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17406.253811                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     65347954                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     65347954                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     57959784                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     57959784                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           49.628237                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          248589956                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         11422066                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            21.764010                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206940764154                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    27.068736                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    22.559501                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.422949                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.352492                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.775441                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        264661692                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       264661692                       # Number of data accesses
system.cpu4.numPwrStateTransitions                152                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           75                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    143795.546667                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   196743.883441                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         3869                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       715290                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             75                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   957945626340                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     10784666                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    350946589                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     36324203                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       387270792                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    350946589                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     36324203                       # number of overall hits
system.cpu4.icache.overall_hits::total      387270792                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          217                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           73                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           290                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          217                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           73                       # number of overall misses
system.cpu4.icache.overall_misses::total          290                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst     10823160                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     10823160                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst     10823160                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     10823160                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    350946806                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     36324276                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    387271082                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    350946806                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     36324276                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    387271082                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 148262.465753                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 37321.241379                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 148262.465753                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 37321.241379                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           68                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           68                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst     10115820                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     10115820                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst     10115820                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     10115820                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 148762.058824                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 148762.058824                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 148762.058824                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 148762.058824                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    350946589                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     36324203                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      387270792                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          217                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           73                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          290                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst     10823160                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     10823160                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    350946806                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     36324276                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    387271082                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 148262.465753                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 37321.241379                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           68                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst     10115820                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     10115820                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 148762.058824                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 148762.058824                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          204.988259                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          387271077                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1358845.884211                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206934707828                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   180.413173                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    24.575085                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.289124                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.039383                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.328507                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.456731                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15103572483                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15103572483                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    143208572                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     85766326                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       228974898                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    143208572                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     85766326                       # number of overall hits
system.cpu4.dcache.overall_hits::total      228974898                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      6621809                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      9479637                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      16101446                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      6621809                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      9479637                       # number of overall misses
system.cpu4.dcache.overall_misses::total     16101446                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 982263734414                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 982263734414                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 982263734414                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 982263734414                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149830381                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     95245963                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    245076344                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149830381                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     95245963                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    245076344                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.044195                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.099528                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.065700                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.044195                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.099528                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.065700                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 103618.285638                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 61004.690785                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 103618.285638                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 61004.690785                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      1015593                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         7208                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            74657                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            258                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    13.603453                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    27.937984                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      2194978                       # number of writebacks
system.cpu4.dcache.writebacks::total          2194978                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data      4617128                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total      4617128                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data      4617128                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total      4617128                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      4862509                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      4862509                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      4862509                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      4862509                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 511601626682                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 511601626682                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 511601626682                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 511601626682                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.051052                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.019841                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.051052                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.019841                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 105213.507406                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 105213.507406                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 105213.507406                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 105213.507406                       # average overall mshr miss latency
system.cpu4.dcache.replacements              11030924                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76816115                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     46773622                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      123589737                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      5912298                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      7594198                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     13506496                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 846514080564                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 846514080564                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82728413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     54367820                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    137096233                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.071466                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.139682                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.098518                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 111468.529075                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 62674.588625                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      3347700                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      3347700                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      4246498                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      4246498                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 465376063569                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 465376063569                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.078107                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.030975                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 109590.552867                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 109590.552867                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66392457                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     38992704                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     105385161                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       709511                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      1885439                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      2594950                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 135749653850                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 135749653850                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67101968                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     40878143                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    107980111                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.010574                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.046123                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.024032                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 71998.963557                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 52313.013295                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      1269428                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      1269428                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       616011                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       616011                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  46225563113                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  46225563113                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.015069                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.005705                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 75040.158557                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75040.158557                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3153808                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data      1002510                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      4156318                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        13361                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data       100670                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       114031                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   4149726584                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   4149726584                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3167169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data      1103180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      4270349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004219                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.091254                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.026703                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 41221.084573                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 36391.214529                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        70609                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        70609                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        30061                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        30061                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    816788020                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    816788020                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.027249                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.007039                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 27171.019593                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27171.019593                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3103934                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       948450                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      4052384                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        56619                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        54332                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       110951                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data   1115476662                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1115476662                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3160553                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data      1002782                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      4163335                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.017914                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.054181                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.026650                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 20530.749135                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10053.777451                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        50908                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        50908                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    886488339                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    886488339                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.050767                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.012228                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17413.536949                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17413.536949                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data     71443572                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     71443572                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data     63348112                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     63348112                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           51.015380                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          248866626                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         11436370                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            21.760981                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206934720330                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    28.542035                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    22.473345                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.445969                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.351146                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.797115                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        264946398                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       264946398                       # Number of data accesses
system.cpu5.numPwrStateTransitions                172                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    173459.494118                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   221747.470102                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         3883                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       807122                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   957941666949                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     14744057                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    350962071                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     36287196                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       387249267                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    350962071                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     36287196                       # number of overall hits
system.cpu5.icache.overall_hits::total      387249267                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          215                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           64                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           279                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          215                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           64                       # number of overall misses
system.cpu5.icache.overall_misses::total          279                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst      9151464                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9151464                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst      9151464                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9151464                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    350962286                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     36287260                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    387249546                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    350962286                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     36287260                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    387249546                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000002                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000002                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 142991.625000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 32800.946237                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 142991.625000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 32800.946237                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          100                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      7897288                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7897288                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      7897288                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7897288                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 143587.054545                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 143587.054545                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 143587.054545                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 143587.054545                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    350962071                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     36287196                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      387249267                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          215                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           64                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst      9151464                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9151464                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    350962286                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     36287260                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    387249546                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 142991.625000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 32800.946237                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      7897288                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7897288                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 143587.054545                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 143587.054545                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          198.409013                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          387249537                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1434257.544444                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206936668856                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   178.277185                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    20.131828                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.285701                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.032263                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.317963                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.432692                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15102732564                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15102732564                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    143149155                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     85710446                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       228859601                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    143149155                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     85710446                       # number of overall hits
system.cpu5.dcache.overall_hits::total      228859601                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      6609682                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      9504125                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      16113807                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      6609682                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      9504125                       # number of overall misses
system.cpu5.dcache.overall_misses::total     16113807                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 984724645142                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 984724645142                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 984724645142                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 984724645142                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149758837                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     95214571                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    244973408                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149758837                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     95214571                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    244973408                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.044136                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.099818                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.065778                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.044136                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.099818                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.065778                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 103610.237149                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 61110.614341                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 103610.237149                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 61110.614341                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      1035648                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         7083                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            74990                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            251                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    13.810481                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    28.219124                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      2190224                       # number of writebacks
system.cpu5.dcache.writebacks::total          2190224                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data      4636207                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total      4636207                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data      4636207                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total      4636207                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      4867918                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      4867918                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      4867918                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      4867918                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 512287017355                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 512287017355                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 512287017355                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 512287017355                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.051126                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019871                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.051126                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.019871                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 105237.396635                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 105237.396635                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 105237.396635                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 105237.396635                       # average overall mshr miss latency
system.cpu5.dcache.replacements              11022436                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76766166                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     46764252                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      123530418                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      5906557                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      7603469                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     13510026                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 847410173284                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 847410173284                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82672723                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     54367721                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    137040444                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.071445                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.139853                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.098584                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 111450.467317                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 62724.540522                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      3355498                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      3355498                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      4247971                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      4247971                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 465684336903                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 465684336903                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.078134                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.030998                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 109625.121476                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 109625.121476                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66382989                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     38946194                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     105329183                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       703125                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      1900656                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      2603781                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 137314471858                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 137314471858                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67086114                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     40846850                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    107932964                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.010481                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.046531                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.024124                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 72245.830838                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 52736.567268                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      1280709                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      1280709                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       619947                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       619947                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  46602680452                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  46602680452                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.015177                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.005744                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 75172.039629                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 75172.039629                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3161521                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       996699                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      4158220                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13469                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data       101277                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       114746                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   4166331016                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4166331016                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3174990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data      1097976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      4272966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004242                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.092240                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.026854                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 41137.978179                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 36309.161243                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        70622                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        70622                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        30655                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        30655                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    838795282                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    838795282                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.027920                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.007174                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 27362.429685                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27362.429685                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3111624                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       943192                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      4054816                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        56606                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        54949                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       111555                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data   1126035494                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   1126035494                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3168230                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       998141                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      4166371                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017867                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.055051                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.026775                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 20492.374638                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 10093.993940                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        51382                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        51382                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    894843554                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    894843554                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.051478                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.012333                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17415.506481                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17415.506481                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data     70507708                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     70507708                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data     62540170                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     62540170                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           51.037551                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          248750892                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         11429902                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            21.763169                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206936681358                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    28.512032                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    22.525519                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.445500                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.351961                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.797462                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        264842647                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       264842647                       # Number of data accesses
system.cpu2.numPwrStateTransitions                132                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    217020.292308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   236752.506757                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4615                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       830601                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   957942304687                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     14106319                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    351003844                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     36221220                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       387225064                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    351003844                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     36221220                       # number of overall hits
system.cpu2.icache.overall_hits::total      387225064                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           286                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total          286                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     10714214                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10714214                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     10714214                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10714214                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    351004058                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     36221292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    387225350                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    351004058                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     36221292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    387225350                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 148808.527778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37462.286713                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 148808.527778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37462.286713                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           59                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           59                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      8542278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8542278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      8542278                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8542278                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 144784.372881                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 144784.372881                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 144784.372881                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 144784.372881                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    351003844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     36221220                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      387225064                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     10714214                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10714214                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    351004058                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     36221292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    387225350                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 148808.527778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37462.286713                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           59                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      8542278                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8542278                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 144784.372881                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 144784.372881                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          199.450790                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          387225337                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1418407.827839                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206930558950                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   178.160468                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    21.290322                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.285514                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.034119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.319633                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15101788923                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15101788923                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    143072336                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     85579791                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       228652127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    143072336                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     85579791                       # number of overall hits
system.cpu2.dcache.overall_hits::total      228652127                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      6596078                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      9507758                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16103836                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      6596078                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      9507758                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16103836                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 983322191658                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 983322191658                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 983322191658                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 983322191658                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149668414                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     95087549                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    244755963                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149668414                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     95087549                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    244755963                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.044071                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.099990                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.065795                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.044071                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.099990                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065795                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 103423.140519                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61061.363992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 103423.140519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61061.363992                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1020265                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4857                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            74836                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            224                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    13.633345                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    21.683036                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2191616                       # number of writebacks
system.cpu2.dcache.writebacks::total          2191616                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data      4638146                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4638146                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data      4638146                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4638146                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      4869612                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4869612                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      4869612                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4869612                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 512838878445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 512838878445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 512838878445                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 512838878445                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.051212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.051212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019896                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 105314.115056                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105314.115056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 105314.115056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105314.115056                       # average overall mshr miss latency
system.cpu2.dcache.replacements              11008262                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76705079                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     46737355                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      123442434                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      5897038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      7592036                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13489074                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 847036051176                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 847036051176                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82602117                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     54329391                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    136931508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.071391                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.139741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.098510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 111569.024591                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 62794.232664                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      3348729                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3348729                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      4243307                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4243307                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 466132383691                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 466132383691                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.078103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 109851.204188                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109851.204188                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66367257                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     38842436                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     105209693                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       699040                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      1915722                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2614762                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 136286140482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 136286140482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67066297                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     40758158                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    107824455                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.010423                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.047002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.024250                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 71140.875598                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52121.814713                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      1289417                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1289417                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       626305                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       626305                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  46706494754                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  46706494754                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.015366                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005809                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 74574.679675                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74574.679675                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3172587                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       986789                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4159376                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13261                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data       100151                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       113412                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   4112755268                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4112755268                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3185848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data      1086940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4272788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004162                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.092140                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026543                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 41065.543709                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36263.845695                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        69515                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        69515                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        30636                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        30636                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    835555566                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    835555566                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.028186                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007170                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 27273.650803                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27273.650803                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3121570                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       932872                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4054442                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        57531                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        55083                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       112614                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data   1129627140                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1129627140                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3179101                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       987955                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4167056                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.018097                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.055755                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027025                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 20507.727248                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10030.965422                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        51541                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        51541                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    897875385                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    897875385                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.052169                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.012369                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17420.604664                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17420.604664                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data     71688254                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     71688254                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data     63616182                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     63616182                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           50.829459                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          248532994                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         11416875                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.768916                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206930571452                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    28.332482                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    22.496977                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.442695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.351515                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.794210                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        264612682                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       264612682                       # Number of data accesses
system.cpu3.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    180569.169014                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   229253.777060                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         4246                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       820401                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   957943590595                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     12820411                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    350948975                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     36286126                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       387235101                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    350948975                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     36286126                       # number of overall hits
system.cpu3.icache.overall_hits::total      387235101                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          215                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           272                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          215                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total          272                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst      8804980                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8804980                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst      8804980                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8804980                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    350949190                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     36286183                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    387235373                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    350949190                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     36286183                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    387235373                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 154473.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32371.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 154473.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32371.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          104                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      7687672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7687672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      7687672                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7687672                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 153753.440000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153753.440000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 153753.440000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153753.440000                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    350948975                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     36286126                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      387235101                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst      8804980                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8804980                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    350949190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     36286183                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    387235373                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 154473.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32371.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      7687672                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7687672                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 153753.440000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153753.440000                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          197.716072                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          387235366                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              265                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1461265.532075                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   179.016668                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    18.699405                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.286886                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.029967                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.316853                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.424679                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15102179812                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15102179812                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    143197134                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     85758575                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       228955709                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    143197134                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     85758575                       # number of overall hits
system.cpu3.dcache.overall_hits::total      228955709                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      6617112                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      9489470                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16106582                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      6617112                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      9489470                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16106582                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 981064476484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 981064476484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 981064476484                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 981064476484                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    149814246                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     95248045                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    245062291                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    149814246                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     95248045                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    245062291                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.044169                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.099629                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.065724                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.044169                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.099629                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065724                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 103384.538492                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60910.780232                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 103384.538492                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60910.780232                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1004861                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         4913                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            74339                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            206                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.517279                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    23.849515                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2194728                       # number of writebacks
system.cpu3.dcache.writebacks::total          2194728                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data      4626703                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4626703                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data      4626703                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4626703                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      4862767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4862767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      4862767                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4862767                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 512302439213                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 512302439213                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 512302439213                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 512302439213                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.051054                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019843                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.051054                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019843                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 105352.043232                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105352.043232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 105352.043232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105352.043232                       # average overall mshr miss latency
system.cpu3.dcache.replacements              11022724                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76797781                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     46765998                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      123563779                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      5910224                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      7594505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13504729                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 848320259334                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 848320259334                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82708005                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     54360503                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    137068508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.071459                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.139706                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.098525                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 111701.850132                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62816.533329                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      3350943                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3350943                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      4243562                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4243562                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 466543090898                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 466543090898                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.078063                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030959                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 109941.386717                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109941.386717                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66399353                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     38992577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     105391930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       706888                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      1894965                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2601853                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 132744217150                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 132744217150                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67106241                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     40887542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    107993783                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.010534                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.046346                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.024093                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 70051.012631                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 51019.107209                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      1275760                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1275760                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       619205                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       619205                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  45759348315                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45759348315                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.015144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 73900.159584                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73900.159584                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3156978                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data      1001519                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      4158497                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13266                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data       101376                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       114642                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   4174530878                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4174530878                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3170244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data      1102895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      4273139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004185                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.091918                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.026829                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 41178.690006                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 36413.625704                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        71027                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        71027                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        30349                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        30349                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    813148902                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    813148902                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.027518                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.007102                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 26793.268378                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26793.268378                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3106807                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       946754                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      4053561                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        56841                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        55423                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       112264                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data   1143641882                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1143641882                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3163648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data      1002177                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      4165825                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.017967                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.055303                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.026949                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 20634.788481                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10187.075839                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        52108                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        52108                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    909034793                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    909034793                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.051995                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.012508                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17445.205976                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17445.205976                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data     70545214                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     70545214                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data     62590352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     62590352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           51.348731                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          248849234                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         11430829                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.770008                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    28.848321                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    22.500410                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.450755                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.351569                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.802324                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        264932084                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       264932084                       # Number of data accesses
system.cpu0.numPwrStateTransitions              15358                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         7678                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    80501.596770                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   47687.083601                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         7678    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17133                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2472405                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           7678                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   957338319746                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    618091260                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   2001704107                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    186731090                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2188435197                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   2001704107                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    186731090                       # number of overall hits
system.cpu0.icache.overall_hits::total     2188435197                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          929                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           980                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          929                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total          980                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst      8794947                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8794947                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst      8794947                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8794947                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   2001705036                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    186731141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2188436177                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   2001705036                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    186731141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2188436177                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 172449.941176                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8974.435714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 172449.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8974.435714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          248                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          342                       # number of writebacks
system.cpu0.icache.writebacks::total              342                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      6662826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6662826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      6662826                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6662826                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 180076.378378                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180076.378378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 180076.378378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180076.378378                       # average overall mshr miss latency
system.cpu0.icache.replacements                   342                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   2001704107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    186731090                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2188435197                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          980                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst      8794947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8794947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   2001705036                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    186731141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2188436177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 172449.941176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8974.435714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      6662826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6662826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 180076.378378                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180076.378378                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.685125                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2188436163                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              966                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2265461.866460                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   610.200386                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    13.484739                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.977885                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.021610                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999495                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      85349011869                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     85349011869                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    725656151                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    522803405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1248459556                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    725656151                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    522803405                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1248459556                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data     10535190                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     12459482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22994672                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data     10535190                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     12459482                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22994672                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 1111480800400                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1111480800400                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 1111480800400                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1111480800400                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    736191341                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    535262887                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1271454228                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    736191341                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    535262887                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1271454228                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.014310                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.023277                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018085                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.014310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.023277                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018085                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 89207.625197                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48336.449435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 89207.625197                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48336.449435                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        87378                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2930                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    29.821843                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6803640                       # number of writebacks
system.cpu0.dcache.writebacks::total          6803640                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data      9854875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9854875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data      9854875                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9854875                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      2604607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2604607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      2604607                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2604607                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data 154918583704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 154918583704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data 154918583704                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 154918583704                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 59478.679011                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59478.679011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 59478.679011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59478.679011                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10579701                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    387098426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    293966106                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      681064532                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      5084306                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      2199039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7283345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  55301129706                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  55301129706                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    392182732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    296165145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    688347877                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.012964                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.007425                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 25147.862183                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7592.820292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data       859847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       859847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      1339192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1339192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  36891785670                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  36891785670                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.004522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 27547.794245                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27547.794245                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    338557725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    228837299                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     567395024                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      5450884                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data     10260443                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15711327                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data 1056179670694                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1056179670694                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    344008609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    239097742                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    583106351                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.015845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.042913                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026944                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 102937.043819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67224.090664                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data      8995028                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8995028                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data      1265415                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1265415                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data 118026798034                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 118026798034                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.005292                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002170                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 93271.217770                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93271.217770                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     31825977                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     30106660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     61932637                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data        30549                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data       286491                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       317040                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data  10437539190                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total  10437539190                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     31856526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     30393151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     62249677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000959                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.009426                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005093                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 36432.345833                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32921.836961                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data       221806                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total       221806                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data        64685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        64685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data   2688180075                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2688180075                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001039                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 41558.013063                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41558.013063                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     31322018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     29170438                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     60492456                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       520339                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data       613680                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total      1134019                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data  20094440619                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total  20094440619                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     31842357                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     29784118                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     61626475                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.016341                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.020604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018401                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 32744.167349                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17719.668382                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data       613680                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       613680                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data  19612431987                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total  19612431987                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.020604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.009958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 31958.727654                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 31958.727654                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data   1604281983                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total   1604281983                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data   1574481495                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total   1574481495                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.414826                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1385721595                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12169211                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           113.871113                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   177.110933                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data    78.303892                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.691840                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.305875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997714                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      44662741371                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     44662741371                       # Number of data accesses
system.cpu1.numPwrStateTransitions                194                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           96                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    153402.781250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   212174.538384                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         4032                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       849841                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             96                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957941684339                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED     14726667                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  572971532208                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    350978960                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     36239940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       387218900                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    350978960                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     36239940                       # number of overall hits
system.cpu1.icache.overall_hits::total      387218900                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           70                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           284                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           70                       # number of overall misses
system.cpu1.icache.overall_misses::total          284                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst      9221118                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9221118                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst      9221118                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9221118                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst    350979174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     36240010                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    387219184                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    350979174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     36240010                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    387219184                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 131730.257143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32468.725352                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 131730.257143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32468.725352                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           63                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           63                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      8552802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8552802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      8552802                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8552802                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 135758.761905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135758.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 135758.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135758.761905                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    350978960                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     36239940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      387218900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           70                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          284                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst      9221118                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9221118                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    350979174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     36240010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    387219184                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 131730.257143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32468.725352                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           63                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      8552802                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8552802                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 135758.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135758.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          201.718860                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          387219177                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1397903.166065                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206928496120                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   178.184828                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    23.534032                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.285553                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.037715                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.323267                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15101548453                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15101548453                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    143167637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data     85718578                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       228886215                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    143167637                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data     85718578                       # number of overall hits
system.cpu1.dcache.overall_hits::total      228886215                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      6606123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      9503924                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16110047                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      6606123                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      9503924                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16110047                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 986251329590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 986251329590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 986251329590                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 986251329590                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    149773760                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data     95222502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    244996262                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    149773760                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data     95222502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    244996262                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.044107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.099808                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.065756                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.044107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.099808                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065756                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 103773.065693                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61219.643220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 103773.065693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61219.643220                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1095322                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5231                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            75817                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            239                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.446918                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    21.887029                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2189755                       # number of writebacks
system.cpu1.dcache.writebacks::total          2189755                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data      4637952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4637952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data      4637952                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4637952                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      4865972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4865972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      4865972                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4865972                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 514012651266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 514012651266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 514012651266                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 514012651266                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.051101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.051101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019861                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 105634.116116                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105634.116116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 105634.116116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105634.116116                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11013876                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     76767691                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     46819250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      123586941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5903789                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      7592830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     13496619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 848308406324                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 848308406324                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     82671480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     54412080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    137083560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.071413                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.139543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098455                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 111724.930800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62853.401013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data      3352095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3352095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      4240735                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4240735                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 466852189334                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 466852189334                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.077937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030935                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 110087.564852                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110087.564852                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     66399946                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     38899328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     105299274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data       702334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      1911094                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2613428                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 137942923266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 137942923266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     67102280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     40810422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    107912702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.010467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.046829                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.024218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 72180.082856                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52782.369848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      1285857                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1285857                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       625237                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       625237                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  47160461932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47160461932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.015321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005794                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 75428.136742                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75428.136742                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data      3163791                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       983589                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      4147380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        13729                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data       100172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       113901                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   4117828754                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4117828754                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data      3177520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data      1083761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      4261281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.004321                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.092430                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.026729                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 41107.582498                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36152.700626                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        69805                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        69805                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        30367                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        30367                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    827702474                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    827702474                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.028020                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007126                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 27256.642869                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27256.642869                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data      3112464                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       928994                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      4041458                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        58084                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        54773                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       112857                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data   1124338794                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1124338794                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data      3170548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       983767                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      4154315                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.018320                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.055677                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.027166                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 20527.245066                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9962.508254                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        51279                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        51279                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    893243934                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    893243934                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.052125                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012344                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17419.293161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17419.293161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data     70177298                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     70177298                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data     62287274                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     62287274                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           51.056215                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          248748898                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11423236                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.775695                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206928508622                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    28.516540                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    22.539675                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.445571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.352182                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.797753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        264835094                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       264835094                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions          124                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 217313.677419                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 179749.949778                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value         8445                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       650787                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           62                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 566542357412                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED     13473448                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 964372112354                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions          120                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 198010.050000                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 185613.194987                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        13475                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       679202                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           60                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 569471765061                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED     11880603                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 961444297550                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8177653                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         8302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4256538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1257506                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          969429                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1086425                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1873411                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        24713                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        50406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           719024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          716291                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16782950                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           85                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           85                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     11914170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side     10569984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22484358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    797115776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side    808201472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1605334656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17452302                       # Total snoops (count)
system.tol2bus.snoopTraffic                 506011648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20251651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.387913                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12395775     61.21%     61.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7855876     38.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20251651                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10850938710                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7346163008                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4950144924                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       7967173948                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            1.4                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions          118                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           59                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 202198.237288                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 173112.295191                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        12321                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       610697                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           59                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 571508538236                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED     11929696                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 959407475282                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data     46456064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    302533504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    302691328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    302035712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    278788608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    278903296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    279646720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    282650752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    303600000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    304230016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    302844160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    279078144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    278849664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    279344512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    302285056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    302175488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    302303616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data         1280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        4728475136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        57216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    990733696                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      990733696                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       362938                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      2363543                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      2364776                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      2359654                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      2178036                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      2178932                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      2184740                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      2208209                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      2371875                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      2376797                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      2365970                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      2180298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      2178513                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      2182379                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      2361602                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      2360746                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      2361747                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           36941212                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      7740107                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           7740107                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         4021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data     81079183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         6255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    528007915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    528283363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         5138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    527139125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         7149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    486566247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         5808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    486766410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         5585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    488063899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         5138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    493306798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    529869257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    530968816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         5585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    528550099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         4915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    487071570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         5808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    486672807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         5362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    487536459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         6032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    527574302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         5362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    527383074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         5138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    527606694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst         3128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data         2234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           8252548111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         4021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         6255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         6479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         5138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         7149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         5808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         5585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         5138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         6479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         6479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         5585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         4915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         5808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         5362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         6032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         5362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         5138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst         3128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           99858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1729115044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1729115044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1729115044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         4021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     81079183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         6255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    528007915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    528283363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         5138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    527139125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         7149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    486566247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         5808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    486766410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         5585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    488063899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         5138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    493306798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    529869257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    530968816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         5585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    528550099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         4915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    487071570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         5808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    486672807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         5362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    487536459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         6032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    527574302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         5362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    527383074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         5138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    527606694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst         3128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data         2234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          9981663155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  13433240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples    687506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   4140426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   4112251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   4102184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   3984235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   3987079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   4039952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   4171299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   4256705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   4244305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   4129953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   4025526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   4042671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   4121779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   4273037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   4241505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   4120506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000018263766                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       838771                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       838771                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           74041132                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          12683615                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   36941213                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   7740107                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 73882426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                15480214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               7200593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              2046974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          5474934                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1499878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1867284                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          4182893                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          6248542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          9314962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1327644                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          4587617                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           675642                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          9081455                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1754413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         3187955                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         3673005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         5790975                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         3324560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         4690074                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           743536                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           808712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           558176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           867303                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           830831                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           773711                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           783918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           766388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           438057                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           773515                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          808524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         1199213                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1800174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          541837                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          865068                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          874253                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     12.11                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     29.78                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                4523524891771                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              333409165000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           5773809260521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    67837.44                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               86587.44                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                    21825                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                42241684                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                8678217                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.35                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.60                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             73882426                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            15480214                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 494304                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 693506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                1783829                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                2252241                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                3544961                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                4108696                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                5015099                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                5407400                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                5590672                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                5652593                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               5191975                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11               4962398                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12               4170356                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13               3803915                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14               2990082                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15               2630647                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               1959637                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               1675391                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18               1194327                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                999358                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                684066                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                563543                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                371107                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                301981                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                191028                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                152831                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                 92871                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                 73128                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                 42946                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                 33097                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                 30941                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                 22907                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   905                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  1504                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 23539                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                191306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                236665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                456496                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                498463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                662037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                690109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                788150                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                803071                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                859866                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                868532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                902207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                905085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                924066                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                922781                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                930950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                870807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                387796                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                344097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                224495                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                205584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                138100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                127157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                 87566                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                 80885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                 56776                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                 52751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                 37304                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                 34565                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                 24433                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 22449                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 15816                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                 14624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                 10220                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  9357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  6656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  6217                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  4306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  4010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   990                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    77                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    54                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     29195132                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   175.623801                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.578697                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.716006                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       150405      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     22421470     76.80%     77.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      4451490     15.25%     92.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      1229485      4.21%     96.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       426086      1.46%     98.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       201927      0.69%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       113400      0.39%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        69177      0.24%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       131692      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     29195132                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       838771                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     79.499385                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    71.311898                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    35.279853                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          6021      0.72%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        44294      5.28%      6.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        97791     11.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63       145252     17.32%     34.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       160487     19.13%     54.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       140152     16.71%     70.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111       100260     11.95%     82.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        63174      7.53%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        37736      4.50%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        21429      2.55%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        11261      1.34%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         5693      0.68%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         2843      0.34%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         1327      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          587      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          274      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271          117      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287           41      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       838771                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       838771                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.015356                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.013809                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.244379                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          833971     99.43%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1457      0.17%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            1208      0.14%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             994      0.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             465      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             359      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             102      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             115      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              27      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              41      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       838771                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            4267637312                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              460837952                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              859725824                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             4728475264                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           990733696                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     7448.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1500.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  8252.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1729.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       69.91                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   58.19                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  11.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 572971508990                       # Total gap between requests
system.mem_ctrls0.avgGap                     12823.51                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     44000384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    264987264                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    263184064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    262539776                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    254991040                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    255173056                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    258556928                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    266963136                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    272429120                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    271635520                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    264316992                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    257633664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    258730944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    263793856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    273474368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    271456320                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    263712384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data         1280                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    859725824                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 4021.142186805194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 76793316.118935883045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 6255.110068363636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 462478934.998474538326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 6478.506856519480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 459331832.745329082012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 5138.126127584415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 458207365.012146651745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 7148.697220987012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 445032651.129049837589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 5808.316492051948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 445350321.361807405949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 5584.919703896103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 451256150.551889419556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 5138.126127584415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 465927399.518842220306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 6478.506856519480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 475467112.563461244106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 6478.506856519480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 474082052.476895034313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 5584.919703896103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 461309117.717296481133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 4914.729339428571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 449644789.518921315670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 5808.316492051948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 451559858.485387265682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 5361.522915740259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 460396095.044103503227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 6031.713280207791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 477291370.735541880131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 5361.522915740259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 473769296.973476827145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 5138.126127584415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 460253902.988442361355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 3127.555034181818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 2233.967881558441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1500468654.501847982407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data       725876                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data      4727086                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      4729552                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      4719308                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      4356074                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      4357864                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      4369480                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      4416418                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      4743750                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      4753594                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      4731940                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      4360596                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      4357026                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      4364758                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      4723204                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      4721492                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      4723494                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data           20                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     15480214                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      4088858                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data  67376920716                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      5722470                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 356214500155                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      6130132                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 355153802685                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5905456                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 356690867710                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      6257108                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 344035265415                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      5675894                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 344417027946                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      4795112                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 346026905800                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      5000528                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 361260020146                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      6406542                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 368007081963                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      5299020                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 369897861798                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      4520104                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 359738494442                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      4417342                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 347001383351                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      4980220                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 347413232369                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5064200                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 357212295025                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      5642384                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 367795371916                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      4414814                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 368150751659                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      4648176                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 357322323885                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      4407900                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data      1777280                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 16502170212270                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    113579.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     92821.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    102186.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     75356.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    105691.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     75092.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    128379.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     75581.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     97767.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     78978.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    109151.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     79033.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst     95902.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     79191.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst    108707.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     81799.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst    110457.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     77577.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst     91362.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     77814.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     90402.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     76023.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    100394.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     79576.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst     95773.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     79736.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst    105504.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     81840.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    104488.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     77869.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst     91975.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     77973.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst    101047.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     75647.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst    157425.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     88864.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1066016.93                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        104428469040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         55505017260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       229751484060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       38109346020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    45229513680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    260013145980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      1062591360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      734099567400                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1281.214731                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE    720003680                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  19132620000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 553118908528                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        104024887680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         55290508680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       246356789280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       32012041500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    45229513680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    260018025750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      1058517120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      743990283690                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1298.476873                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    712454216                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  19132620000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 553126457992                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data     45384960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    257413376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    257753600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    256976640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    280496768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    280953600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    283180160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    277077120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    256231296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    257035008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    258057088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    281012992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    281956736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    280180864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    254903552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    254667136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    257078656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        4320428288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    935385088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      935385088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       354570                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      2011042                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      2013700                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      2007630                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      2191381                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      2194950                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      2212345                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      2164665                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      2001807                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      2008086                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      2016071                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      2195414                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      2202787                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      2188913                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      1991434                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      1989587                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      2008427                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           33753346                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      7307696                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           7307696                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         4245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data     79209799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         7819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    449260324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         6702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    449854112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         6032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    448498094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         8042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    489547477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    490344780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         6925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    494230767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         6702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    483579208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         7819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    447197254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         7819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    448599963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         6925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    450383786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         6032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    490448436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         6702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    492095541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         7595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    488996134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         6925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    444879959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         6032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    444467346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         7372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    448676141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst         3574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data          223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           7540389086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         4245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         7819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         6702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         6032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         8042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         6479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         6925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         6702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         7819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         7819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         6925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         6032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         6702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         7595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         6925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         6032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         7372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst         3574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          119741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1632515815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1632515815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1632515815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         4245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     79209799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         7819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    449260324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         6702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    449854112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         6032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    448498094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         8042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    489547477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    490344780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         6925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    494230767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         6702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    483579208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         7819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    447197254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         7819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    448599963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         6925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    450383786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         6032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    490448436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         6702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    492095541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         7595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    488996134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         6925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    444879959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         6032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    444467346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         7372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    448676141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst         3574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data          223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          9172904901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  12754490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples    671859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   3771839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   3761726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   3736814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   3879090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   3879755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   3919562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   3731148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   3644595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   3670201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   3777091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   3902598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   3919318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   3779327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   3662562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   3650509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   3754039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000021017142                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       795970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       795970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           70162095                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          12037315                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   33753351                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   7307696                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 67506702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                14615392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               6393595                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              1860902                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1918216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          7019540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          7133296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1508963                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          3052684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          6569997                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          3413509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          4096335                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           474612                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          3773833                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1551513                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         3629600                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         2105928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         6968230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         5453334                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         2443514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           994999                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           540137                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           435776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           854885                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           847273                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           752436                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           773501                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           509828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           572894                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           768210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          795377                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11         1265323                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         1259503                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          650058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          853225                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          881043                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     10.74                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     28.92                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                3843553180073                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              305565520000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           4989423880073                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    62892.45                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               81642.45                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                     3063                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                38163516                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                8257748                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.45                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.74                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             67506702                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            14615392                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 734963                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1010555                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                2447773                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                3009475                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                4421360                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                4964416                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                5605617                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                5824698                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                5514230                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                5350362                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               4470886                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               4100533                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               3129554                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               2747707                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               1958402                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               1666940                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               1125681                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                937712                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                603264                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                494817                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                304349                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                247016                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                144410                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                114901                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                 63487                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                 49232                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 25776                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 19335                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                  9680                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                  7221                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                  5122                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                  3633                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  1553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  2428                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 33439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                227449                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                282369                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                511883                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                557956                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                709176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                734256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                812937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                824009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                862773                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                868019                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                887205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                885822                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                892290                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                887621                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                888241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                808141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                283339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                238805                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                135133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                119544                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                 71143                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 63117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 38364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 34109                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 21228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 19126                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 12080                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 10708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                  6937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  6272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  4172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  3739                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  2416                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  2155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  1422                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  1277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   742                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     27446293                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   172.246303                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   155.003014                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   109.280026                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       155812      0.57%      0.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     21194959     77.22%     77.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      4291935     15.64%     93.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      1068209      3.89%     97.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       344228      1.25%     98.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       151085      0.55%     99.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        82939      0.30%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        51679      0.19%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       105447      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     27446293                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       795970                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     76.778096                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    69.744367                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    32.400063                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          4048      0.51%      0.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        36403      4.57%      5.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        99820     12.54%     17.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       154990     19.47%     37.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       165270     20.76%     57.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       131215     16.48%     74.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        89854     11.29%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        54913      6.90%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        30725      3.86%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        15527      1.95%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         7441      0.93%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         3287      0.41%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         1444      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          599      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          274      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255           98      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           38      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       795970                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       795970                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.023805                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.021421                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.302680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          788943     99.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2124      0.27%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            1700      0.21%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1523      0.19%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             625      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             588      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             155      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             179      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              46      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              49      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       795970                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            3911238656                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              409190080                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              816285952                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             4320428928                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           935385088                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     6826.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1424.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  7540.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1632.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       64.46                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   53.33                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.13                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 572971516706                       # Total gap between requests
system.mem_ctrls1.avgGap                     13954.14                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     42998976                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    241397696                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    240750464                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    239155968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    248261760                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    248304320                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    250851968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    238793472                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    233254080                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    234892864                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    241733824                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    249766272                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    250836352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    241876928                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    234403968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    233632512                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    240258496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    816285952                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 4244.538974961039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 75045571.346798643470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 7818.887585454545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 421308359.020475506783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 6701.903644675323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 420178753.161165475845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 6031.713280207791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 417395899.371108114719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 8042.284373610389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 433288123.483726680279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 6478.506856519480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 433362402.915788531303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 6925.300432831168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 437808780.888848364353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 6701.903644675323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 416763239.667050778866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 7818.887585454545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 407095408.564424395561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 7818.887585454545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 409955557.643183648586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 6925.300432831168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 421894998.986172735691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 6031.713280207791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 435913929.331710517406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 6701.903644675323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 437781526.480693340302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 7595.490797298700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 422144756.595330953598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 6925.300432831168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 409102293.610822379589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 6031.713280207791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 407755881.168607115746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 7372.094009142857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 419320127.605888485909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 3574.348610493506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 223.396788155844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1424653592.918246507645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data       709140                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      4022086                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      4027400                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      4015262                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      4382762                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      4389900                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      4424690                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      4329330                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      4003616                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      4016172                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      4032144                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      4390828                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      4405574                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      4377826                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      3982868                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      3979176                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      4016854                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     14615392                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      4704018                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data  63104548683                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      6043476                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 306999441675                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      5808340                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 306187258553                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      4273728                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 304295383412                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      7376190                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 315204169382                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      4543742                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 315996054618                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5417120                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 317899797697                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      5953882                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 304513580325                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      5001628                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 297521724432                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      6376740                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 298611057513                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5587822                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 307441688388                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      4722416                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 316568054890                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      6035958                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 318676689740                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      5329758                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 309143149990                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      5041644                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 299890357751                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      3695712                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 301081145171                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      6273516                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 306194309915                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      3071720                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data       210528                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 15990887979833                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    123789.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     88987.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst     86335.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     76328.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst     96805.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     76026.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst     79143.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     75784.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    102447.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     71919.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     78340.38                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     71982.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     87372.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     71846.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     99231.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     70337.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst     71451.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     74313.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst     91096.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     74352.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     90126.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     76247.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     87452.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     72097.58                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    100599.30                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     72334.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst     78378.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     70615.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst     81316.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     75295.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     68439.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     75664.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst     95053.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     76227.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst     95991.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data    105264.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1094112.84                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   62.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         95662683900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         50845891965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       188500005540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       36778204260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    45229513680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    260014755660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1061267040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      678092322045                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1183.465991                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    689724712                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  19132620000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 553149187496                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        100303948080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         53312786175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       247847535600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       29800118700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    45229513680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    260096017710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       992837280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      737582757225                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1287.293898                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    542672999                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  19132620000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 553296239209                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data       571367                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.data      3523317                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4094685                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data       571367                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.data      3523317                       # number of overall hits
system.l2.overall_hits::total                 4094685                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data      1535271                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::total                1535349                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data      1535271                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.data           11                       # number of overall misses
system.l2.overall_misses::total               1535349                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      6613203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data 130694275722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.inst      6380100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.data      1944054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130709213079                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      6613203                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data 130694275722                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.inst      6380100                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.data      1944054                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130709213079                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      2106638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.data      3523328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5630034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      2106638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.data      3523328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5630034                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.728778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.data     0.000003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.272707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.728778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.data     0.000003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.272707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 178735.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 85127.821552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.inst       212670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.data 176732.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85133.225787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 178735.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 85127.821552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.inst       212670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.data 176732.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85133.225787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              667581                       # number of writebacks
system.l2.writebacks::total                    667581                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data      1535271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.data           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1535349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data      1535271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.data           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1535349                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      6296780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data 117559419742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.inst      6124187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.data      1849513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117573690222                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      6296780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data 117559419742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.inst      6124187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.data      1849513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117573690222                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.728778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.data     0.000003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.272707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.728778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.data     0.000003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 170183.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 76572.422551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.inst 204139.566667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.data 168137.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76577.827075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 170183.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 76572.422551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.inst 204139.566667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.data 168137.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76577.827075                       # average overall mshr miss latency
system.l2.replacements                         668650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3588957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3588957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3588957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3588957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus00.data       568949                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             568949                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data  18239772814                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  18239772814                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       568949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           568949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 32058.713196                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32058.713196                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       568949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        568949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data  13386873930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  13386873930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 23529.128147                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23529.128147                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data       610545                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           610545                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data  18882658346                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total  18882658346                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data       610545                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         610545                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 30927.545629                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 30927.545629                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data       610545                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       610545                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data  13942342779                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  13942342779                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 22835.897074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22835.897074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data         3135                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total         3135                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data   1526938396                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total   1526938396                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data         3135                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total         3135                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 487061.689314                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 487061.689314                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data         3135                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total         3135                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data   1221518234                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total   1221518234                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 389638.990112                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 389638.990112                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data          693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus17.data          690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1383                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       697018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              697018                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data  98093011909                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   98093011909                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       697711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus17.data          690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            698401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.999007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 140732.394155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 140732.394155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       697018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         697018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data  92124284845                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  92124284845                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.999007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 132169.161837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 132169.161837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus17.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus17.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      6613203                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus17.inst      6380100                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12993303                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus17.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus17.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 178735.216216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus17.inst       212670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 193929.895522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus17.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      6296780                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus17.inst      6124187                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12420967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus17.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 170183.243243                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus17.inst 204139.566667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 185387.567164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data       570674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus17.data      3522627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4093301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       838253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus17.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          838264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data  32601263813                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus17.data      1944054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32603207867                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      1408927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus17.data      3522638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4931565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.594958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus17.data     0.000003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 38891.914271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus17.data 176732.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38893.723060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       838253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus17.data           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       838264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  25435134897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus17.data      1849513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25436984410                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.594958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus17.data     0.000003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 30343.028772                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus17.data 168137.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 30344.836961                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus00.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus00.data           85                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            85                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus00.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus00.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus00.data      1601483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1601483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus00.data 18840.976471                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18840.976471                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1530927943214                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32762.611517                       # Cycle average of tags in use
system.l2.tags.total_refs                    18287288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1604567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.397024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.871565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data     956.144891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data     971.090384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     1.710593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data 30817.699058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.inst     1.370387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.data     1.724639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.029179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.029635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.940482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.data     0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999836                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999786                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 188103144                       # Number of tag accesses
system.l2.tags.data_accesses                188103144                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
