// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hier_func_hier_func,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-fsgd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=4127,HLS_SYN_TPT=4100,HLS_SYN_MEM=2,HLS_SYN_DSP=15,HLS_SYN_FF=2963,HLS_SYN_LUT=6265,HLS_VERSION=2019_1}" *)

module hier_func_hier_func (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        fifo_output_V_V_TDATA,
        fifo_output_V_V_TVALID,
        fifo_output_V_V_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 64;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output  [15:0] fifo_output_V_V_TDATA;
output   fifo_output_V_V_TVALID;
input   fifo_output_V_V_TREADY;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [63:0] tancalc_input_V;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [15:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    tancalc_U0_ap_start;
wire    tancalc_U0_ap_done;
wire    tancalc_U0_ap_continue;
wire    tancalc_U0_ap_idle;
wire    tancalc_U0_ap_ready;
wire    tancalc_U0_start_out;
wire    tancalc_U0_start_write;
wire    tancalc_U0_m_axi_tancalc_input_V_AWVALID;
wire   [63:0] tancalc_U0_m_axi_tancalc_input_V_AWADDR;
wire   [0:0] tancalc_U0_m_axi_tancalc_input_V_AWID;
wire   [31:0] tancalc_U0_m_axi_tancalc_input_V_AWLEN;
wire   [2:0] tancalc_U0_m_axi_tancalc_input_V_AWSIZE;
wire   [1:0] tancalc_U0_m_axi_tancalc_input_V_AWBURST;
wire   [1:0] tancalc_U0_m_axi_tancalc_input_V_AWLOCK;
wire   [3:0] tancalc_U0_m_axi_tancalc_input_V_AWCACHE;
wire   [2:0] tancalc_U0_m_axi_tancalc_input_V_AWPROT;
wire   [3:0] tancalc_U0_m_axi_tancalc_input_V_AWQOS;
wire   [3:0] tancalc_U0_m_axi_tancalc_input_V_AWREGION;
wire   [0:0] tancalc_U0_m_axi_tancalc_input_V_AWUSER;
wire    tancalc_U0_m_axi_tancalc_input_V_WVALID;
wire   [15:0] tancalc_U0_m_axi_tancalc_input_V_WDATA;
wire   [1:0] tancalc_U0_m_axi_tancalc_input_V_WSTRB;
wire    tancalc_U0_m_axi_tancalc_input_V_WLAST;
wire   [0:0] tancalc_U0_m_axi_tancalc_input_V_WID;
wire   [0:0] tancalc_U0_m_axi_tancalc_input_V_WUSER;
wire    tancalc_U0_m_axi_tancalc_input_V_ARVALID;
wire   [63:0] tancalc_U0_m_axi_tancalc_input_V_ARADDR;
wire   [0:0] tancalc_U0_m_axi_tancalc_input_V_ARID;
wire   [31:0] tancalc_U0_m_axi_tancalc_input_V_ARLEN;
wire   [2:0] tancalc_U0_m_axi_tancalc_input_V_ARSIZE;
wire   [1:0] tancalc_U0_m_axi_tancalc_input_V_ARBURST;
wire   [1:0] tancalc_U0_m_axi_tancalc_input_V_ARLOCK;
wire   [3:0] tancalc_U0_m_axi_tancalc_input_V_ARCACHE;
wire   [2:0] tancalc_U0_m_axi_tancalc_input_V_ARPROT;
wire   [3:0] tancalc_U0_m_axi_tancalc_input_V_ARQOS;
wire   [3:0] tancalc_U0_m_axi_tancalc_input_V_ARREGION;
wire   [0:0] tancalc_U0_m_axi_tancalc_input_V_ARUSER;
wire    tancalc_U0_m_axi_tancalc_input_V_RREADY;
wire    tancalc_U0_m_axi_tancalc_input_V_BREADY;
wire   [9:0] tancalc_U0_tancalc_output_line_1_V_V_din;
wire    tancalc_U0_tancalc_output_line_1_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_2_V_V_din;
wire    tancalc_U0_tancalc_output_line_2_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_3_V_V_din;
wire    tancalc_U0_tancalc_output_line_3_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_4_V_V_din;
wire    tancalc_U0_tancalc_output_line_4_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_5_V_V_din;
wire    tancalc_U0_tancalc_output_line_5_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_6_V_V_din;
wire    tancalc_U0_tancalc_output_line_6_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_7_V_V_din;
wire    tancalc_U0_tancalc_output_line_7_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_8_V_V_din;
wire    tancalc_U0_tancalc_output_line_8_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_9_V_V_din;
wire    tancalc_U0_tancalc_output_line_9_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_10_V_V_din;
wire    tancalc_U0_tancalc_output_line_10_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_11_V_V_din;
wire    tancalc_U0_tancalc_output_line_11_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_12_V_V_din;
wire    tancalc_U0_tancalc_output_line_12_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_13_V_V_din;
wire    tancalc_U0_tancalc_output_line_13_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_14_V_V_din;
wire    tancalc_U0_tancalc_output_line_14_V_V_write;
wire   [9:0] tancalc_U0_tancalc_output_line_15_V_V_din;
wire    tancalc_U0_tancalc_output_line_15_V_V_write;
wire    fifo_U0_ap_start;
wire    fifo_U0_ap_done;
wire    fifo_U0_ap_continue;
wire    fifo_U0_ap_idle;
wire    fifo_U0_ap_ready;
wire    fifo_U0_fifo_input_line_1_V_V_read;
wire    fifo_U0_fifo_input_line_2_V_V_read;
wire    fifo_U0_fifo_input_line_3_V_V_read;
wire    fifo_U0_fifo_input_line_4_V_V_read;
wire    fifo_U0_fifo_input_line_5_V_V_read;
wire    fifo_U0_fifo_input_line_6_V_V_read;
wire    fifo_U0_fifo_input_line_7_V_V_read;
wire    fifo_U0_fifo_input_line_8_V_V_read;
wire    fifo_U0_fifo_input_line_9_V_V_read;
wire    fifo_U0_fifo_input_line_10_V_V_read;
wire    fifo_U0_fifo_input_line_11_V_V_read;
wire    fifo_U0_fifo_input_line_12_V_V_read;
wire    fifo_U0_fifo_input_line_13_V_V_read;
wire    fifo_U0_fifo_input_line_14_V_V_read;
wire    fifo_U0_fifo_input_line_15_V_V_read;
wire   [15:0] fifo_U0_fifo_output_V_V_TDATA;
wire    fifo_U0_fifo_output_V_V_TVALID;
wire    ap_sync_continue;
wire    stream_array_line_1_V_V_full_n;
wire   [9:0] stream_array_line_1_V_V_dout;
wire    stream_array_line_1_V_V_empty_n;
wire    stream_array_line_2_V_V_full_n;
wire   [9:0] stream_array_line_2_V_V_dout;
wire    stream_array_line_2_V_V_empty_n;
wire    stream_array_line_3_V_V_full_n;
wire   [9:0] stream_array_line_3_V_V_dout;
wire    stream_array_line_3_V_V_empty_n;
wire    stream_array_line_4_V_V_full_n;
wire   [9:0] stream_array_line_4_V_V_dout;
wire    stream_array_line_4_V_V_empty_n;
wire    stream_array_line_5_V_V_full_n;
wire   [9:0] stream_array_line_5_V_V_dout;
wire    stream_array_line_5_V_V_empty_n;
wire    stream_array_line_6_V_V_full_n;
wire   [9:0] stream_array_line_6_V_V_dout;
wire    stream_array_line_6_V_V_empty_n;
wire    stream_array_line_7_V_V_full_n;
wire   [9:0] stream_array_line_7_V_V_dout;
wire    stream_array_line_7_V_V_empty_n;
wire    stream_array_line_8_V_V_full_n;
wire   [9:0] stream_array_line_8_V_V_dout;
wire    stream_array_line_8_V_V_empty_n;
wire    stream_array_line_9_V_V_full_n;
wire   [9:0] stream_array_line_9_V_V_dout;
wire    stream_array_line_9_V_V_empty_n;
wire    stream_array_line_10_V_V_full_n;
wire   [9:0] stream_array_line_10_V_V_dout;
wire    stream_array_line_10_V_V_empty_n;
wire    stream_array_line_11_V_V_full_n;
wire   [9:0] stream_array_line_11_V_V_dout;
wire    stream_array_line_11_V_V_empty_n;
wire    stream_array_line_12_V_V_full_n;
wire   [9:0] stream_array_line_12_V_V_dout;
wire    stream_array_line_12_V_V_empty_n;
wire    stream_array_line_13_V_V_full_n;
wire   [9:0] stream_array_line_13_V_V_dout;
wire    stream_array_line_13_V_V_empty_n;
wire    stream_array_line_14_V_V_full_n;
wire   [9:0] stream_array_line_14_V_V_dout;
wire    stream_array_line_14_V_V_empty_n;
wire    stream_array_line_15_V_V_full_n;
wire   [9:0] stream_array_line_15_V_V_dout;
wire    stream_array_line_15_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_fifo_U0_din;
wire    start_for_fifo_U0_full_n;
wire   [0:0] start_for_fifo_U0_dout;
wire    start_for_fifo_U0_empty_n;
wire    fifo_U0_start_full_n;
wire    fifo_U0_start_write;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
end

hier_func_hier_func_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
hier_func_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .tancalc_input_V(tancalc_input_V)
);

hier_func_hier_func_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
hier_func_gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(tancalc_U0_m_axi_tancalc_input_V_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(tancalc_U0_m_axi_tancalc_input_V_ARADDR),
    .I_ARID(tancalc_U0_m_axi_tancalc_input_V_ARID),
    .I_ARLEN(tancalc_U0_m_axi_tancalc_input_V_ARLEN),
    .I_ARSIZE(tancalc_U0_m_axi_tancalc_input_V_ARSIZE),
    .I_ARLOCK(tancalc_U0_m_axi_tancalc_input_V_ARLOCK),
    .I_ARCACHE(tancalc_U0_m_axi_tancalc_input_V_ARCACHE),
    .I_ARQOS(tancalc_U0_m_axi_tancalc_input_V_ARQOS),
    .I_ARPROT(tancalc_U0_m_axi_tancalc_input_V_ARPROT),
    .I_ARUSER(tancalc_U0_m_axi_tancalc_input_V_ARUSER),
    .I_ARBURST(tancalc_U0_m_axi_tancalc_input_V_ARBURST),
    .I_ARREGION(tancalc_U0_m_axi_tancalc_input_V_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(tancalc_U0_m_axi_tancalc_input_V_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

hier_func_tancalc tancalc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(tancalc_U0_ap_start),
    .start_full_n(start_for_fifo_U0_full_n),
    .ap_done(tancalc_U0_ap_done),
    .ap_continue(tancalc_U0_ap_continue),
    .ap_idle(tancalc_U0_ap_idle),
    .ap_ready(tancalc_U0_ap_ready),
    .start_out(tancalc_U0_start_out),
    .start_write(tancalc_U0_start_write),
    .m_axi_tancalc_input_V_AWVALID(tancalc_U0_m_axi_tancalc_input_V_AWVALID),
    .m_axi_tancalc_input_V_AWREADY(1'b0),
    .m_axi_tancalc_input_V_AWADDR(tancalc_U0_m_axi_tancalc_input_V_AWADDR),
    .m_axi_tancalc_input_V_AWID(tancalc_U0_m_axi_tancalc_input_V_AWID),
    .m_axi_tancalc_input_V_AWLEN(tancalc_U0_m_axi_tancalc_input_V_AWLEN),
    .m_axi_tancalc_input_V_AWSIZE(tancalc_U0_m_axi_tancalc_input_V_AWSIZE),
    .m_axi_tancalc_input_V_AWBURST(tancalc_U0_m_axi_tancalc_input_V_AWBURST),
    .m_axi_tancalc_input_V_AWLOCK(tancalc_U0_m_axi_tancalc_input_V_AWLOCK),
    .m_axi_tancalc_input_V_AWCACHE(tancalc_U0_m_axi_tancalc_input_V_AWCACHE),
    .m_axi_tancalc_input_V_AWPROT(tancalc_U0_m_axi_tancalc_input_V_AWPROT),
    .m_axi_tancalc_input_V_AWQOS(tancalc_U0_m_axi_tancalc_input_V_AWQOS),
    .m_axi_tancalc_input_V_AWREGION(tancalc_U0_m_axi_tancalc_input_V_AWREGION),
    .m_axi_tancalc_input_V_AWUSER(tancalc_U0_m_axi_tancalc_input_V_AWUSER),
    .m_axi_tancalc_input_V_WVALID(tancalc_U0_m_axi_tancalc_input_V_WVALID),
    .m_axi_tancalc_input_V_WREADY(1'b0),
    .m_axi_tancalc_input_V_WDATA(tancalc_U0_m_axi_tancalc_input_V_WDATA),
    .m_axi_tancalc_input_V_WSTRB(tancalc_U0_m_axi_tancalc_input_V_WSTRB),
    .m_axi_tancalc_input_V_WLAST(tancalc_U0_m_axi_tancalc_input_V_WLAST),
    .m_axi_tancalc_input_V_WID(tancalc_U0_m_axi_tancalc_input_V_WID),
    .m_axi_tancalc_input_V_WUSER(tancalc_U0_m_axi_tancalc_input_V_WUSER),
    .m_axi_tancalc_input_V_ARVALID(tancalc_U0_m_axi_tancalc_input_V_ARVALID),
    .m_axi_tancalc_input_V_ARREADY(gmem0_ARREADY),
    .m_axi_tancalc_input_V_ARADDR(tancalc_U0_m_axi_tancalc_input_V_ARADDR),
    .m_axi_tancalc_input_V_ARID(tancalc_U0_m_axi_tancalc_input_V_ARID),
    .m_axi_tancalc_input_V_ARLEN(tancalc_U0_m_axi_tancalc_input_V_ARLEN),
    .m_axi_tancalc_input_V_ARSIZE(tancalc_U0_m_axi_tancalc_input_V_ARSIZE),
    .m_axi_tancalc_input_V_ARBURST(tancalc_U0_m_axi_tancalc_input_V_ARBURST),
    .m_axi_tancalc_input_V_ARLOCK(tancalc_U0_m_axi_tancalc_input_V_ARLOCK),
    .m_axi_tancalc_input_V_ARCACHE(tancalc_U0_m_axi_tancalc_input_V_ARCACHE),
    .m_axi_tancalc_input_V_ARPROT(tancalc_U0_m_axi_tancalc_input_V_ARPROT),
    .m_axi_tancalc_input_V_ARQOS(tancalc_U0_m_axi_tancalc_input_V_ARQOS),
    .m_axi_tancalc_input_V_ARREGION(tancalc_U0_m_axi_tancalc_input_V_ARREGION),
    .m_axi_tancalc_input_V_ARUSER(tancalc_U0_m_axi_tancalc_input_V_ARUSER),
    .m_axi_tancalc_input_V_RVALID(gmem0_RVALID),
    .m_axi_tancalc_input_V_RREADY(tancalc_U0_m_axi_tancalc_input_V_RREADY),
    .m_axi_tancalc_input_V_RDATA(gmem0_RDATA),
    .m_axi_tancalc_input_V_RLAST(gmem0_RLAST),
    .m_axi_tancalc_input_V_RID(gmem0_RID),
    .m_axi_tancalc_input_V_RUSER(gmem0_RUSER),
    .m_axi_tancalc_input_V_RRESP(gmem0_RRESP),
    .m_axi_tancalc_input_V_BVALID(1'b0),
    .m_axi_tancalc_input_V_BREADY(tancalc_U0_m_axi_tancalc_input_V_BREADY),
    .m_axi_tancalc_input_V_BRESP(2'd0),
    .m_axi_tancalc_input_V_BID(1'd0),
    .m_axi_tancalc_input_V_BUSER(1'd0),
    .tancalc_input_V_offset(tancalc_input_V),
    .tancalc_output_line_1_V_V_din(tancalc_U0_tancalc_output_line_1_V_V_din),
    .tancalc_output_line_1_V_V_full_n(stream_array_line_1_V_V_full_n),
    .tancalc_output_line_1_V_V_write(tancalc_U0_tancalc_output_line_1_V_V_write),
    .tancalc_output_line_2_V_V_din(tancalc_U0_tancalc_output_line_2_V_V_din),
    .tancalc_output_line_2_V_V_full_n(stream_array_line_2_V_V_full_n),
    .tancalc_output_line_2_V_V_write(tancalc_U0_tancalc_output_line_2_V_V_write),
    .tancalc_output_line_3_V_V_din(tancalc_U0_tancalc_output_line_3_V_V_din),
    .tancalc_output_line_3_V_V_full_n(stream_array_line_3_V_V_full_n),
    .tancalc_output_line_3_V_V_write(tancalc_U0_tancalc_output_line_3_V_V_write),
    .tancalc_output_line_4_V_V_din(tancalc_U0_tancalc_output_line_4_V_V_din),
    .tancalc_output_line_4_V_V_full_n(stream_array_line_4_V_V_full_n),
    .tancalc_output_line_4_V_V_write(tancalc_U0_tancalc_output_line_4_V_V_write),
    .tancalc_output_line_5_V_V_din(tancalc_U0_tancalc_output_line_5_V_V_din),
    .tancalc_output_line_5_V_V_full_n(stream_array_line_5_V_V_full_n),
    .tancalc_output_line_5_V_V_write(tancalc_U0_tancalc_output_line_5_V_V_write),
    .tancalc_output_line_6_V_V_din(tancalc_U0_tancalc_output_line_6_V_V_din),
    .tancalc_output_line_6_V_V_full_n(stream_array_line_6_V_V_full_n),
    .tancalc_output_line_6_V_V_write(tancalc_U0_tancalc_output_line_6_V_V_write),
    .tancalc_output_line_7_V_V_din(tancalc_U0_tancalc_output_line_7_V_V_din),
    .tancalc_output_line_7_V_V_full_n(stream_array_line_7_V_V_full_n),
    .tancalc_output_line_7_V_V_write(tancalc_U0_tancalc_output_line_7_V_V_write),
    .tancalc_output_line_8_V_V_din(tancalc_U0_tancalc_output_line_8_V_V_din),
    .tancalc_output_line_8_V_V_full_n(stream_array_line_8_V_V_full_n),
    .tancalc_output_line_8_V_V_write(tancalc_U0_tancalc_output_line_8_V_V_write),
    .tancalc_output_line_9_V_V_din(tancalc_U0_tancalc_output_line_9_V_V_din),
    .tancalc_output_line_9_V_V_full_n(stream_array_line_9_V_V_full_n),
    .tancalc_output_line_9_V_V_write(tancalc_U0_tancalc_output_line_9_V_V_write),
    .tancalc_output_line_10_V_V_din(tancalc_U0_tancalc_output_line_10_V_V_din),
    .tancalc_output_line_10_V_V_full_n(stream_array_line_10_V_V_full_n),
    .tancalc_output_line_10_V_V_write(tancalc_U0_tancalc_output_line_10_V_V_write),
    .tancalc_output_line_11_V_V_din(tancalc_U0_tancalc_output_line_11_V_V_din),
    .tancalc_output_line_11_V_V_full_n(stream_array_line_11_V_V_full_n),
    .tancalc_output_line_11_V_V_write(tancalc_U0_tancalc_output_line_11_V_V_write),
    .tancalc_output_line_12_V_V_din(tancalc_U0_tancalc_output_line_12_V_V_din),
    .tancalc_output_line_12_V_V_full_n(stream_array_line_12_V_V_full_n),
    .tancalc_output_line_12_V_V_write(tancalc_U0_tancalc_output_line_12_V_V_write),
    .tancalc_output_line_13_V_V_din(tancalc_U0_tancalc_output_line_13_V_V_din),
    .tancalc_output_line_13_V_V_full_n(stream_array_line_13_V_V_full_n),
    .tancalc_output_line_13_V_V_write(tancalc_U0_tancalc_output_line_13_V_V_write),
    .tancalc_output_line_14_V_V_din(tancalc_U0_tancalc_output_line_14_V_V_din),
    .tancalc_output_line_14_V_V_full_n(stream_array_line_14_V_V_full_n),
    .tancalc_output_line_14_V_V_write(tancalc_U0_tancalc_output_line_14_V_V_write),
    .tancalc_output_line_15_V_V_din(tancalc_U0_tancalc_output_line_15_V_V_din),
    .tancalc_output_line_15_V_V_full_n(stream_array_line_15_V_V_full_n),
    .tancalc_output_line_15_V_V_write(tancalc_U0_tancalc_output_line_15_V_V_write)
);

hier_func_fifo fifo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(fifo_U0_ap_start),
    .ap_done(fifo_U0_ap_done),
    .ap_continue(fifo_U0_ap_continue),
    .ap_idle(fifo_U0_ap_idle),
    .ap_ready(fifo_U0_ap_ready),
    .fifo_input_line_0_V_V(10'd0),
    .fifo_input_line_1_V_V_dout(stream_array_line_1_V_V_dout),
    .fifo_input_line_1_V_V_empty_n(stream_array_line_1_V_V_empty_n),
    .fifo_input_line_1_V_V_read(fifo_U0_fifo_input_line_1_V_V_read),
    .fifo_input_line_2_V_V_dout(stream_array_line_2_V_V_dout),
    .fifo_input_line_2_V_V_empty_n(stream_array_line_2_V_V_empty_n),
    .fifo_input_line_2_V_V_read(fifo_U0_fifo_input_line_2_V_V_read),
    .fifo_input_line_3_V_V_dout(stream_array_line_3_V_V_dout),
    .fifo_input_line_3_V_V_empty_n(stream_array_line_3_V_V_empty_n),
    .fifo_input_line_3_V_V_read(fifo_U0_fifo_input_line_3_V_V_read),
    .fifo_input_line_4_V_V_dout(stream_array_line_4_V_V_dout),
    .fifo_input_line_4_V_V_empty_n(stream_array_line_4_V_V_empty_n),
    .fifo_input_line_4_V_V_read(fifo_U0_fifo_input_line_4_V_V_read),
    .fifo_input_line_5_V_V_dout(stream_array_line_5_V_V_dout),
    .fifo_input_line_5_V_V_empty_n(stream_array_line_5_V_V_empty_n),
    .fifo_input_line_5_V_V_read(fifo_U0_fifo_input_line_5_V_V_read),
    .fifo_input_line_6_V_V_dout(stream_array_line_6_V_V_dout),
    .fifo_input_line_6_V_V_empty_n(stream_array_line_6_V_V_empty_n),
    .fifo_input_line_6_V_V_read(fifo_U0_fifo_input_line_6_V_V_read),
    .fifo_input_line_7_V_V_dout(stream_array_line_7_V_V_dout),
    .fifo_input_line_7_V_V_empty_n(stream_array_line_7_V_V_empty_n),
    .fifo_input_line_7_V_V_read(fifo_U0_fifo_input_line_7_V_V_read),
    .fifo_input_line_8_V_V_dout(stream_array_line_8_V_V_dout),
    .fifo_input_line_8_V_V_empty_n(stream_array_line_8_V_V_empty_n),
    .fifo_input_line_8_V_V_read(fifo_U0_fifo_input_line_8_V_V_read),
    .fifo_input_line_9_V_V_dout(stream_array_line_9_V_V_dout),
    .fifo_input_line_9_V_V_empty_n(stream_array_line_9_V_V_empty_n),
    .fifo_input_line_9_V_V_read(fifo_U0_fifo_input_line_9_V_V_read),
    .fifo_input_line_10_V_V_dout(stream_array_line_10_V_V_dout),
    .fifo_input_line_10_V_V_empty_n(stream_array_line_10_V_V_empty_n),
    .fifo_input_line_10_V_V_read(fifo_U0_fifo_input_line_10_V_V_read),
    .fifo_input_line_11_V_V_dout(stream_array_line_11_V_V_dout),
    .fifo_input_line_11_V_V_empty_n(stream_array_line_11_V_V_empty_n),
    .fifo_input_line_11_V_V_read(fifo_U0_fifo_input_line_11_V_V_read),
    .fifo_input_line_12_V_V_dout(stream_array_line_12_V_V_dout),
    .fifo_input_line_12_V_V_empty_n(stream_array_line_12_V_V_empty_n),
    .fifo_input_line_12_V_V_read(fifo_U0_fifo_input_line_12_V_V_read),
    .fifo_input_line_13_V_V_dout(stream_array_line_13_V_V_dout),
    .fifo_input_line_13_V_V_empty_n(stream_array_line_13_V_V_empty_n),
    .fifo_input_line_13_V_V_read(fifo_U0_fifo_input_line_13_V_V_read),
    .fifo_input_line_14_V_V_dout(stream_array_line_14_V_V_dout),
    .fifo_input_line_14_V_V_empty_n(stream_array_line_14_V_V_empty_n),
    .fifo_input_line_14_V_V_read(fifo_U0_fifo_input_line_14_V_V_read),
    .fifo_input_line_15_V_V_dout(stream_array_line_15_V_V_dout),
    .fifo_input_line_15_V_V_empty_n(stream_array_line_15_V_V_empty_n),
    .fifo_input_line_15_V_V_read(fifo_U0_fifo_input_line_15_V_V_read),
    .fifo_output_V_V_TDATA(fifo_U0_fifo_output_V_V_TDATA),
    .fifo_output_V_V_TVALID(fifo_U0_fifo_output_V_V_TVALID),
    .fifo_output_V_V_TREADY(fifo_output_V_V_TREADY)
);

hier_func_fifo_w10_d16_A stream_array_line_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_1_V_V_din),
    .if_full_n(stream_array_line_1_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_1_V_V_write),
    .if_dout(stream_array_line_1_V_V_dout),
    .if_empty_n(stream_array_line_1_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_1_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_2_V_V_din),
    .if_full_n(stream_array_line_2_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_2_V_V_write),
    .if_dout(stream_array_line_2_V_V_dout),
    .if_empty_n(stream_array_line_2_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_2_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_3_V_V_din),
    .if_full_n(stream_array_line_3_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_3_V_V_write),
    .if_dout(stream_array_line_3_V_V_dout),
    .if_empty_n(stream_array_line_3_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_3_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_4_V_V_din),
    .if_full_n(stream_array_line_4_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_4_V_V_write),
    .if_dout(stream_array_line_4_V_V_dout),
    .if_empty_n(stream_array_line_4_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_4_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_5_V_V_din),
    .if_full_n(stream_array_line_5_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_5_V_V_write),
    .if_dout(stream_array_line_5_V_V_dout),
    .if_empty_n(stream_array_line_5_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_5_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_6_V_V_din),
    .if_full_n(stream_array_line_6_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_6_V_V_write),
    .if_dout(stream_array_line_6_V_V_dout),
    .if_empty_n(stream_array_line_6_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_6_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_7_V_V_din),
    .if_full_n(stream_array_line_7_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_7_V_V_write),
    .if_dout(stream_array_line_7_V_V_dout),
    .if_empty_n(stream_array_line_7_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_7_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_8_V_V_din),
    .if_full_n(stream_array_line_8_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_8_V_V_write),
    .if_dout(stream_array_line_8_V_V_dout),
    .if_empty_n(stream_array_line_8_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_8_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_9_V_V_din),
    .if_full_n(stream_array_line_9_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_9_V_V_write),
    .if_dout(stream_array_line_9_V_V_dout),
    .if_empty_n(stream_array_line_9_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_9_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_10_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_10_V_V_din),
    .if_full_n(stream_array_line_10_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_10_V_V_write),
    .if_dout(stream_array_line_10_V_V_dout),
    .if_empty_n(stream_array_line_10_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_10_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_11_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_11_V_V_din),
    .if_full_n(stream_array_line_11_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_11_V_V_write),
    .if_dout(stream_array_line_11_V_V_dout),
    .if_empty_n(stream_array_line_11_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_11_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_12_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_12_V_V_din),
    .if_full_n(stream_array_line_12_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_12_V_V_write),
    .if_dout(stream_array_line_12_V_V_dout),
    .if_empty_n(stream_array_line_12_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_12_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_13_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_13_V_V_din),
    .if_full_n(stream_array_line_13_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_13_V_V_write),
    .if_dout(stream_array_line_13_V_V_dout),
    .if_empty_n(stream_array_line_13_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_13_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_14_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_14_V_V_din),
    .if_full_n(stream_array_line_14_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_14_V_V_write),
    .if_dout(stream_array_line_14_V_V_dout),
    .if_empty_n(stream_array_line_14_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_14_V_V_read)
);

hier_func_fifo_w10_d16_A stream_array_line_15_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tancalc_U0_tancalc_output_line_15_V_V_din),
    .if_full_n(stream_array_line_15_V_V_full_n),
    .if_write(tancalc_U0_tancalc_output_line_15_V_V_write),
    .if_dout(stream_array_line_15_V_V_dout),
    .if_empty_n(stream_array_line_15_V_V_empty_n),
    .if_read(fifo_U0_fifo_input_line_15_V_V_read)
);

hier_func_start_for_fifo_U0 start_for_fifo_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fifo_U0_din),
    .if_full_n(start_for_fifo_U0_full_n),
    .if_write(tancalc_U0_start_write),
    .if_dout(start_for_fifo_U0_dout),
    .if_empty_n(start_for_fifo_U0_empty_n),
    .if_read(fifo_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

assign ap_done = fifo_U0_ap_done;

assign ap_idle = (tancalc_U0_ap_idle & fifo_U0_ap_idle);

assign ap_ready = tancalc_U0_ap_ready;

assign ap_sync_continue = 1'b1;

assign ap_sync_done = fifo_U0_ap_done;

assign ap_sync_ready = tancalc_U0_ap_ready;

assign fifo_U0_ap_continue = 1'b1;

assign fifo_U0_ap_start = start_for_fifo_U0_empty_n;

assign fifo_U0_start_full_n = 1'b1;

assign fifo_U0_start_write = 1'b0;

assign fifo_output_V_V_TDATA = fifo_U0_fifo_output_V_V_TDATA;

assign fifo_output_V_V_TVALID = fifo_U0_fifo_output_V_V_TVALID;

assign start_for_fifo_U0_din = 1'b1;

assign tancalc_U0_ap_continue = 1'b1;

assign tancalc_U0_ap_start = ap_start;

endmodule //hier_func_hier_func
