/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("mips_vlg_vec_tst|clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|word_control_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|clock~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|clock~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|~GND~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[0]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[1]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[1]~10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[2]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[2]~12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[3]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[3]~14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[4]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[4]~16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[5]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[5]~18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[6]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[6]~20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[7]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[7]~22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[8]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[8]~24")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[9]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|sig_instruction_address[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("mips_vlg_vec_tst|clock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 990.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 440.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 719.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 639.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|word_control_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|clock~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|clock~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|~GND~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[0]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[1]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[1]~10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[2]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[2]~12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 520.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[3]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 480.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[3]~14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[4]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[4]~16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[5]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[5]~18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[6]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[6]~20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[7]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[7]~22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[8]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[8]~24")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[9]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 440.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 719.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 639.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 400.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|sig_instruction_address[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 639.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 559.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 399.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 719.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 440.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 479.999;
	}
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|word_control_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|clock~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|clock~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|~GND~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[0]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[1]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[1]~10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[2]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[2]~12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[3]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[3]~14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[4]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[4]~16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[5]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[5]~18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[6]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[6]~20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[7]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[7]~22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[8]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[8]~24";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[9]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|q_b[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|sig_instruction_address[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "mips_vlg_vec_tst|i1|inst_mem|mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}
;
