<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU-Dev2: LPC_UART4_TypeDef Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
<link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
        <link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet">
        <script type="text/javascript" src="../../jquery.smartmenus.min.js"></script>
        <!-- SmartMenus jQuery Bootstrap Addon -->
        <script type="text/javascript" src="../../jquery.smartmenus.bootstrap.min.js"></script>
        <!-- SmartMenus jQuery plugin -->
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU-Dev2 </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../dc/dc5/structLPC__UART4__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">LPC_UART4_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae8e9ed5fa4b0172ec3b5ede2d7a82536"><td class="memItemLeft" ><a id="ae8e9ed5fa4b0172ec3b5ede2d7a82536"></a>
union {</td></tr>
<tr class="memitem:a4cdc971a5d5587e850860ef63936a058"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#adeff6b8ba33964c6f9513d74dd213b05">RBR</a></td></tr>
<tr class="separator:a4cdc971a5d5587e850860ef63936a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfc6283f2dd1056360e979440ee2cef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#ade8c7820628bca861840163bd3dc7822">THR</a></td></tr>
<tr class="separator:a7cfc6283f2dd1056360e979440ee2cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c36e035774e01a1a7bcd2a5c81b091"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a3756b2ae589b406b6557d17d1e8736bd">DLL</a></td></tr>
<tr class="separator:ae7c36e035774e01a1a7bcd2a5c81b091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e9ed5fa4b0172ec3b5ede2d7a82536"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae8e9ed5fa4b0172ec3b5ede2d7a82536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b553b4c9d412918ab9380ff12f8288"><td class="memItemLeft" ><a id="a70b553b4c9d412918ab9380ff12f8288"></a>
union {</td></tr>
<tr class="memitem:a643efa04b3225cc8f60d140144c5c910"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a58593d36841f01114bab76ef36065055">DLM</a></td></tr>
<tr class="separator:a643efa04b3225cc8f60d140144c5c910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91a1b4b649895be49eb3d4bf335ec3b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a26695fd2cedf54235c93346540c38ec1">IER</a></td></tr>
<tr class="separator:af91a1b4b649895be49eb3d4bf335ec3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b553b4c9d412918ab9380ff12f8288"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a70b553b4c9d412918ab9380ff12f8288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e34381ecd8cb7a2f871e9c9ab2694e3"><td class="memItemLeft" ><a id="a4e34381ecd8cb7a2f871e9c9ab2694e3"></a>
union {</td></tr>
<tr class="memitem:a038bce753a05fe701128bf17a206c436"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a59265237158ad22dd731d8b09944f6ad">IIR</a></td></tr>
<tr class="separator:a038bce753a05fe701128bf17a206c436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425aa45a1c3afa4e946edf4b67669fcb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#aabfc68d1ea7d538c744f541335822e1b">FCR</a></td></tr>
<tr class="separator:a425aa45a1c3afa4e946edf4b67669fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e34381ecd8cb7a2f871e9c9ab2694e3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4e34381ecd8cb7a2f871e9c9ab2694e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a405b88dfe980973027f7f9273b37b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a1a405b88dfe980973027f7f9273b37b7">LCR</a></td></tr>
<tr class="separator:a1a405b88dfe980973027f7f9273b37b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6099d60dc96c8a18b843f578260b5961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a6099d60dc96c8a18b843f578260b5961">MCR</a></td></tr>
<tr class="separator:a6099d60dc96c8a18b843f578260b5961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e982fc2b417d9944bfd927b0546d217"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a8e982fc2b417d9944bfd927b0546d217">LSR</a></td></tr>
<tr class="separator:a8e982fc2b417d9944bfd927b0546d217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e0d5d77dd6ed4f974e6c38d939c073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a94e0d5d77dd6ed4f974e6c38d939c073">MSR</a></td></tr>
<tr class="separator:a94e0d5d77dd6ed4f974e6c38d939c073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44b7f3f374a51063f7a66606b7424b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#af44b7f3f374a51063f7a66606b7424b3">SCR</a></td></tr>
<tr class="separator:af44b7f3f374a51063f7a66606b7424b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67015ac014c209b729fd9bd94dff4864"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a67015ac014c209b729fd9bd94dff4864">ACR</a></td></tr>
<tr class="separator:a67015ac014c209b729fd9bd94dff4864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd192ab8c34c794d34f2de7368c7de39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#abd192ab8c34c794d34f2de7368c7de39">ICR</a></td></tr>
<tr class="separator:abd192ab8c34c794d34f2de7368c7de39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca16d684f05fb19f492a93898cc475b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#aeca16d684f05fb19f492a93898cc475b">FDR</a></td></tr>
<tr class="separator:aeca16d684f05fb19f492a93898cc475b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3799761d5bb333d838e4593d14305e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#ac3799761d5bb333d838e4593d14305e1">OSR</a></td></tr>
<tr class="separator:ac3799761d5bb333d838e4593d14305e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f038c50826af75bbd3251252887ce8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a3f038c50826af75bbd3251252887ce8e">POP</a></td></tr>
<tr class="separator:a3f038c50826af75bbd3251252887ce8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b96d670ce4832241e069dcd99ff3cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#ab8b96d670ce4832241e069dcd99ff3cd">MODE</a></td></tr>
<tr class="separator:ab8b96d670ce4832241e069dcd99ff3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f8dd432ab541690cb35b4f3e59f95b"><td class="memItemLeft" align="right" valign="top"><a id="a42f8dd432ab541690cb35b4f3e59f95b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [2]</td></tr>
<tr class="separator:a42f8dd432ab541690cb35b4f3e59f95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f820373b25a4b1aa1cf0c0c3022327c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a4f820373b25a4b1aa1cf0c0c3022327c">HDEN</a></td></tr>
<tr class="separator:a4f820373b25a4b1aa1cf0c0c3022327c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d8237963100974b6950aca45131835"><td class="memItemLeft" align="right" valign="top"><a id="ad7d8237963100974b6950aca45131835"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b></td></tr>
<tr class="separator:ad7d8237963100974b6950aca45131835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3ff5add380571bdcd501a2001ee6fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#afc3ff5add380571bdcd501a2001ee6fd">SCI_CTRL</a></td></tr>
<tr class="separator:afc3ff5add380571bdcd501a2001ee6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e42d3f9e0ff7e37017b01cd8775d605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a6e42d3f9e0ff7e37017b01cd8775d605">RS485CTRL</a></td></tr>
<tr class="separator:a6e42d3f9e0ff7e37017b01cd8775d605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02a443d4441b860b98d7a61c475fdc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#aa02a443d4441b860b98d7a61c475fdc1">ADRMATCH</a></td></tr>
<tr class="separator:aa02a443d4441b860b98d7a61c475fdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8df75cc75b5cb5726be4e773084bbe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#af8df75cc75b5cb5726be4e773084bbe5">RS485DLY</a></td></tr>
<tr class="separator:af8df75cc75b5cb5726be4e773084bbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc9eceff2ec718d0a90d992fbd147dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#afcc9eceff2ec718d0a90d992fbd147dd">SYNCCTRL</a></td></tr>
<tr class="separator:afcc9eceff2ec718d0a90d992fbd147dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bd3371806415a2d186c48459f5daea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a11bd3371806415a2d186c48459f5daea">TER</a></td></tr>
<tr class="separator:a11bd3371806415a2d186c48459f5daea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa984af0a265d78531537f874cbd05f7"><td class="memItemLeft" align="right" valign="top"><a id="aaa984af0a265d78531537f874cbd05f7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [989]</td></tr>
<tr class="separator:aaa984af0a265d78531537f874cbd05f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8baaf1b61d0b0d3a7dc03c3209b5ad6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a8baaf1b61d0b0d3a7dc03c3209b5ad6d">CFG</a></td></tr>
<tr class="separator:a8baaf1b61d0b0d3a7dc03c3209b5ad6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21fac54a3afb7b8456ebff6683c91109"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a21fac54a3afb7b8456ebff6683c91109">INTCE</a></td></tr>
<tr class="separator:a21fac54a3afb7b8456ebff6683c91109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515b8ab77ca1d899f2787cafb70b02ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a515b8ab77ca1d899f2787cafb70b02ec">INTSE</a></td></tr>
<tr class="separator:a515b8ab77ca1d899f2787cafb70b02ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8895934a77967d3059a13560519a31e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a8895934a77967d3059a13560519a31e6">INTS</a></td></tr>
<tr class="separator:a8895934a77967d3059a13560519a31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3905c7d78ec7ba154746feb24b760c41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a3905c7d78ec7ba154746feb24b760c41">INTE</a></td></tr>
<tr class="separator:a3905c7d78ec7ba154746feb24b760c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beab274778555b4d82324df3074bcfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a3beab274778555b4d82324df3074bcfc">INTCS</a></td></tr>
<tr class="separator:a3beab274778555b4d82324df3074bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1ea52d079463c4e82cafcd9df48136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a8a1ea52d079463c4e82cafcd9df48136">INTSS</a></td></tr>
<tr class="separator:a8a1ea52d079463c4e82cafcd9df48136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ee85c830df85448bbd038c17b53613"><td class="memItemLeft" align="right" valign="top"><a id="a57ee85c830df85448bbd038c17b53613"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [3]</td></tr>
<tr class="separator:a57ee85c830df85448bbd038c17b53613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321d070b93fa574ab4ae5e969692b500"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d2d/structLPC__UART4__TypeDef.html#a321d070b93fa574ab4ae5e969692b500">MID</a></td></tr>
<tr class="separator:a321d070b93fa574ab4ae5e969692b500"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a67015ac014c209b729fd9bd94dff4864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67015ac014c209b729fd9bd94dff4864">&#9670;&nbsp;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 Auto-baud Control Register (R/W) </p>

</div>
</div>
<a id="aa02a443d4441b860b98d7a61c475fdc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02a443d4441b860b98d7a61c475fdc1">&#9670;&nbsp;</a></span>ADRMATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::ADRMATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 RS-485/EIA-485 address match Register (R/W) </p>

</div>
</div>
<a id="a8baaf1b61d0b0d3a7dc03c3209b5ad6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8baaf1b61d0b0d3a7dc03c3209b5ad6d">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD4 Configuration Register (R) </p>

</div>
</div>
<a id="a3756b2ae589b406b6557d17d1e8736bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3756b2ae589b406b6557d17d1e8736bd">&#9670;&nbsp;</a></span>DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::DLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Divisor Latch LSB (R/W) </p>

</div>
</div>
<a id="a58593d36841f01114bab76ef36065055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58593d36841f01114bab76ef36065055">&#9670;&nbsp;</a></span>DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::DLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Divisor Latch MSB (R/W) </p>

</div>
</div>
<a id="aabfc68d1ea7d538c744f541335822e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfc68d1ea7d538c744f541335822e1b">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 FIFO Control Register ( /W) </p>

</div>
</div>
<a id="aeca16d684f05fb19f492a93898cc475b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca16d684f05fb19f492a93898cc475b">&#9670;&nbsp;</a></span>FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 Fractional Divider Register (R/W) </p>

</div>
</div>
<a id="a4f820373b25a4b1aa1cf0c0c3022327c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f820373b25a4b1aa1cf0c0c3022327c">&#9670;&nbsp;</a></span>HDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::HDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 Half duplex Enable Register (R/W) </p>

</div>
</div>
<a id="abd192ab8c34c794d34f2de7368c7de39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd192ab8c34c794d34f2de7368c7de39">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 irDA Control Register (R/W) </p>

</div>
</div>
<a id="a26695fd2cedf54235c93346540c38ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26695fd2cedf54235c93346540c38ec1">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Interrupt Enable Register (R/W) </p>

</div>
</div>
<a id="a59265237158ad22dd731d8b09944f6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59265237158ad22dd731d8b09944f6ad">&#9670;&nbsp;</a></span>IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Interrupt ID Register (R/ ) </p>

</div>
</div>
<a id="a21fac54a3afb7b8456ebff6683c91109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21fac54a3afb7b8456ebff6683c91109">&#9670;&nbsp;</a></span>INTCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::INTCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD8 Interrupt Clear Enable Register (W) </p>

</div>
</div>
<a id="a3beab274778555b4d82324df3074bcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3beab274778555b4d82324df3074bcfc">&#9670;&nbsp;</a></span>INTCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::INTCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE8 Interrupt Clear Status Register (W) </p>

</div>
</div>
<a id="a3905c7d78ec7ba154746feb24b760c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3905c7d78ec7ba154746feb24b760c41">&#9670;&nbsp;</a></span>INTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::INTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE4 Interrupt Enable Register (R) </p>

</div>
</div>
<a id="a8895934a77967d3059a13560519a31e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8895934a77967d3059a13560519a31e6">&#9670;&nbsp;</a></span>INTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::INTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE0 Interrupt Status Register (R) </p>

</div>
</div>
<a id="a515b8ab77ca1d899f2787cafb70b02ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a515b8ab77ca1d899f2787cafb70b02ec">&#9670;&nbsp;</a></span>INTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::INTSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFDC Interrupt Set Enable Register (W) </p>

</div>
</div>
<a id="a8a1ea52d079463c4e82cafcd9df48136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1ea52d079463c4e82cafcd9df48136">&#9670;&nbsp;</a></span>INTSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::INTSS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFEC Interrupt Set Status Register (W) </p>

</div>
</div>
<a id="a1a405b88dfe980973027f7f9273b37b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a405b88dfe980973027f7f9273b37b7">&#9670;&nbsp;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C Line Control Register (R/W) </p>

</div>
</div>
<a id="a8e982fc2b417d9944bfd927b0546d217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e982fc2b417d9944bfd927b0546d217">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 Line Status Register (R/ ) </p>

</div>
</div>
<a id="a6099d60dc96c8a18b843f578260b5961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6099d60dc96c8a18b843f578260b5961">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 Modem control Register (R/W) </p>

</div>
</div>
<a id="a321d070b93fa574ab4ae5e969692b500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321d070b93fa574ab4ae5e969692b500">&#9670;&nbsp;</a></span>MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::MID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFFC Module Identification Register (R) </p>

</div>
</div>
<a id="ab8b96d670ce4832241e069dcd99ff3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b96d670ce4832241e069dcd99ff3cd">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 NHP Mode selection Register (W) </p>

</div>
</div>
<a id="a94e0d5d77dd6ed4f974e6c38d939c073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e0d5d77dd6ed4f974e6c38d939c073">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 Modem status Register (R/ ) </p>

</div>
</div>
<a id="ac3799761d5bb333d838e4593d14305e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3799761d5bb333d838e4593d14305e1">&#9670;&nbsp;</a></span>OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::OSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C Over sampling Register (R/W) </p>

</div>
</div>
<a id="a3f038c50826af75bbd3251252887ce8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f038c50826af75bbd3251252887ce8e">&#9670;&nbsp;</a></span>POP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::POP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 NHP Pop Register (W) </p>

</div>
</div>
<a id="adeff6b8ba33964c6f9513d74dd213b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeff6b8ba33964c6f9513d74dd213b05">&#9670;&nbsp;</a></span>RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART4_TypeDef::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Receiver Buffer Register (R/ ) </p>

</div>
</div>
<a id="a6e42d3f9e0ff7e37017b01cd8775d605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e42d3f9e0ff7e37017b01cd8775d605">&#9670;&nbsp;</a></span>RS485CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::RS485CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C RS-485/EIA-485 Control Register (R/W) </p>

</div>
</div>
<a id="af8df75cc75b5cb5726be4e773084bbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8df75cc75b5cb5726be4e773084bbe5">&#9670;&nbsp;</a></span>RS485DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::RS485DLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x054 RS-485/EIA-485 direction control delay Register (R/W) </p>

</div>
</div>
<a id="afc3ff5add380571bdcd501a2001ee6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3ff5add380571bdcd501a2001ee6fd">&#9670;&nbsp;</a></span>SCI_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::SCI_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 Smart card Interface Control Register (R/W) </p>

</div>
</div>
<a id="af44b7f3f374a51063f7a66606b7424b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44b7f3f374a51063f7a66606b7424b3">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C Scratch Pad Register (R/W) </p>

</div>
</div>
<a id="afcc9eceff2ec718d0a90d992fbd147dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc9eceff2ec718d0a90d992fbd147dd">&#9670;&nbsp;</a></span>SYNCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::SYNCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x058 Synchronous Mode Control Register (R/W ) </p>

</div>
</div>
<a id="a11bd3371806415a2d186c48459f5daea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bd3371806415a2d186c48459f5daea">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART4_TypeDef::TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x05C Transmit Enable Register (R/W) </p>

</div>
</div>
<a id="ade8c7820628bca861840163bd3dc7822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8c7820628bca861840163bd3dc7822">&#9670;&nbsp;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART4_TypeDef::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Transmit Holding Register ( /W) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/khalil/Git/SJSU-Dev2/firmware/library/L0_LowLevel/<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
</html>
