$date
	Fri Jul 31 17:13:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module prueba $end
$var wire 1 ! out $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
1!
$end
#1
1&
#2
1#
0&
1%
#3
1&
#4
0!
0#
0"
0&
0%
1$
#5
1!
1&
#6
0!
0&
1%
#7
1!
1&
#8
