/*
AmLogic S805 Datasheed URL:
http://dn.odroid.com/S805/Datasheet/S805_Datasheet%20V0.8%2020150126.pdf
*/

/*      Pin Mux Registers Base+Offset*/
#define PERIPHS_PIN_MUX_0 S805_PERI_BASE+0x202C
#define PERIPHS_PIN_MUX_1 S805_PERI_BASE+0x202D
#define PERIPHS_PIN_MUX_2 S805_PERI_BASE+0x202E
#define PERIPHS_PIN_MUX_3 S805_PERI_BASE+0x202F
#define PERIPHS_PIN_MUX_4 S805_PERI_BASE+0x2030
#define PERIPHS_PIN_MUX_5 S805_PERI_BASE+0x2031
#define PERIPHS_PIN_MUX_6 S805_PERI_BASE+0x2032
#define PERIPHS_PIN_MUX_7 S805_PERI_BASE+0x2033
#define PERIPHS_PIN_MUX_8 S805_PERI_BASE+0x2034
#define PERIPHS_PIN_MUX_9 S805_PERI_BASE+0x2035
#define AO_RTI_PIN_MUX_REG 0xc8100014
#define S805_PERI_BASE 0xC4300000

//  GPIOX_21 is the bit 21. GPIOX.BIT21 = header.pin_26
# define GPIOX_OEN      S805_PERI_BASE+0x200C // r/w
# define GPIOX_OUT      S805_PERI_BASE+0x200D // write only
# define GPIOX_IN       S805_PERI_BASE+0x200E // read only
# define GPIOX_PUPD_EN  S805_PERI_BASE+0x204C // r/w
# define GPIOX_PUPD     S805_PERI_BASE+0x203E // r/w
