%----------------------------------------------------------------------------------------
%	SECTION TITLE
%----------------------------------------------------------------------------------------

\cvsection{Projects}

%----------------------------------------------------------------------------------------
%	SECTION CONTENT
%----------------------------------------------------------------------------------------

\begin{cventries}

%------------------------------------------------

\cventry
{IHP SiGe 130 nm BICMOS technology} % Job title
{All-digital RF Transceiver Based on Parallel and Approximative DSM} % Organization
{All-Digital Delta-Sigma Modulators} % Location
{Jun 2021 - Oct 2021} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Behaviour and application of parallel and approximative DSMs is tested using python language}
\item {Parallel and approximative DSMs can generate RF signals on significantly higher frequencies comparing to the conventional DSM, with minimal signal degradation}
\end{cvitems}
}

%------------------------------------------------

\cventry
{TSMC 55 nm technology} % Job title
{Ku-band 4 Output Active Power Divider (APD)} % Organization
{} % Location
{May 2021 - Apr 2022} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Design of both one-stage and two-stage APDs and comparison on schematic level}
\item {Simulated as part of transmitter chain's LO distribution for isolation between outputs}
\item {KuKa-band One Input Two Output Balun for LO Mixer Ku and Ka inputs}
\item {Parts of passive layout structures simulated using both EMX and ADS simulators}
\end{cvitems}
}

%------------------------------------------------

\cventry
{TSMC 55 nm technology} % Job title
{Active-RC Filter and its Operational Amplifier} % Organization
{} % Location
{Dec 2020 - May 2021} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Design of High Unity Gain-Bandwidth Operational Amplifier on schematic level}
\item {Simulating different operational amplifiers in active-RC filter topologies like Rauch and Ackerberg-Mossberg with bandwith of 250 MHz}
\item {Comparison of different topoologies in noise performance and limiting of the finality of uGBW}
\end{cvitems} 
}

%------------------------------------------------

\cventry
{IHP SiGe 130 nm BICMOS technology} % Job title
{8 GHz Low Noise Phase Frequency Detector based on Gilbert cell} % Organization
{Phase Detector} % Location
{Aug 2020 - Sep 2020} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Simulation of different Gilbert cell based Phase Detectors and different frequency locking techniques on schematic level}
\end{cvitems} 
}

%------------------------------------------------

\cventry
{IBM (GF) SiGe 130 nm BiCMOS technology} % Job title
{57 GHz - 64 GHz Voltage Controlled Oscillator} % Organization
{} % Location
{Dec 2019 - Mar 2020} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic ported from IHP SiGe 130 nm technology and layout redesigned}
\item {Parts of design (matching networks) EM simulated using ADS Momentum}
\end{cvitems} 
}

%------------------------------------------------

\cventry
{IBM (GF) SiGe 130 nm BiCMOS technology} % Job title
{57 GHz - 64 GHz Active Power Divider} % Organization
{} % Location
{Apr 2019 - Nov 2019} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic ported from IHP SiGe 130 nm technology and layout redesigned}
\item {Parts of design (matching networks) EM simulated using ADS Momentum}
\end{cvitems} 
}

%------------------------------------------------

\cventry
{IHP SiGe 130 nm BICMOS technology} % Job title
{28 GHz Active Phase Shifter - Vector Modulator} % Organization
{} % Location
{Jan 2019 - Jun 2019} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Band around 28 GHz (from 26.5 GHz to 29.5 GHz) and controlled by 8-bit ADC simulated on schematic level in Cadence Virtuoso}
\item {Parts of design (all-pass filter, matching networks) EM simulated using ADS Momentum}
\end{cvitems} 
}

%------------------------------------------------

\cventry
{IHP 130 nm BiCMOS technology} % Job title
{1 GHz Low Noise Phase-Frequency Detector and Charge Pump} % Project Name
{} % Location
{May 2018 - Nov 2018} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic and layout design in Cadence Virtuoso}
\item {Post-Layout verification using ADE L and ADE XL on a QRC extracted model}
\end{cvitems}
}

%------------------------------------------------


\cventry
{Novelic} % Job title
{Phase-Frequency detector, CP and Divider as blocks of MDLL} % Organization
{Multiplying Delay Locked Loop} % Location
{Oct 2018 - Dec 2018} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic and layout redesign of PFD, CP, divider with surrounding circuits}
\end{cvitems}
}
% (MDLL) in IBM 130 nm BiCMOS technology
% - Schematic and layout redesign of PFD, CP, divider with surrounding circuits

%------------------------------------------------




%------------------------------------------------

\cventry
{IHP 130 nm BiCMOS technology} % Organization
{High Gain Operational Transconductance Amplifier} % Project name
{} % Location
{Mar 2018 - May 2018} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic and layout design in Cadence Virtuoso}
\item {Post-Layout verification using ADE L and ADE XL on a QRC extracted model}
\end{cvitems}
}

%------------------------------------------------

\cventry
{Microstrip technology} % Organization
{Small Signal GSM 1800 MHz Amplifier} % Job title
{Wi-Fi Band Amplifier} % Location
{Dec 2017 - Jan 2018} % Date(s) % May 2018
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic design using Microwave office}
\item {Layout design using Altium Designer}
\item {Verification using measurement}
\end{cvitems}
}

%------------------------------------------------

\cventry
{TSMC 180 nm technology} % Organization
{Custom IC layout for the Configurable IIR Filter} % Job title
{Digital Circuitry} % Location
{Mar 2017 - May 2017} % Date(s)
{ % Description(s) of tasks/responsibilities
\begin{cvitems}
\item {Schematic and layout design in Cadence Virtuoso}
\item {Post-Layout verification using ADE L and ADE XL on a QRC extracted model}
\end{cvitems}
}

%------------------------------------------------    


\end{cventries}