// Seed: 658967170
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input tri0 id_6,
    output logic id_7
);
  assign id_0 = id_6;
  assign id_0[1 : 1'b0] = id_1;
endmodule
