Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 31c8b4ec651b4784a63c596958932f7c --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx(DBIT=8,SB_TICK=16)
Compiling module xil_defaultlib.uart_tx(DBIT=8,SB_TICK=16)
Compiling module xil_defaultlib.fifo(B=8,W=2)
Compiling module xil_defaultlib.mod_m_counter(N=10,M=651)
Compiling module xil_defaultlib.uart_top(DBIT=8,SB_TICK=16,DVSR=...
Compiling module xil_defaultlib.read_unit
Compiling module xil_defaultlib.write_unit
Compiling module xil_defaultlib.top(DBIT=8,SB_TICK=16,DVSR=651,D...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
