// Seed: 3999615486
module module_0 (
    output wor   id_0
    , id_5,
    output wor   id_1,
    input  uwire id_2,
    output wor   id_3
);
  assign id_3 = 1;
  assign module_1.id_2 = 0;
  assign id_0 = 1;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = id_5;
  assign module_0.type_2 = 0;
  assign id_4 = id_4;
  assign id_3 = 1;
endmodule
