{"result": {"query": ":facetid:toc:\"db/conf/ics/ics2017.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "173.30"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "29", "@dc": "29", "@oc": "29", "@id": "40446776", "text": ":facetid:toc:db/conf/ics/ics2017.bht"}}, "hits": {"@total": "29", "@computed": "29", "@sent": "29", "@first": "0", "hit": [{"@score": "1", "@id": "2567215", "info": {"authors": {"author": [{"@pid": "125/8688", "text": "Ahmad Abdelfattah"}, {"@pid": "62/10101", "text": "Azzam Haidar"}, {"@pid": "02/5604", "text": "Stanimire Tomov"}, {"@pid": "d/JackDongarra", "text": "Jack J. Dongarra"}]}, "title": "Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs.", "venue": "ICS", "pages": "5:1-5:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/AbdelfattahHTD17", "doi": "10.1145/3079079.3079103", "ee": "https://doi.org/10.1145/3079079.3079103", "url": "https://dblp.org/rec/conf/ics/AbdelfattahHTD17"}, "url": "URL#2567215"}, {"@score": "1", "@id": "2567216", "info": {"authors": {"author": [{"@pid": "51/9726", "text": "Aurangzeb"}, {"@pid": "e/RudolfEigenmann", "text": "Rudolf Eigenmann"}]}, "title": "HiPA: history-based piecewise approximation for functions.", "venue": "ICS", "pages": "23:1-23:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/AurangzebE17", "doi": "10.1145/3079079.3079107", "ee": "https://doi.org/10.1145/3079079.3079107", "url": "https://dblp.org/rec/conf/ics/AurangzebE17"}, "url": "URL#2567216"}, {"@score": "1", "@id": "2567217", "info": {"authors": {"author": [{"@pid": "122/9986", "text": "Joao P. L. de Carvalho"}, {"@pid": "a/GuidoAraujo", "text": "Guido Araujo"}, {"@pid": "22/3545", "text": "Alexandro Baldassin"}]}, "title": "Revisiting phased transactional memory.", "venue": "ICS", "pages": "25:1-25:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/CarvalhoAB17", "doi": "10.1145/3079079.3079094", "ee": "https://doi.org/10.1145/3079079.3079094", "url": "https://dblp.org/rec/conf/ics/CarvalhoAB17"}, "url": "URL#2567217"}, {"@score": "1", "@id": "2567218", "info": {"authors": {"author": [{"@pid": "164/8146", "text": "Andreas Derler"}, {"@pid": "96/4208", "text": "Rhaleb Zayer"}, {"@pid": "s/HansPeterSeidel", "text": "Hans-Peter Seidel"}, {"@pid": "89/9395", "text": "Markus Steinberger"}]}, "title": "Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU.", "venue": "ICS", "pages": "7:1-7:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/DerlerZSS17", "doi": "10.1145/3079079.3079085", "ee": "https://doi.org/10.1145/3079079.3079085", "url": "https://dblp.org/rec/conf/ics/DerlerZSS17"}, "url": "URL#2567218"}, {"@score": "1", "@id": "2567219", "info": {"authors": {"author": [{"@pid": "201/1468", "text": "Juan J. Galvez"}, {"@pid": "44/2283", "text": "Nikhil Jain"}, {"@pid": "k/LaxmikantVKale", "text": "Laxmikant V. Kal\u00e9"}]}, "title": "Automatic topology mapping of diverse large-scale parallel applications.", "venue": "ICS", "pages": "17:1-17:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/GalvezJK17", "doi": "10.1145/3079079.3079104", "ee": "https://doi.org/10.1145/3079079.3079104", "url": "https://dblp.org/rec/conf/ics/GalvezJK17"}, "url": "URL#2567219"}, {"@score": "1", "@id": "2567220", "info": {"authors": {"author": [{"@pid": "59/2959", "text": "J. Rub\u00e9n Titos Gil"}, {"@pid": "91/6059", "text": "Antonio Flores"}, {"@pid": "73/6779", "text": "Ricardo Fern\u00e1ndez Pascual"}, {"@pid": "82/3556", "text": "Alberto Ros"}, {"@pid": "15/5905", "text": "Manuel E. Acacio"}]}, "title": "Way-combining directory: an adaptive and scalable low-cost coherence directory.", "venue": "ICS", "pages": "20:1-20:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/GilFPRA17", "doi": "10.1145/3079079.3079096", "ee": "https://doi.org/10.1145/3079079.3079096", "url": "https://dblp.org/rec/conf/ics/GilFPRA17"}, "url": "URL#2567220"}, {"@score": "1", "@id": "2567221", "info": {"authors": {"author": [{"@pid": "136/5662", "text": "Suyash Gupta"}, {"@pid": "38/6594", "text": "Rahul Shrivastava"}, {"@pid": "20/3315", "text": "V. Krishna Nandivada"}]}, "title": "Optimizing recursive task parallel programs.", "venue": "ICS", "pages": "11:1-11:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/GuptaSN17", "doi": "10.1145/3079079.3079102", "ee": "https://doi.org/10.1145/3079079.3079102", "url": "https://dblp.org/rec/conf/ics/GuptaSN17"}, "url": "URL#2567221"}, {"@score": "1", "@id": "2567222", "info": {"authors": {"author": [{"@pid": "174/4866", "text": "Nikhil Hegde"}, {"@pid": "163/3153", "text": "Jianqiao Liu"}, {"@pid": "47/1003", "text": "Milind Kulkarni 0001"}]}, "title": "SPIRIT: a framework for creating distributed recursive tree applications.", "venue": "ICS", "pages": "3:1-3:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/HegdeLK17", "doi": "10.1145/3079079.3079095", "ee": "https://doi.org/10.1145/3079079.3079095", "url": "https://dblp.org/rec/conf/ics/HegdeLK17"}, "url": "URL#2567222"}, {"@score": "1", "@id": "2567223", "info": {"authors": {"author": [{"@pid": "11/10310", "text": "Kaixi Hou"}, {"@pid": "23/1112-2", "text": "Weifeng Liu 0002"}, {"@pid": "w/HaoWang-2", "text": "Hao Wang 0002"}, {"@pid": "82/6853", "text": "Wu-chun Feng"}]}, "title": "Fast segmented sort on GPUs.", "venue": "ICS", "pages": "12:1-12:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/Hou00F17", "doi": "10.1145/3079079.3079105", "ee": "https://doi.org/10.1145/3079079.3079105", "url": "https://dblp.org/rec/conf/ics/Hou00F17"}, "url": "URL#2567223"}, {"@score": "1", "@id": "2567224", "info": {"authors": {"author": [{"@pid": "92/1104-4", "text": "Peng Jiang 0004"}, {"@pid": "a/GAgrawal", "text": "Gagan Agrawal"}]}, "title": "Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation.", "venue": "ICS", "pages": "24:1-24:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/JiangA17", "doi": "10.1145/3079079.3079080", "ee": "https://doi.org/10.1145/3079079.3079080", "url": "https://dblp.org/rec/conf/ics/JiangA17"}, "url": "URL#2567224"}, {"@score": "1", "@id": "2567225", "info": {"authors": {"author": [{"@pid": "142/9869", "text": "Kyung Hoon Kim"}, {"@pid": "03/8857", "text": "Rahul Boyapati"}, {"@pid": "180/4976-1", "text": "Jiayi Huang 0001"}, {"@pid": "22/69", "text": "Yuho Jin"}, {"@pid": "72/2098", "text": "Ki Hwan Yum"}, {"@pid": "87/5080-1", "text": "Eun Jung Kim 0001"}]}, "title": "Packet coalescing exploiting data redundancy in GPGPU architectures.", "venue": "ICS", "pages": "6:1-6:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/KimBHJY017", "doi": "10.1145/3079079.3079088", "ee": "https://doi.org/10.1145/3079079.3079088", "url": "https://dblp.org/rec/conf/ics/KimBHJY017"}, "url": "URL#2567225"}, {"@score": "1", "@id": "2567226", "info": {"authors": {"author": [{"@pid": "198/8791", "text": "Rakshith Kunchum"}, {"@pid": "201/1399", "text": "Ankur Chaudhry"}, {"@pid": "132/6965", "text": "Aravind Sukumaran-Rajam"}, {"@pid": "118/5361", "text": "Qingpeng Niu"}, {"@pid": "198/8738", "text": "Israt Nisa"}, {"@pid": "s/PSadayappan", "text": "P. Sadayappan"}]}, "title": "On improving performance of sparse matrix-matrix multiplication on GPUs.", "venue": "ICS", "pages": "14:1-14:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/KunchumCSNNS17", "doi": "10.1145/3079079.3079106", "ee": "https://doi.org/10.1145/3079079.3079106", "url": "https://dblp.org/rec/conf/ics/KunchumCSNNS17"}, "url": "URL#2567226"}, {"@score": "1", "@id": "2567227", "info": {"authors": {"author": [{"@pid": "43/849", "text": "Haikun Liu"}, {"@pid": "74/3270", "text": "Yujie Chen"}, {"@pid": "56/4402", "text": "Xiaofei Liao"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}, {"@pid": "h/BingshengHe", "text": "Bingsheng He"}, {"@pid": "68/6274-3", "text": "Long Zheng 0003"}, {"@pid": "162/0891", "text": "Rentong Guo"}]}, "title": "Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures.", "venue": "ICS", "pages": "26:1-26:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/LiuCLJHZG17", "doi": "10.1145/3079079.3079089", "ee": "https://doi.org/10.1145/3079079.3079089", "url": "https://dblp.org/rec/conf/ics/LiuCLJHZG17"}, "url": "URL#2567227"}, {"@score": "1", "@id": "2567228", "info": {"authors": {"author": [{"@pid": "183/4737", "text": "Marziyeh Nourian"}, {"@pid": "31/2864", "text": "Xiang Wang"}, {"@pid": "97/4403", "text": "Xiaodong Yu"}, {"@pid": "82/6853", "text": "Wu-chun Feng"}, {"@pid": "65/983", "text": "Michela Becchi"}]}, "title": "Demystifying automata processing: GPUs, FPGAs or Micron&apos;s AP?", "venue": "ICS", "pages": "1:1-1:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/NourianWYFB17", "doi": "10.1145/3079079.3079100", "ee": "https://doi.org/10.1145/3079079.3079100", "url": "https://dblp.org/rec/conf/ics/NourianWYFB17"}, "url": "URL#2567228"}, {"@score": "1", "@id": "2567229", "info": {"authors": {"author": [{"@pid": "157/8358", "text": "Cristobal Ortega"}, {"@pid": "80/1904", "text": "Miquel Moret\u00f3"}, {"@pid": "68/6352", "text": "Marc Casas"}, {"@pid": "58/8165", "text": "Ramon Bertran"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "e/AlexandreEEichenberger", "text": "Alexandre E. Eichenberger"}, {"@pid": "21/4612", "text": "Pradip Bose"}]}, "title": "libPRISM: an intelligent adaptation of prefetch and SMT levels.", "venue": "ICS", "pages": "28:1-28:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/OrtegaMCBBEB17", "doi": "10.1145/3079079.3079101", "ee": "https://doi.org/10.1145/3079079.3079101", "url": "https://dblp.org/rec/conf/ics/OrtegaMCBBEB17"}, "url": "URL#2567229"}, {"@score": "1", "@id": "2567230", "info": {"authors": {"author": [{"@pid": "91/8239", "text": "Antonio J. Pe\u00f1a"}, {"@pid": "08/2158", "text": "Vicen\u00e7 Beltran 0001"}, {"@pid": "87/3316", "text": "Carsten Clauss"}, {"@pid": "50/278", "text": "Thomas Moschny"}]}, "title": "Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques.", "venue": "ICS", "pages": "22:1-22:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/PenaBCM17", "doi": "10.1145/3079079.3079093", "ee": "https://doi.org/10.1145/3079079.3079093", "url": "https://dblp.org/rec/conf/ics/PenaBCM17"}, "url": "URL#2567230"}, {"@score": "1", "@id": "2567231", "info": {"authors": {"author": [{"@pid": "185/0237", "text": "Junqiao Qiu"}, {"@pid": "40/6732", "text": "Zhijia Zhao 0001"}, {"@pid": "47/6534-2", "text": "Bo Wu 0002"}, {"@pid": "92/2581", "text": "Abhinav Vishnu"}, {"@pid": "23/7512", "text": "Shuaiwen Leon Song"}]}, "title": "Enabling scalability-sensitive speculative parallelization for FSM computations.", "venue": "ICS", "pages": "2:1-2:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/QiuZWVS17", "doi": "10.1145/3079079.3079082", "ee": "https://doi.org/10.1145/3079079.3079082", "url": "https://dblp.org/rec/conf/ics/QiuZWVS17"}, "url": "URL#2567231"}, {"@score": "1", "@id": "2567232", "info": {"authors": {"author": [{"@pid": "180/7917", "text": "Elaheh Sadredini"}, {"@pid": "143/7528", "text": "Reza Rahimi"}, {"@pid": "181/2613-11", "text": "Ke Wang 0011"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}]}, "title": "Frequent subtree mining on the automata processor: challenges and opportunities.", "venue": "ICS", "pages": "4:1-4:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/SadrediniRWS17", "doi": "10.1145/3079079.3079084", "ee": "https://doi.org/10.1145/3079079.3079084", "url": "https://dblp.org/rec/conf/ics/SadrediniRWS17"}, "url": "URL#2567232"}, {"@score": "1", "@id": "2567233", "info": {"authors": {"author": [{"@pid": "04/10523", "text": "Diogo Nunes Sampaio"}, {"@pid": "41/5129", "text": "Louis-No\u00ebl Pouchet"}, {"@pid": "76/848", "text": "Fabrice Rastello"}]}, "title": "Simplification and runtime resolution of data dependence constraints for loop transformations.", "venue": "ICS", "pages": "10:1-10:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/SampaioPR17", "doi": "10.1145/3079079.3079098", "ee": "https://doi.org/10.1145/3079079.3079098", "url": "https://dblp.org/rec/conf/ics/SampaioPR17"}, "url": "URL#2567233"}, {"@score": "1", "@id": "2567234", "info": {"authors": {"author": [{"@pid": "85/5317", "text": "Xuanhua Shi"}, {"@pid": "181/2821", "text": "Ming Li"}, {"@pid": "49/3283-4", "text": "Wei Liu 0004"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}, {"@pid": "98/4839-3", "text": "Chen Yu 0003"}, {"@pid": "67/6351-1", "text": "Yong Chen 0001"}]}, "title": "SSDUP: a traffic-aware ssd burst buffer for HPC systems.", "venue": "ICS", "pages": "27:1-27:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/ShiLLJYC17", "doi": "10.1145/3079079.3079087", "ee": "https://doi.org/10.1145/3079079.3079087", "url": "https://dblp.org/rec/conf/ics/ShiLLJYC17"}, "url": "URL#2567234"}, {"@score": "1", "@id": "2567235", "info": {"authors": {"author": [{"@pid": "89/9395", "text": "Markus Steinberger"}, {"@pid": "96/4208", "text": "Rhaleb Zayer"}, {"@pid": "s/HansPeterSeidel", "text": "Hans-Peter Seidel"}]}, "title": "Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU.", "venue": "ICS", "pages": "13:1-13:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/SteinbergerZS17", "doi": "10.1145/3079079.3079086", "ee": "https://doi.org/10.1145/3079079.3079086", "url": "https://dblp.org/rec/conf/ics/SteinbergerZS17"}, "url": "URL#2567235"}, {"@score": "1", "@id": "2567236", "info": {"authors": {"author": [{"@pid": "176/5001", "text": "Jiawen Sun"}, {"@pid": "34/1350", "text": "Hans Vandierendonck"}, {"@pid": "50/1235", "text": "Dimitrios S. Nikolopoulos"}]}, "title": "GraphGrind: addressing load imbalance of graph partitioning.", "venue": "ICS", "pages": "16:1-16:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/SunVN17", "doi": "10.1145/3079079.3079097", "ee": "https://doi.org/10.1145/3079079.3079097", "url": "https://dblp.org/rec/conf/ics/SunVN17"}, "url": "URL#2567236"}, {"@score": "1", "@id": "2567237", "info": {"authors": {"author": [{"@pid": "31/9081", "text": "Ehsan Totoni"}, {"@pid": "90/4916-1", "text": "Todd A. Anderson 0001"}, {"@pid": "81/6521", "text": "Tatiana Shpeisman"}]}, "title": "HPAT: high performance analytics with scripting ease-of-use.", "venue": "ICS", "pages": "9:1-9:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/TotoniAS17", "doi": "10.1145/3079079.3079099", "ee": "https://doi.org/10.1145/3079079.3079099", "url": "https://dblp.org/rec/conf/ics/TotoniAS17"}, "url": "URL#2567237"}, {"@score": "1", "@id": "2567238", "info": {"authors": {"author": [{"@pid": "130/7651", "text": "Xi-Yue Xiang"}, {"@pid": "120/6916", "text": "Wentao Shi"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "16/6199-1", "text": "Lu Peng 0001"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "82/4827", "text": "Nian-Feng Tzeng"}]}, "title": "Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation.", "venue": "ICS", "pages": "19:1-19:11", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/XiangSGPMT17", "doi": "10.1145/3079079.3079090", "ee": "https://doi.org/10.1145/3079079.3079090", "url": "https://dblp.org/rec/conf/ics/XiangSGPMT17"}, "url": "URL#2567238"}, {"@score": "1", "@id": "2567239", "info": {"authors": {"author": [{"@pid": "201/1431", "text": "Seongdae Yu"}, {"@pid": "201/1465", "text": "Seongbeom Park"}, {"@pid": "37/6811", "text": "Woongki Baek"}]}, "title": "Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems.", "venue": "ICS", "pages": "18:1-18:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/YuPB17", "doi": "10.1145/3079079.3079092", "ee": "https://doi.org/10.1145/3079079.3079092", "url": "https://dblp.org/rec/conf/ics/YuPB17"}, "url": "URL#2567239"}, {"@score": "1", "@id": "2567240", "info": {"authors": {"author": [{"@pid": "163/1781-1", "text": "Keren Zhou 0001"}, {"@pid": "80/2272", "text": "Guangming Tan"}, {"@pid": "120/7316", "text": "Xiuxia Zhang"}, {"@pid": "73/8605", "text": "Chaowei Wang"}, {"@pid": "23/6324", "text": "Ninghui Sun"}]}, "title": "A performance analysis framework for exploiting GPU microarchitectural capability.", "venue": "ICS", "pages": "15:1-15:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/ZhouTZWS17", "doi": "10.1145/3079079.3079083", "ee": "https://doi.org/10.1145/3079079.3079083", "url": "https://dblp.org/rec/conf/ics/ZhouTZWS17"}, "url": "URL#2567240"}, {"@score": "1", "@id": "2567241", "info": {"authors": {"author": [{"@pid": "201/1454", "text": "Sicong Zhuang"}, {"@pid": "68/6352", "text": "Marc Casas"}]}, "title": "Iteration-fusing conjugate gradient.", "venue": "ICS", "pages": "21:1-21:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/ZhuangC17", "doi": "10.1145/3079079.3079091", "ee": "https://doi.org/10.1145/3079079.3079091", "url": "https://dblp.org/rec/conf/ics/ZhuangC17"}, "url": "URL#2567241"}, {"@score": "1", "@id": "2567242", "info": {"authors": {"author": [{"@pid": "163/2100", "text": "Aleksandar Zlateski"}, {"@pid": "03/4883", "text": "H. Sebastian Seung"}]}, "title": "Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs.", "venue": "ICS", "pages": "8:1-8:10", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/ics/ZlateskiS17", "doi": "10.1145/3079079.3079081", "ee": "https://doi.org/10.1145/3079079.3079081", "url": "https://dblp.org/rec/conf/ics/ZlateskiS17"}, "url": "URL#2567242"}, {"@score": "1", "@id": "2649367", "info": {"authors": {"author": [{"@pid": "g/WilliamGropp", "text": "William D. Gropp"}, {"@pid": "75/2988", "text": "Pete Beckman"}, {"@pid": "39/7780", "text": "Zhiyuan Li"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}]}, "title": "Proceedings of the International Conference on Supercomputing, ICS 2017, Chicago, IL, USA, June 14-16, 2017", "venue": "ICS", "publisher": "ACM", "year": "2017", "type": "Editorship", "key": "conf/ics/2017", "doi": "10.1145/3079079", "ee": "https://doi.org/10.1145/3079079", "url": "https://dblp.org/rec/conf/ics/2017"}, "url": "URL#2649367"}]}}}