#=========================================================================
# lab2-px-null
#=========================================================================
# These are the steps required to generate the Verilog and
# corresponding Verilog test benches.
#  
#  % mkdir -p $TOPDIR/app/build
#  % cd $TOPDIR/app/build
#  % ../configure --host=riscv32-unknown-elf
#   
#  % make ubmark-sort-test
#  % ../../sim/pmx/pmx-sim --proc-impl rtl --xcel-impl null-rtl \
#      --translate --dump-vtb ./ubmark-sort-test
#   
#  % make ubmark-sort-eval
#  % ../../sim/pmx/pmx-sim --proc-impl rtl --xcel-impl null-rtl \
#      --stats --translate --dump-vtb ./ubmark-sort-eval
#

#-------------------------------------------------------------------------
# steps
#-------------------------------------------------------------------------

steps:
 - 01-synopsys-vcs-rtlsim
 - 02-synopsys-dc-synth
 - 03-synopsys-vcs-ffglsim
 - 04-cadence-innovus-pnr
 - 05-synopsys-vcs-baglsim
 - 06-synopsys-pt-pwr
 - 07-summarize-results

#-------------------------------------------------------------------------
# variables
#-------------------------------------------------------------------------

src_dir      : ../../../app/build
design_name  : ProcXcel_null_rtl
clock_period : 3.0

#-------------------------------------------------------------------------
# tests
#-------------------------------------------------------------------------

tests:
 - ProcXcel_null_rtl_pmx-sim-null-rtl-ubmark-sort-test

#-------------------------------------------------------------------------
# evals
#-------------------------------------------------------------------------

evals:
 - ProcXcel_null_rtl_pmx-sim-null-rtl-ubmark-sort-eval

