
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000735                       # Number of seconds simulated (Second)
simTicks                                    734918250                       # Number of ticks simulated (Tick)
finalTick                                   734918250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.56                       # Real time elapsed on the host (Second)
hostTickRate                                 15784443                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     706372                       # Number of bytes of host memory used (Byte)
simInsts                                      4183057                       # Number of instructions simulated (Count)
simOps                                        8093444                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    89843                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     173829                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2939674                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.702757                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.422966                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8321662                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       87                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8264167                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    996                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               228299                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            301549                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2764841                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.989021                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.275338                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    494159     17.87%     17.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    353570     12.79%     30.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    452168     16.35%     47.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    395301     14.30%     61.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    294666     10.66%     71.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    318089     11.50%     83.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    222979      8.06%     91.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    157897      5.71%     97.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     76012      2.75%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2764841                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   92892     88.34%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    939      0.89%     89.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     89.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   3857      3.67%     92.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      8      0.01%     92.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    706      0.67%     93.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  4887      4.65%     98.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     98.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   14      0.01%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    824      0.78%     99.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   448      0.43%     99.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               502      0.48%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               81      0.08%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        119322      1.44%      1.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu           6327839     76.57%     78.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult            59605      0.72%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv              1819      0.02%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd           11487      0.14%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd            19110      0.23%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu            70198      0.85%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp              208      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt            44892      0.54%     80.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          217302      2.63%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            665      0.01%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead           752542      9.11%     92.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite          509418      6.16%     98.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead        78721      0.95%     99.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite        51039      0.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total            8264167                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.811253                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              105158                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012725                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 18102085                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 7895448                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         7598911                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1297244                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   654724                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           639445                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     7595951                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       654052                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        1291749                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   7291641                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.48                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       5.64                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.44                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     12806                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             858                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          174833                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         838447                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        563082                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        92550                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        64284                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                        834273                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches               462910                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                 7135                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               3049                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                 719                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit                6416                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1629      0.20%      0.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         57539      6.90%      7.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        53319      6.39%     13.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          190      0.02%     13.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       638712     76.56%     90.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        42865      5.14%     95.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     95.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        40019      4.80%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         834273                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1578      3.46%      3.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         5337     11.70%     15.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1219      2.67%     17.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           83      0.18%     18.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        35511     77.85%     95.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1056      2.31%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          832      1.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         45616                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          133      1.86%      1.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.03%      1.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          369      5.17%      7.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          107      1.50%      8.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         6000     84.09%     92.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          289      4.05%     96.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     96.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          235      3.29%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         7135                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          369     51.32%     51.32% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     51.32% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           61      8.48%     59.81% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond          289     40.19%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total          719                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           51      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        52202      6.62%      6.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        52100      6.61%     13.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          107      0.01%     13.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       603200     76.48%     89.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        41809      5.30%     95.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        39187      4.97%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       788656                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           51      1.19%      1.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          193      4.51%      5.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          103      2.41%      8.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         3575     83.53%     91.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          151      3.53%     95.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          207      4.84%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         4280                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           51      1.76%      1.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      1.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      1.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      1.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         2849     98.24%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         2900                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          193     13.99%     13.99% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          103      7.46%     21.45% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          726     52.61%     74.06% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          151     10.94%     85.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     85.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          207     15.00%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1380                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       371363     44.51%     44.51% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       366308     43.91%     88.42% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        57539      6.90%     95.32% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        39063      4.68%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       834273                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         5598     83.51%     83.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         1082     16.14%     99.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.03%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         6703                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            638712                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       275423                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              4280                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            980                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               834273                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 5637                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  440977                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.528576                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1551                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           40209                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              39063                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1146                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1629      0.20%      0.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        57539      6.90%      7.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        53319      6.39%     13.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          190      0.02%     13.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       638712     76.56%     90.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        42865      5.14%     95.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     95.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        40019      4.80%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       834273                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          266      0.07%      0.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        57539     14.63%     14.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          551      0.14%     14.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          190      0.05%     14.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       290219     73.79%     88.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         4512      1.15%     89.82% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.82% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        40019     10.18%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        393296                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          133      2.36%      2.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      2.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          369      6.55%      8.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      8.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         4846     85.97%     94.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          289      5.13%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         5637                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          133      2.36%      2.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      2.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          369      6.55%      8.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         4846     85.97%     94.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          289      5.13%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         5637                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        40209                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        39063                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1146                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          342                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        40551                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                58846                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  58841                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               6639                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  52202                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               52202                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          227391                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7144                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2726883                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.968020                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.951489                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          659861     24.20%     24.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          591699     21.70%     45.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          269863      9.90%     55.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          352920     12.94%     68.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          120197      4.41%     73.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           93221      3.42%     76.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           60198      2.21%     78.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           36214      1.33%     80.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          542710     19.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2726883                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       116392      1.44%      1.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6191346     76.50%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        58906      0.73%     78.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1679      0.02%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10690      0.13%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        18942      0.23%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        69228      0.86%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          202      0.00%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        44336      0.55%     80.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       217021      2.68%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          297      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       735126      9.08%     92.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       503876      6.23%     98.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        74927      0.93%     99.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        50476      0.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8093444                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        542710                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              4183057                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                8093444                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        4183057                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          8093444                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts          4183057                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps            8093444                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.702757                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.422966                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            1364405                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             635392                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           7473758                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           810053                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          554352                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       116392      1.44%      1.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      6191346     76.50%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        58906      0.73%     78.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1679      0.02%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        10690      0.13%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        18942      0.23%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        69228      0.86%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          202      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        44336      0.55%     80.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       217021      2.68%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          297      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       735126      9.08%     92.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       503876      6.23%     98.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        74927      0.93%     99.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        50476      0.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      8093444                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       788656                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       697109                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        91496                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       603200                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       185405                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        52207                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        52202                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls           52207                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        104409                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        1283802                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1283802                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1283802                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1283802                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         7923                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            7923                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         7923                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           7923                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    270893248                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    270893248                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    270893248                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    270893248                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1291725                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1291725                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1291725                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1291725                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006134                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006134                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006134                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006134                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 34190.741891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 34190.741891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 34190.741891                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34190.741891                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4033                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           39                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           76                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      53.065789                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           39                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         2365                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              2365                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4076                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4076                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4076                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4076                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3847                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3847                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3847                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3847                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    115539248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    115539248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    115539248                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    115539248                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002978                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002978                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002978                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002978                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30033.597089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 30033.597089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30033.597089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 30033.597089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   3337                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       127000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       127000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 42333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 42333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       273750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       273750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        91250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        91250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       731048                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          731048                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         6336                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          6336                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    236191500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    236191500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       737384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       737384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008593                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008593                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 37277.698864                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 37277.698864                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4073                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4073                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2263                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2263                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     81780750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     81780750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 36138.201502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 36138.201502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       552754                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         552754                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1587                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1587                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     34701748                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     34701748                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       554341                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       554341                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002863                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002863                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 21866.255829                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 21866.255829                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1584                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1584                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     33758498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     33758498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21312.183081                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21312.183081                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           495.573659                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1287673                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3849                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             334.547415                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   495.573659                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.967917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.967917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          234                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          212                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10337841                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10337841                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             1114178     40.30%     40.30% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                 637250     23.05%     63.35% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing              9465      0.34%     63.69% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked              833501     30.15%     93.84% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking           170447      6.16%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved               365802                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   737                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8394693                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3657                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             8251361                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           808533                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          830135                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         560005                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.806897                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        4190172                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2771530                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses       642458                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        1163724                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        562632                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      7623387                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       9663312                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      5635627                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           1390140                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      2938954                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             492257                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2101504                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   20364                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  756                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         35748                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    560847                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1578                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2764841                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.056827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.545623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1413526     51.13%     51.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    75078      2.72%     53.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    95786      3.46%     57.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    61659      2.23%     59.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   138200      5.00%     64.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    73113      2.64%     67.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    67564      2.44%     69.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    43054      1.56%     71.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   796861     28.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2764841                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples            2101504                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                  2101504    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total              2101504                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               4357116                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.482177                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             834273                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.283798                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       616651                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst         558827                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            558827                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        558827                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           558827                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2020                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2020                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2020                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2020                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     87342500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     87342500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     87342500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     87342500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       560847                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        560847                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       560847                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       560847                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003602                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003602                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003602                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003602                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 43238.861386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 43238.861386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 43238.861386                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 43238.861386                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          292                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      58.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1123                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1123                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          383                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           383                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          383                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          383                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1637                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1637                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1637                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1637                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     72157750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     72157750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     72157750                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     72157750                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44079.260843                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44079.260843                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44079.260843                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44079.260843                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1123                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       558827                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          558827                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2020                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2020                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     87342500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     87342500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       560847                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       560847                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003602                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003602                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 43238.861386                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 43238.861386                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          383                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          383                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1637                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1637                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     72157750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     72157750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44079.260843                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44079.260843                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           501.718103                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               560463                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1636                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             342.581296                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   501.718103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.979918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          191                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          321                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4488412                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4488412                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      9465                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     114727                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    25522                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                8321749                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  548                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   838447                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  563082                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    29                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       375                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25009                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2010                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         8477                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                10487                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  8242784                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 8238356                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5841796                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   9614178                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.802473                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.607623                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       94216                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   28394                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   34                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 127                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   8730                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2046                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     62                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             810053                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              3.921079                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            18.923720                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                 804870     99.36%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                 1158      0.14%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                 2271      0.28%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                   40      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                    7      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                   13      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    7      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                    8      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                    9      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                 17      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 12      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 18      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 41      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 29      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 29      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 37      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                  5      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                 13      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                 11      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  7      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                 13      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                 12      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                  9      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 25      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 19      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                392      0.05%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 36      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                 19      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows              918      0.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1493                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total               810053                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores           1401529                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  833946                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  560008                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       367                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       245                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                  561620                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                       935                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             1217436     44.03%     44.03% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                 697799     25.24%     69.27% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing              9465      0.34%     69.61% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked              283317     10.25%     79.86% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           553539     20.02%     99.88% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         3285      0.12%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts                8379385                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4267                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 373144                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2731                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 156031                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            14204313                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    28050736                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  9825787                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1176197                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              13736674                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   467630                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    908787                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 5535195                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   558898                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         10476109                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16679772                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4183057                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8093444                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                1364405                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  2093                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3898                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           2526                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1123                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1994                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                4558                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1587                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1587                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1637                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2262                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4395                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        11037                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    15432                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       176512                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       397696                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    574208                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              5742                       # Total snoops (Count)
system.l2bus.snoopTraffic                       10368                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               11228                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.013092                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.113675                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     11081     98.69%     98.69% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       147      1.31%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 11228                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              4230750                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1227249                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             2887000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            9947                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         4460                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               145                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               860                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              2531                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 3391                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              860                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             2531                       # number of overall hits (Count)
system.l2cache.overallHits::total                3391                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             776                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1318                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2094                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            776                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1318                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2094                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     66366750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     99434250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     165801000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     66366750                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     99434250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    165801000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1636                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          3849                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             5485                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1636                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         3849                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            5485                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.474328                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.342427                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.381768                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.474328                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.342427                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.381768                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 85524.162371                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 75443.285281                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 79179.083095                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 85524.162371                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 75443.285281                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 79179.083095                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             161                       # number of writebacks (Count)
system.l2cache.writebacks::total                  161                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst           249                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data           590                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              839                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst          249                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data          590                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             839                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          527                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          728                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1255                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          527                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          728                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         3802                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          5057                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     50907750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     71629000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    122536750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     50907750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     71629000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    314626780                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    437163530                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.322127                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.189140                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.228806                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.322127                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.189140                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.921969                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 96599.146110                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 98391.483516                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 97638.844622                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 96599.146110                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 98391.483516                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 82752.966860                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 86447.207831                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1183                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         3802                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         3802                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    314626780                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    314626780                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 82752.966860                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 82752.966860                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          860                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           860                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          776                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          776                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     66366750                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     66366750                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1636                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1636                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.474328                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.474328                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 85524.162371                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 85524.162371                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst          249                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total          249                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          527                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          527                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     50907750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     50907750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.322127                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.322127                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 96599.146110                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 96599.146110                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          1067                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             1067                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          520                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            520                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     27191250                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     27191250                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         1587                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         1587                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.327662                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.327662                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 52290.865385                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 52290.865385                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data          391                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total          391                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          129                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          129                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     11617250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     11617250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.081285                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.081285                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 90056.201550                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 90056.201550                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data         1464                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         1464                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          798                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          798                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     72243000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     72243000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data         2262                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2262                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.352785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.352785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 90530.075188                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 90530.075188                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data          199                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          199                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          599                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          599                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     60011750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     60011750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.264810                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.264810                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 100186.560935                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 100186.560935                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1123                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1123                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1123                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1123                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         2365                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         2365                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         2365                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         2365                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         1255                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued               6552                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                408                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               2044                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.311966                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.619582                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           1611                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR            1139                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 2750                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified           6593                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               2                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand           20                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              152                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage           69                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children0.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children0.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children0.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children0.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children0.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children0.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children0.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children0.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children0.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children0.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children0.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children1.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children1.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children1.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children1.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children1.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children1.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children1.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children1.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children1.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children1.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children1.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children1.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children1.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children2.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children2.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children2.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children2.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children2.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children2.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children2.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children2.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children2.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children2.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children2.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children2.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children2.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children2.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children2.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children2.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children2.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3492.067756                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   12904                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5171                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.495455                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    44.626442                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   333.926317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   585.426971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2528.088026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.010895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.081525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.142927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.617209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.852556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2946                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1042                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             162                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             273                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            2511                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             104                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              12                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             926                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.719238                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.254395                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 84739                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                84739                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       322.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1452.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples      7602.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000032000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000759294751                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            17                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            17                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                13775                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 278                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5056                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         161                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10112                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       322                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  10112                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                   322                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1575                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1604                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1136                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1143                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1095                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1091                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      476                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      476                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      325                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      306                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     196                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     194                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     113                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     106                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      58                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      55                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      591.882353                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     196.685798                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1642.629519                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127              7     41.18%     41.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            5     29.41%     70.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2     11.76%     82.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      5.88%     88.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            1      5.88%     94.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6912-7039            1      5.88%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             17                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.352941                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.322075                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.057188                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 6     35.29%     35.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                10     58.82%     94.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      5.88%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   323584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 10304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               440299312.20241165                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               14020607.05391382                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      734846250                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      140856.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        33664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        46464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       243264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         9440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 45806455.343842670321                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 63223358.516406416893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 331008244.794574081898                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 12844966.089765766636                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1456                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher         7604                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          322                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     70866316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     99442220                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher    442981242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  15012358600                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     67363.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     68298.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     58256.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  46622231.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        33664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        46592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       243328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          323584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        33664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        33664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        10304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        10304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           728                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         3802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          161                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             161                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        45806455                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        63397528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    331095329                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          440299312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     45806455                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       45806455                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     14020607                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          14020607                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     14020607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       45806455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       63397528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    331095329                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         454319919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10106                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  295                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           602                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          632                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                411169778                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               20212000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           613289778                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 40685.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            60685.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6296                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 208                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             62.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            70.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3897                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    85.407236                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    78.178267                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    43.559050                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-63           28      0.72%      0.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95         2910     74.67%     75.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-127           12      0.31%     75.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159          652     16.73%     92.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::160-191            9      0.23%     92.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223          229      5.88%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::224-255            1      0.03%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287           42      1.08%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::288-319            1      0.03%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351           10      0.26%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-415            2      0.05%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-479            1      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3897                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             323392                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten            9440                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               440.038059                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                12.844966                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    549806859                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     41580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    143531391                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4927                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           161                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               881                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                129                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               129                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4927                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        11154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        11154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   11154                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       333888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       333888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   333888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5056                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5056    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5056                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    734918250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2119248                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            6522611                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6098                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1042                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.l2cache.prefetcher.actionUse_0             214                       # Number of epochs where RL selected bandit index 0 (Unspecified)
system.l2cache.prefetcher.actionUse_1               2                       # Number of epochs where RL selected bandit index 1 (Unspecified)
system.l2cache.prefetcher.actionUse_2             149                       # Number of epochs where RL selected bandit index 2 (Unspecified)
system.l2cache.prefetcher.actionUse_3               2                       # Number of epochs where RL selected bandit index 3 (OFF) (Unspecified)
system.l2cache.prefetcher.children0.pfIssued          616                       # Prefetches issued (attributed) to child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfRedundant            5                       # Redundant prefetch candidates (already tracked) for child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfUseful          414                       # Useful prefetches (demand hit prefetched line) for child 0 (Unspecified)
system.l2cache.prefetcher.children1.pfIssued            9                       # Prefetches issued (attributed) to child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfRedundant           15                       # Redundant prefetch candidates (already tracked) for child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfUseful            4                       # Useful prefetches (demand hit prefetched line) for child 1 (Unspecified)
system.l2cache.prefetcher.children2.pfIssued         3785                       # Prefetches issued (attributed) to child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfRedundant         2315                       # Redundant prefetch candidates (already tracked) for child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfUseful         1191                       # Useful prefetches (demand hit prefetched line) for child 2 (Unspecified)
system.l2cache.prefetcher.children3.pfIssued            0                       # Prefetches issued (attributed) to child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfRedundant            0                       # Redundant prefetch candidates (already tracked) for child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfUseful            0                       # Useful prefetches (demand hit prefetched line) for child 3 (Unspecified)

---------- End Simulation Statistics   ----------
