$date
	Tue May 07 10:54:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_pr_ps_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % pr $end
$var reg 1 & ps $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % pr $end
$var wire 1 & ps $end
$var wire 4 ' rsjk [3:0] $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
x!
$end
#500000
1"
#1000000
0"
b1 '
1$
#1500000
0!
1"
#1700000
b1001 '
1%
#1800000
b1 '
0%
#2000000
0"
1#
b10 '
0$
#2500000
1!
1"
#2700000
b110 '
1&
#2800000
b10 '
0&
#3000000
0"
b11 '
1$
#3400000
0!
b1011 '
1%
#3500000
1"
#3600000
b11 '
0%
#4000000
0"
0#
b0 '
0$
#4500000
1"
#5000000
0"
b1 '
1$
#5100000
b1001 '
1%
#5400000
1!
0%
b101 '
1&
#5500000
1"
#5600000
b1 '
0&
#6000000
0"
1#
b10 '
0$
#6500000
1"
#6800000
0!
b1010 '
1%
#7000000
0"
b1011 '
1$
#7200000
b11 '
0%
#7500000
1!
1"
#8000000
0"
0#
b0 '
0$
#8100000
b100 '
1&
#8400000
b0 '
0&
#8500000
0!
1"
b1000 '
1%
#9000000
0"
1$
b1 '
0%
#9500000
1"
#10000000
0"
1#
b10 '
0$
#10200000
b1010 '
1%
#10500000
1"
#10800000
1!
0%
b110 '
1&
#11000000
0"
b111 '
1$
#11200000
b11 '
0&
#11500000
0!
1"
#11900000
b1011 '
1%
#12000000
0"
0#
b1000 '
0$
#12500000
1"
#12600000
b0 '
0%
#13000000
0"
b1 '
1$
#13500000
1!
1"
b101 '
1&
#13600000
0!
b1101 '
1%
#14000000
0"
1#
0$
b1010 '
0&
#14400000
b10 '
0%
#14500000
1!
1"
#15000000
0"
b11 '
1$
#15300000
0!
b1011 '
1%
#15500000
1"
#16000000
0"
0#
b1000 '
0$
