ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __filesClean_exewrap.rsp
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux8to1.vhd
Scanning    mux8to1.vhd
mux8to1.vhd(28) Library XilinxCoreLib;
                                    ^
Warning 0008: Unable to open library xilinxcorelib.
Writing mux8to1.jhd.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux2to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux2to1.vhd
Scanning    mux2to1.vhd
mux2to1.vhd(28) Library XilinxCoreLib;
                                    ^
Warning 0008: Unable to open library xilinxcorelib.
Writing mux2to1.jhd.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -command xilperl _coreed.pl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux2to1.jp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -command xilperl _coreed.pl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux8to1.jp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Place & Route Report

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Instance "XLXI_106" referencing symbol "mux2to1" is out
   of date.
ERROR:SchematicEditor - Instance "XLXI_107" referencing symbol "mux2to1" is out
   of date.
ERROR:SchematicEditor - Instance "XLXI_108" referencing symbol "mux8to1" is out
   of date.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Instance "XLXI_106" referencing symbol "mux2to1" is out
   of date.
ERROR:SchematicEditor - Instance "XLXI_107" referencing symbol "mux2to1" is out
   of date.
ERROR:SchematicEditor - Instance "XLXI_108" referencing symbol "mux8to1" is out
   of date.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Instance "XLXI_106" referencing symbol "mux2to1" is out
   of date.
ERROR:SchematicEditor - Instance "XLXI_107" referencing symbol "mux2to1" is out
   of date.
ERROR:SchematicEditor - Instance "XLXI_108" referencing symbol "mux8to1" is out
   of date.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Place & Route Report

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__alu4_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn alu4.xst -ofn alu4.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn alu4.xst -ofn alu4.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : alu4.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : alu4
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : alu4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/HingKei/152bs04/Project1a/alu4.vhf in Library work.
Entity <inv4_mxilinx> (Architecture <schematic>) compiled.
Entity <m2_1_mxilinx> (Architecture <schematic>) compiled.
Entity <compm4_mxilinx> (Architecture <schematic>) compiled.
Entity <ibuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <add4_mxilinx> (Architecture <schematic>) compiled.
Entity <alu4> (Architecture <schematic>) compiled.

Analyzing Entity <alu4> (Architecture <Schematic>).
WARNING:Xst:753 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 648). Unconnected output port 'ofl' of component 'add4_mxilinx
'.
    Set property "keep_hierarchy = TRUE" for instance <adder> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 684). Unconnected output port 'gt' of component 'compm4_mxilin
x'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_6> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_112> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_44> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_29> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_91> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_90> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_89> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_87> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_86> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_85> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_83> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_82> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_81> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_63> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_73> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_74> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_75> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_62> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_65> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_77> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_78> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_79> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_64> in unit <alu4>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 856). Generating a Black Box for component <mux2to1>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 861). Generating a Black Box for component <mux2to1>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 868). Generating a Black Box for component <mux8to1>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu4> analyzed. Unit <alu4> generated.

Analyzing Entity <add4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add4_mxilinx> analyzed. Unit <add4_mxilinx> generated.

Analyzing Entity <compm4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <compm4_mxilinx> analyzed. Unit <compm4_mxilinx> generated.

Analyzing Entity <ibuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf4_mxilinx> analyzed. Unit <ibuf4_mxilinx> generated.

Analyzing Entity <inv4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv4_mxilinx> analyzed. Unit <inv4_mxilinx> generated.

Analyzing Entity <m2_1_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <m2_1_mxilinx> analyzed. Unit <m2_1_mxilinx> generated.


Synthesizing Unit <m2_1_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <m2_1_mxilinx> synthesized.


Synthesizing Unit <inv4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <inv4_mxilinx> synthesized.


Synthesizing Unit <ibuf4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <ibuf4_mxilinx> synthesized.


Synthesizing Unit <compm4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <compm4_mxilinx> synthesized.


Synthesizing Unit <add4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx> synthesized.


Synthesizing Unit <alu4>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <alu4> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...
Optimizing unit <m2_1_mxilinx> ...

Optimizing unit <inv4_mxilinx> ...

Optimizing unit <ibuf4_mxilinx> ...

Optimizing unit <compm4_mxilinx> ...

Optimizing unit <add4_mxilinx> ...

Optimizing unit <alu4> ...

Building and optimizing final netlist ...

WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <complement_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <complement_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <complement_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <complement_3> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : alu4
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 27
#      GND                         : 2
#      INV                         : 16
#      muxcy                       : 1
#      muxcy_d                     : 1
#      muxcy_l                     : 2
#      VCC                         : 1
#      xorcy                       : 4
# IO Buffers                       : 19
#      IBUF                        : 12
#      OBUF                        : 7
# Logical                          : 118
#      AND2                        : 33
#      AND2b1                      : 30
#      AND3                        : 4
#      AND3b1                      : 4
#      AND4                        : 1
#      NOR2                        : 1
#      OR2                         : 38
#      XNOR2                       : 2
#      XOR2                        : 5
# Others                           : 7
#      fmap                        : 4
#      mux2to1                     : 2
#      mux8to1                     : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 21.002ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               21.002ns (Levels of Logic = 10)
  Source:            a3_in
  Destination:       ovf

  Data Path: a3_in to ovf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'xlxi_6'
    IBUF:I->O             11   0.768   2.070  i_36_40 (o0)
     end scope: 'xlxi_6'
     begin scope: 'xlxi_28'
    XNOR2:I0->O            2   0.573   1.206  i_36_8 (eq_3)
    AND3b1:I1->O           1   0.573   1.035  i_36_14 (ge2_3)
    OR2:I1->O              2   0.573   1.206  i_36_19 (gtb)
    NOR2:I0->O             2   0.573   1.206  i_36_3 (eq2_3)
    AND2:I0->O             1   0.573   1.035  i_36_2 (lta)
    OR2:I1->O              1   0.573   1.035  i_36_11 (lt)
     end scope: 'xlxi_28'
     begin scope: 'xlxi_29'
    AND2:I0->O             1   0.573   1.035  i_36_9 (m1)
    OR2:I0->O              1   0.573   1.035  i_36_8 (O)
     end scope: 'xlxi_29'
    OBUF:I->O                  4.787          xlxi_36 (ovf)
    ----------------------------------------
    Total                     21.002ns (10.139ns logic, 10.863ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
CPU : 5.08 / 5.28 s | Elapsed : 5.00 / 5.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/hingkei/152bs04/project1a/_ngo -nt timestamp -p
xcv50-pq240-6 alu4.ngc alu4.ngd 

Reading NGO file "E:/HingKei/152bs04/Project1a/alu4.ngc" ...
Reading component libraries for design expansion...
Launcher: Executing edif2ngd -noa "mux2to1.edn"
"e:\hingkei\152bs04\project1a\_ngo\mux2to1.ngo"
INFO:NgdBuild - Release 4.1i - edif2ngd E.30
INFO:NgdBuild - Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Writing the design to "e:/hingkei/152bs04/project1a/_ngo/mux2to1.ngo"...
Loading design module "e:\hingkei\152bs04\project1a\_ngo\mux2to1.ngo"...
Launcher: Executing edif2ngd -noa "mux8to1.edn"
"e:\hingkei\152bs04\project1a\_ngo\mux8to1.ngo"
INFO:NgdBuild - Release 4.1i - edif2ngd E.30
INFO:NgdBuild - Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Writing the design to "e:/hingkei/152bs04/project1a/_ngo/mux8to1.ngo"...
Loading design module "e:\hingkei\152bs04\project1a\_ngo\mux8to1.ngo"...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'adder/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_28/gt' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "alu4.ngd" ...

Writing NGDBUILD log file "alu4.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file alu4.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "alu4.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                 27 out of    768    3%
   Number of Slices containing
      unrelated logic:                0 out of     27    0%
   Number of 4 input LUTs:           50 out of  1,536    3%
   Number of bonded IOBs:            19 out of    166   11%
   Number of RPM macros:            4
Total equivalent gate count for design:  360
Additional JTAG gate count for IOBs:  912

Mapping completed.
See MAP report file "alu4.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: alu4.pcf

Loading design for application par from file par_temp.ncd.
   "alu4" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            19 out of 166    11%
      Number of LOCed External IOBs    0 out of 19      0%

   Number of SLICEs                   27 out of 768     3%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting initial Placement phase. REAL time: 0 secs 
Finished initial Placement phase. REAL time: 0 secs 
Starting the placer. REAL time: 0 secs 
Placement pass 1 ........
Placer score = 3165
Placement pass 2 ...............
Placer score = 2940
Optimizing ... 
Placer score = 2445
Placer score = 2400
Placer completed in real time: 0 secs 

Dumping design to file alu4.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 160 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
...
End of iteration 1 
160 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  160 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file alu4.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Place & Route

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Net "XLXN_311" needs to be connected to pins or IO
   Ports.
ERROR:SchematicEditor - Net "vdd" needs to be connected to pins or IO Ports.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Place & Route

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__alu4_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn alu4.xst -ofn alu4.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn alu4.xst -ofn alu4.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : alu4.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : alu4
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : alu4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/HingKei/152bs04/Project1a/alu4.vhf in Library work.
Entity <adsu4_mxilinx> (Architecture <schematic>) compiled.
Entity <inv4_mxilinx> (Architecture <schematic>) compiled.
Entity <m2_1_mxilinx> (Architecture <schematic>) compiled.
Entity <compm4_mxilinx> (Architecture <schematic>) compiled.
Entity <ibuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <alu4> (Architecture <schematic>) compiled.

Analyzing Entity <alu4> (Architecture <schematic>).
    Set property "keep_hierarchy = TRUE" for instance <xlxi_124> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 703). Unconnected output port 'gt' of component 'compm4_mxilin
x'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_6> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_112> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_89> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_90> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_91> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_87> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_86> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_85> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_83> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_82> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_81> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_44> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_62> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_63> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_29> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_64> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_65> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_73> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_74> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_75> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_77> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_78> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_79> in unit <alu4>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 863). Generating a Black Box for component <mux2to1>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 869). Generating a Black Box for component <mux8to1>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu4> analyzed. Unit <alu4> generated.

Analyzing Entity <adsu4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu4_mxilinx> analyzed. Unit <adsu4_mxilinx> generated.

Analyzing Entity <compm4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <compm4_mxilinx> analyzed. Unit <compm4_mxilinx> generated.

Analyzing Entity <ibuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf4_mxilinx> analyzed. Unit <ibuf4_mxilinx> generated.

Analyzing Entity <inv4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv4_mxilinx> analyzed. Unit <inv4_mxilinx> generated.

Analyzing Entity <m2_1_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <m2_1_mxilinx> analyzed. Unit <m2_1_mxilinx> generated.


Synthesizing Unit <m2_1_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <m2_1_mxilinx> synthesized.


Synthesizing Unit <inv4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <inv4_mxilinx> synthesized.


Synthesizing Unit <ibuf4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <ibuf4_mxilinx> synthesized.


Synthesizing Unit <compm4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <compm4_mxilinx> synthesized.


Synthesizing Unit <adsu4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu4_mxilinx> synthesized.


Synthesizing Unit <alu4>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
WARNING:Xst:646 - Signal <dummy> is assigned but never used.
Unit <alu4> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...
Optimizing unit <m2_1_mxilinx> ...

Optimizing unit <inv4_mxilinx> ...

Optimizing unit <ibuf4_mxilinx> ...

Optimizing unit <compm4_mxilinx> ...

Optimizing unit <adsu4_mxilinx> ...

Optimizing unit <alu4> ...

Building and optimizing final netlist ...

WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s3> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : alu4
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 27
#      GND                         : 2
#      INV                         : 16
#      muxcy                       : 1
#      muxcy_d                     : 1
#      muxcy_l                     : 2
#      VCC                         : 1
#      xorcy                       : 4
# IO Buffers                       : 19
#      IBUF                        : 12
#      OBUF                        : 7
# Logical                          : 118
#      AND2                        : 33
#      AND2b1                      : 30
#      AND3                        : 4
#      AND3b1                      : 4
#      AND4                        : 1
#      NOR2                        : 1
#      OR2                         : 38
#      XNOR2                       : 2
#      XOR2                        : 1
#      XOR3                        : 4
# Others                           : 6
#      fmap                        : 4
#      mux2to1                     : 1
#      mux8to1                     : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 21.002ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               21.002ns (Levels of Logic = 10)
  Source:            a3_in
  Destination:       ovf

  Data Path: a3_in to ovf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'xlxi_6'
    IBUF:I->O             11   0.768   2.070  i_36_40 (o0)
     end scope: 'xlxi_6'
     begin scope: 'xlxi_28'
    XNOR2:I0->O            2   0.573   1.206  i_36_8 (eq_3)
    AND3b1:I1->O           1   0.573   1.035  i_36_14 (ge2_3)
    OR2:I1->O              2   0.573   1.206  i_36_19 (gtb)
    NOR2:I0->O             2   0.573   1.206  i_36_3 (eq2_3)
    AND2:I0->O             1   0.573   1.035  i_36_2 (lta)
    OR2:I1->O              1   0.573   1.035  i_36_11 (lt)
     end scope: 'xlxi_28'
     begin scope: 'xlxi_29'
    AND2:I0->O             1   0.573   1.035  i_36_9 (m1)
    OR2:I0->O              1   0.573   1.035  i_36_8 (O)
     end scope: 'xlxi_29'
    OBUF:I->O                  4.787          xlxi_36 (ovf)
    ----------------------------------------
    Total                     21.002ns (10.139ns logic, 10.863ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
CPU : 5.01 / 5.05 s | Elapsed : 5.00 / 5.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/hingkei/152bs04/project1a/_ngo -nt timestamp -p
xcv50-pq240-6 alu4.ngc alu4.ngd 

Reading NGO file "E:/HingKei/152bs04/Project1a/alu4.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux2to1.ngo" is up to date.
Loading design module "e:\hingkei\152bs04\project1a\_ngo\mux2to1.ngo"...
Launcher: "mux8to1.ngo" is up to date.
Loading design module "e:\hingkei\152bs04\project1a\_ngo\mux8to1.ngo"...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'xlxi_124/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_28/gt' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "alu4.ngd" ...

Writing NGDBUILD log file "alu4.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file alu4.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "alu4.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                 25 out of    768    3%
   Number of Slices containing
      unrelated logic:                0 out of     25    0%
   Number of 4 input LUTs:           46 out of  1,536    2%
   Number of bonded IOBs:            19 out of    166   11%
   Number of RPM macros:            3
Total equivalent gate count for design:  336
Additional JTAG gate count for IOBs:  912

Mapping completed.
See MAP report file "alu4.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: alu4.pcf

Loading design for application par from file par_temp.ncd.
   "alu4" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            19 out of 166    11%
      Number of LOCed External IOBs    0 out of 19      0%

   Number of SLICEs                   25 out of 768     3%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting initial Placement phase. REAL time: 0 secs 
Finished initial Placement phase. REAL time: 0 secs 
Starting the placer. REAL time: 0 secs 
Placement pass 1 ..
Placer score = 3015
Placement pass 2 ..............
Placer score = 3015
Optimizing ... 
Placer score = 2550
Placer score = 2550
Placer completed in real time: 0 secs 

Dumping design to file alu4.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 152 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
....
End of iteration 1 
152 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  152 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file alu4.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__alu4_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn alu4.xst -ofn alu4.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn alu4.xst -ofn alu4.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : alu4.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : alu4
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : alu4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/HingKei/152bs04/Project1a/alu4.vhf in Library work.
Entity <adsu4_mxilinx> (Architecture <schematic>) compiled.
Entity <inv4_mxilinx> (Architecture <schematic>) compiled.
Entity <m2_1_mxilinx> (Architecture <schematic>) compiled.
Entity <compm4_mxilinx> (Architecture <schematic>) compiled.
Entity <ibuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <alu4> (Architecture <schematic>) compiled.

Analyzing Entity <alu4> (Architecture <schematic>).
    Set property "keep_hierarchy = TRUE" for instance <xlxi_124> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 703). Unconnected output port 'gt' of component 'compm4_mxilin
x'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_6> in unit <alu4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_112> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_29> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_44> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_91> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_90> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_89> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_87> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_86> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_85> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_62> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_83> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_82> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_65> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_73> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_74> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_75> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_64> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_77> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_78> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_79> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_63> in unit <alu4>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_81> in unit <alu4>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 866). Generating a Black Box for component <mux2to1>.
WARNING:Xst:766 - E:/HingKei/152bs04/Project1a/alu4.vhf (Line 872). Generating a Black Box for component <mux8to1>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu4> analyzed. Unit <alu4> generated.

Analyzing Entity <adsu4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <adsu4_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu4_mxilinx> analyzed. Unit <adsu4_mxilinx> generated.

Analyzing Entity <compm4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <compm4_mxilinx> analyzed. Unit <compm4_mxilinx> generated.

Analyzing Entity <ibuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf4_mxilinx> analyzed. Unit <ibuf4_mxilinx> generated.

Analyzing Entity <inv4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv4_mxilinx> analyzed. Unit <inv4_mxilinx> generated.

Analyzing Entity <m2_1_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <m2_1_mxilinx> analyzed. Unit <m2_1_mxilinx> generated.


Synthesizing Unit <m2_1_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <m2_1_mxilinx> synthesized.


Synthesizing Unit <inv4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <inv4_mxilinx> synthesized.


Synthesizing Unit <ibuf4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <ibuf4_mxilinx> synthesized.


Synthesizing Unit <compm4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
Unit <compm4_mxilinx> synthesized.


Synthesizing Unit <adsu4_mxilinx>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu4_mxilinx> synthesized.


Synthesizing Unit <alu4>.
    Related source file is E:/HingKei/152bs04/Project1a/alu4.vhf.
WARNING:Xst:646 - Signal <dummy> is assigned but never used.
Unit <alu4> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...
Optimizing unit <m2_1_mxilinx> ...

Optimizing unit <inv4_mxilinx> ...

Optimizing unit <ibuf4_mxilinx> ...

Optimizing unit <compm4_mxilinx> ...

Optimizing unit <adsu4_mxilinx> ...

Optimizing unit <alu4> ...

Building and optimizing final netlist ...

WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s3> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : alu4
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 28
#      GND                         : 2
#      INV                         : 17
#      muxcy                       : 1
#      muxcy_d                     : 1
#      muxcy_l                     : 2
#      VCC                         : 1
#      xorcy                       : 4
# IO Buffers                       : 19
#      IBUF                        : 12
#      OBUF                        : 7
# Logical                          : 118
#      AND2                        : 33
#      AND2b1                      : 30
#      AND3                        : 4
#      AND3b1                      : 4
#      AND4                        : 1
#      NOR2                        : 1
#      OR2                         : 38
#      XNOR2                       : 2
#      XOR2                        : 1
#      XOR3                        : 4
# Others                           : 6
#      fmap                        : 4
#      mux2to1                     : 1
#      mux8to1                     : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 21.002ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               21.002ns (Levels of Logic = 10)
  Source:            a3_in
  Destination:       ovf

  Data Path: a3_in to ovf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'xlxi_6'
    IBUF:I->O             11   0.768   2.070  i_36_40 (o0)
     end scope: 'xlxi_6'
     begin scope: 'xlxi_28'
    XNOR2:I0->O            2   0.573   1.206  i_36_8 (eq_3)
    AND3b1:I1->O           1   0.573   1.035  i_36_14 (ge2_3)
    OR2:I1->O              2   0.573   1.206  i_36_19 (gtb)
    NOR2:I0->O             2   0.573   1.206  i_36_3 (eq2_3)
    AND2:I0->O             1   0.573   1.035  i_36_2 (lta)
    OR2:I1->O              1   0.573   1.035  i_36_11 (lt)
     end scope: 'xlxi_28'
     begin scope: 'xlxi_29'
    AND2:I0->O             1   0.573   1.035  i_36_9 (m1)
    OR2:I0->O              1   0.573   1.035  i_36_8 (O)
     end scope: 'xlxi_29'
    OBUF:I->O                  4.787          xlxi_36 (ovf)
    ----------------------------------------
    Total                     21.002ns (10.139ns logic, 10.863ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
CPU : 5.17 / 5.20 s | Elapsed : 5.00 / 5.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/hingkei/152bs04/project1a/_ngo -nt timestamp -p
xcv50-pq240-6 alu4.ngc alu4.ngd 

Reading NGO file "E:/HingKei/152bs04/Project1a/alu4.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux2to1.ngo" is up to date.
Loading design module "e:\hingkei\152bs04\project1a\_ngo\mux2to1.ngo"...
Launcher: "mux8to1.ngo" is up to date.
Loading design module "e:\hingkei\152bs04\project1a\_ngo\mux8to1.ngo"...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'xlxi_124/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_28/gt' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "alu4.ngd" ...

Writing NGDBUILD log file "alu4.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file alu4.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "alu4.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                 25 out of    768    3%
   Number of Slices containing
      unrelated logic:                0 out of     25    0%
   Number of 4 input LUTs:           46 out of  1,536    2%
   Number of bonded IOBs:            19 out of    166   11%
   Number of RPM macros:            3
Total equivalent gate count for design:  336
Additional JTAG gate count for IOBs:  912

Mapping completed.
See MAP report file "alu4.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: alu4.pcf

Loading design for application par from file par_temp.ncd.
   "alu4" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            19 out of 166    11%
      Number of LOCed External IOBs    0 out of 19      0%

   Number of SLICEs                   25 out of 768     3%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting initial Placement phase. REAL time: 0 secs 
Finished initial Placement phase. REAL time: 0 secs 
Starting the placer. REAL time: 0 secs 
Placement pass 1 ...
Placer score = 3030
Placement pass 2 ..............
Placer score = 2790
Optimizing ... 
Placer score = 2415
Placer score = 2415
Placer completed in real time: 0 secs 

Dumping design to file alu4.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 156 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
...
End of iteration 1 
156 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  156 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file alu4.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex alu4.sch alu4.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap @_alu4_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w alu4.sch alu4.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



