#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov  6 15:33:51 2022
# Process ID: 15240
# Current directory: D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1
# Command line: vivado.exe -log img_3buf_ov5640.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source img_3buf_ov5640.tcl -notrace
# Log file: D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640.vdi
# Journal file: D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source img_3buf_ov5640.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/img_camera_ov5640_720p_cute/uisrc/key_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top img_3buf_ov5640 -part xc7k325tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz1_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/key_init/key_init.dcp' for cell 'key11'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_4/vio_4.dcp' for cell 'nolabel_line377'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_3/vio_3.dcp' for cell 'IMAGE_C/VIO3'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_2/vio_2.dcp' for cell 'MONITOR_INST/VIO2'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'MONITOR_INST/div_gen_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_6/ila_6.dcp' for cell 'MONITOR_INST/ila666'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ms_fifo/ms_fifo.dcp' for cell 'edma_ctr_inst/ms_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/rd_fifo/rd_fifo.dcp' for cell 'edma_ctr_inst/rd_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/wr_fifo/wr_fifo.dcp' for cell 'edma_ctr_inst/wr_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'frequency_compute_inst/mult_gen_1_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/cordic_square_root/cordic_square_root.dcp' for cell 'frequency_compute_inst/speed_compute_top_inst/cordic_square_root_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'frequency_compute_inst/speed_compute_top_inst/speed_compute_inst/c_addsub_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/div_gen_1/div_gen_1.dcp' for cell 'frequency_compute_inst/speed_compute_top_inst/speed_compute_inst/div_gen_1_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'protpg_inst/ila223'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'protpg_inst/vio'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.dcp' for cell 'protpg_inst/cor0/u_matrix_3x3_1bit/u1'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/RGB_MEM/RGB_MEM.dcp' for cell 'uitpg_inst/RGB_MEM_O'
INFO: [Project 1-454] Reading design checkpoint 'd:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'uitpg_inst/ila123'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1112.953 ; gain = 9.113
INFO: [Netlist 29-17] Analyzing 6158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz1_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz1_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: IMAGE_C/VIO3 UUID: 7803e0ad-155c-5e6c-856e-2a2c1d58a64b 
INFO: [Chipscope 16-324] Core: MONITOR_INST/VIO2 UUID: bca8db04-fc68-5d7e-a75a-4ffc84c05757 
INFO: [Chipscope 16-324] Core: MONITOR_INST/ila666 UUID: 9518be0a-adb6-5306-a3b3-f4bc94cacf35 
INFO: [Chipscope 16-324] Core: nolabel_line377 UUID: a685d1ae-d236-57e9-8960-f7ef485a3a87 
INFO: [Chipscope 16-324] Core: protpg_inst/ila223 UUID: 0d33d342-8810-5cd4-8478-43353c7ae266 
INFO: [Chipscope 16-324] Core: protpg_inst/vio UUID: 62cfa0ca-9dcd-5f18-be06-0afa46048b09 
INFO: [Chipscope 16-324] Core: uitpg_inst/ila123 UUID: 7db31a31-32b9-587c-a420-6b8139ebe080 
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'edma_ctr_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'edma_ctr_inst/rd_fifo_inst/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'edma_ctr_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'edma_ctr_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz0_inst/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz0_inst/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz0_inst/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz0_inst/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz1_inst/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz1_inst/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz1_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2045.516 ; gain = 640.945
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz1_inst/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ms_fifo/ms_fifo.xdc] for cell 'edma_ctr_inst/ms_fifo_inst/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ms_fifo/ms_fifo.xdc] for cell 'edma_ctr_inst/ms_fifo_inst/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uitpg_inst/ila123/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uitpg_inst/ila123/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'uitpg_inst/ila123/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'uitpg_inst/ila123/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'protpg_inst/ila223/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'protpg_inst/ila223/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'protpg_inst/ila223/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'protpg_inst/ila223/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'protpg_inst/vio'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'protpg_inst/vio'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor0/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor0/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor0/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor0/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor1/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor1/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor1/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor1/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor2/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor2/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor2/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor2/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor3/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor3/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor3/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor3/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor4/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor4/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor4/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor4/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor5/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor5/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor5/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor5/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor6/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor6/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor6/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor6/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor7/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor7/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor7/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor7/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor8/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor8/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor8/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/cor8/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp0/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp0/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp0/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp0/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp1/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp1/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp1/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp1/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp2/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp2/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp2/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp2/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp3/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp3/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp3/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp3/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp4/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp4/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp4/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp4/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp5/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp5/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp5/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp5/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp6/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp6/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp6/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp6/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp7/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp7/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp7/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp7/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp8/u_matrix_3x3_1bit/u1/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp8/u_matrix_3x3_1bit/u1/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp8/u_matrix_3x3_1bit/u2/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/FIFO_1bit/FIFO_1bit.xdc] for cell 'protpg_inst/exp8/u_matrix_3x3_1bit/u2/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_2/vio_2.xdc] for cell 'MONITOR_INST/VIO2'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_2/vio_2.xdc] for cell 'MONITOR_INST/VIO2'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_3/vio_3.xdc] for cell 'IMAGE_C/VIO3'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_3/vio_3.xdc] for cell 'IMAGE_C/VIO3'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_4/vio_4.xdc] for cell 'nolabel_line377'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/vio_4/vio_4.xdc] for cell 'nolabel_line377'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_6/ila_v6_2/constraints/ila_impl.xdc] for cell 'MONITOR_INST/ila666/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_6/ila_v6_2/constraints/ila_impl.xdc] for cell 'MONITOR_INST/ila666/inst'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_6/ila_v6_2/constraints/ila.xdc] for cell 'MONITOR_INST/ila666/inst'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/ila_6/ila_v6_2/constraints/ila.xdc] for cell 'MONITOR_INST/ila666/inst'
Parsing XDC File [D:/img_camera_ov5640_720p_cute/mig_ddr.srcs/constrs_1/imports/04_pin/fpga_pin.xdc]
Finished Parsing XDC File [D:/img_camera_ov5640_720p_cute/mig_ddr.srcs/constrs_1/imports/04_pin/fpga_pin.xdc]
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'edma_ctr_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'edma_ctr_inst/rd_fifo_inst/U0'
Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'edma_ctr_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/img_camera_ov5640_720p_cute/mig_ddr.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'edma_ctr_inst/wr_fifo_inst/U0'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2055.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 611 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 196 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 337 instances

40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 2055.281 ; gain = 1519.793
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.281 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2401fcf54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.281 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "90b6800d15ec874b".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2275.426 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 288fc657d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.426 ; gain = 37.695

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 37 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2a0272633

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.426 ; gain = 37.695
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Retarget, 385 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 20103b836

Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2275.426 ; gain = 37.695
INFO: [Opt 31-389] Phase Constant propagation created 55 cells and removed 720 cells
INFO: [Opt 31-1021] In phase Constant propagation, 259 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d32df3f3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2275.426 ; gain = 37.695
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 534 cells
INFO: [Opt 31-1021] In phase Sweep, 5139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1d32df3f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2275.426 ; gain = 37.695
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2882c45a4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 2275.426 ; gain = 37.695
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 29d80ce01

Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2275.426 ; gain = 37.695
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 393 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             285  |                                            385  |
|  Constant propagation         |              55  |             720  |                                            259  |
|  Sweep                        |               1  |             534  |                                           5139  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            393  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2275.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 225deabe5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 2275.426 ; gain = 37.695

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.092 | TNS=-31466.712 |
INFO: [Power 33-23] Power model is not available for PULLUP_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 124 BRAM(s) out of a total of 206 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 149 newly gated: 1 Total Ports: 412
Ending PowerOpt Patch Enables Task | Checksum: 2df7e57b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3429.520 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2df7e57b4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3429.520 ; gain = 1154.094

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c038cbae

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3429.520 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1c038cbae

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3429.520 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3429.520 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c038cbae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:58 . Memory (MB): peak = 3429.520 ; gain = 1374.238
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file img_3buf_ov5640_drc_opted.rpt -pb img_3buf_ov5640_drc_opted.pb -rpx img_3buf_ov5640_drc_opted.rpx
Command: report_drc -file img_3buf_ov5640_drc_opted.rpt -pb img_3buf_ov5640_drc_opted.pb -rpx img_3buf_ov5640_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[8]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[9]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[10]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[3] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[4] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[5] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_53) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[9]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[10]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[2] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[3] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[4] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_52) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1369e0171

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3429.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos_pclk_i_IBUF_inst (IBUF.O) is locked to IOB_X0Y196
	cmos_pclk_i_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y8
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 123ea0781

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2ae82db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2ae82db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d2ae82db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2030b7df9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2311 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1175 nets or cells. Created 139 new cells, deleted 1036 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[6] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[6] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[6] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[2] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[2] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[2] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[4] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[4] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[4] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[3] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[3] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[3] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[5] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[5] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[5] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[1] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[1] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[1] could not be optimized because net could not be replicated
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[7] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-700] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[7] cannot be modified, and hence, it cannot be replicated.
INFO: [Physopt 32-118] Net nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[7] could not be optimized because net could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-712] Optimization is not feasible on net F_PIXELS[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net L_mode2[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net H_mode2[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell in04__0. 14 registers were pushed out.
INFO: [Physopt 32-712] Optimization is not feasible on net F_PIXELS[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net L_mode2[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net H_mode2[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3429.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          139  |           1036  |                  1175  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            6  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |          16  |           1  |  00:00:00  |
|  DSP Register                                     |           14  |              0  |                     1  |           6  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          159  |           1036  |                  1177  |          22  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 236baa4ca

Time (s): cpu = 00:03:43 ; elapsed = 00:02:29 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1d4c6a996

Time (s): cpu = 00:03:48 ; elapsed = 00:02:32 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d4c6a996

Time (s): cpu = 00:03:48 ; elapsed = 00:02:33 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2236c288f

Time (s): cpu = 00:04:00 ; elapsed = 00:02:42 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 172fd48ab

Time (s): cpu = 00:04:28 ; elapsed = 00:03:04 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24dd9ede7

Time (s): cpu = 00:04:29 ; elapsed = 00:03:05 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1984c9587

Time (s): cpu = 00:04:29 ; elapsed = 00:03:05 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bc410492

Time (s): cpu = 00:04:52 ; elapsed = 00:03:23 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17ac93e37

Time (s): cpu = 00:05:15 ; elapsed = 00:03:45 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 234409025

Time (s): cpu = 00:05:19 ; elapsed = 00:03:49 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f511a060

Time (s): cpu = 00:05:19 ; elapsed = 00:03:50 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20a3d40a4

Time (s): cpu = 00:05:52 ; elapsed = 00:04:14 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20a3d40a4

Time (s): cpu = 00:05:52 ; elapsed = 00:04:14 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16cac6227

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net key22/inst/key2_cap, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16cac6227

Time (s): cpu = 00:06:30 ; elapsed = 00:04:39 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-24.994. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16b54d778

Time (s): cpu = 00:07:26 ; elapsed = 00:05:19 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16b54d778

Time (s): cpu = 00:07:26 ; elapsed = 00:05:19 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b54d778

Time (s): cpu = 00:07:27 ; elapsed = 00:05:20 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b54d778

Time (s): cpu = 00:07:28 ; elapsed = 00:05:21 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ad35f8d2

Time (s): cpu = 00:07:29 ; elapsed = 00:05:21 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad35f8d2

Time (s): cpu = 00:07:29 ; elapsed = 00:05:22 . Memory (MB): peak = 3429.520 ; gain = 0.000
Ending Placer Task | Checksum: 12bbc4b32

Time (s): cpu = 00:07:29 ; elapsed = 00:05:22 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:38 ; elapsed = 00:05:27 . Memory (MB): peak = 3429.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file img_3buf_ov5640_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file img_3buf_ov5640_utilization_placed.rpt -pb img_3buf_ov5640_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file img_3buf_ov5640_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3429.520 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3429.520 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.074 | TNS=-38276.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 22fee1cd6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.074 | TNS=-38276.816 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-712] Optimization is not feasible on net F_PIXELS[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net L_mode2[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net H_mode2[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 22fee1cd6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.074 | TNS=-38276.816 |
INFO: [Physopt 32-702] Processed net IMAGE_C/X[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[1]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.074 | TNS=-38276.103 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[0]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.024 | TNS=-38275.404 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[4]. Replicated 8 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.023 | TNS=-38275.390 |
INFO: [Physopt 32-572] Net IMAGE_C/x_num_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net IMAGE_C/x_num_reg[5].  Re-placed instance IMAGE_C/x_num_reg[5]
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.074 | TNS=-38276.256 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[3]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.040 | TNS=-38275.783 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[9]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.023 | TNS=-38275.542 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[7]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.015 | TNS=-38275.430 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[8]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.993 | TNS=-38275.124 |
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[2]. Replicated 8 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.992 | TNS=-38275.110 |
INFO: [Physopt 32-572] Net IMAGE_C/x_num_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net IMAGE_C/x_num_reg[5].  Did not re-place instance IMAGE_C/x_num_reg[5]
INFO: [Physopt 32-702] Processed net IMAGE_C/x_num_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x20_in[18].  Did not re-place instance IMAGE_C/ball_x[3]_i_99
INFO: [Physopt 32-572] Net IMAGE_C/ball_x20_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x20_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_142_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_142
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_x20_in[18]. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_x[3]_i_99_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.978 | TNS=-38274.913 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x20_in[17].  Did not re-place instance IMAGE_C/ball_x[3]_i_102
INFO: [Physopt 32-572] Net IMAGE_C/ball_x20_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x20_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_142_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_142
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_x20_in[17]. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_x[3]_i_102_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.960 | TNS=-38274.662 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x20_in[16].  Did not re-place instance IMAGE_C/ball_x[3]_i_101
INFO: [Physopt 32-572] Net IMAGE_C/ball_x20_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x20_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_145
INFO: [Physopt 32-572] Net IMAGE_C/ball_x[3]_i_145_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_192_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_192
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_192_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.954 | TNS=-38273.989 |
INFO: [Physopt 32-702] Processed net IMAGE_C/Y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[17].  Did not re-place instance IMAGE_C/ball_y[3]_i_102
INFO: [Physopt 32-572] Net IMAGE_C/ball_y20_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_142_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_142
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_y20_in[17]. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_y[3]_i_102_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.938 | TNS=-38273.763 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net IMAGE_C/ball_y20_in[12].  Re-placed instance IMAGE_C/ball_y[3]_i_133
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y20_in[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.932 | TNS=-38273.680 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[18].  Did not re-place instance IMAGE_C/ball_y[3]_i_99
INFO: [Physopt 32-572] Net IMAGE_C/ball_y20_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_142_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_142
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_y20_in[18]. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_y[3]_i_99_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.925 | TNS=-38273.582 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_139_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_139
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net IMAGE_C/ball_y[3]_i_182_n_0.  Re-placed instance IMAGE_C/ball_y[3]_i_182
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.913 | TNS=-38273.414 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[15].  Did not re-place instance IMAGE_C/ball_y[3]_i_132
INFO: [Physopt 32-572] Net IMAGE_C/ball_y20_in[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_173_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_173
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_y20_in[15]. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_y[3]_i_132_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.913 | TNS=-38273.414 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[13].  Did not re-place instance IMAGE_C/ball_y[3]_i_134
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_177_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_177
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.912 | TNS=-38272.912 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_193_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_193
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_221_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_221
INFO: [Physopt 32-572] Net IMAGE_C/ball_x[3]_i_221_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_168_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_183_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_203_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_222_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_253_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_262_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_280_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_307_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_311_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_334_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_361_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_370_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_388_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_389_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_392_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_415_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_416_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_429_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_467_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_442_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_443_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_446_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_461_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_469_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_478_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_488_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_522_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_496_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_500_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_505_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_515_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_523_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_527_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_532_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_542_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_550_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_551_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_554_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_559_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_569_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_577_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_578_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_604_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_605_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_608_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_613_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_631_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_658_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_659_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_667_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_672_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_685_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_686_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_699_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_704_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_738_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_712_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_713_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_716_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_721_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_731_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_765_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_739_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_743_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_753_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_766_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_775_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_785_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_819_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_793_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_794_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_797_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_812_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_844_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_820_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_821_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_824_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_829_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_834_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_839_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_873_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.877 | TNS=-38272.254 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_145
INFO: [Physopt 32-572] Net IMAGE_C/ball_y[3]_i_145_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_193_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_193
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_171_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_171
INFO: [Physopt 32-81] Processed net IMAGE_C/ball_y[3]_i_171_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.875 | TNS=-38272.225 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_192_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_192
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_221_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_221
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_y[3]_i_192_n_0. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_y[3]_i_192_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_221_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.874 | TNS=-38272.210 |
INFO: [Physopt 32-663] Processed net IMAGE_C/ball_y[3]_i_171_n_0_repN.  Re-placed instance IMAGE_C/ball_y[3]_i_171_replica
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_171_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.865 | TNS=-38271.930 |
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_870_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.854 | TNS=-38271.664 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_177_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_177
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_180_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_180
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_y[3]_i_177_n_0. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_y[3]_i_177_comp.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.850 | TNS=-38271.610 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_171_n_0_repN.  Did not re-place instance IMAGE_C/ball_y[3]_i_171_replica
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_171_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.847 | TNS=-38271.566 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_197_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_197
INFO: [Physopt 32-572] Net IMAGE_C/ball_y[3]_i_197_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_214_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_214
INFO: [Physopt 32-572] Net IMAGE_C/ball_y[3]_i_214_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_179_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_183_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_203_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_222_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_253_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_262_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_280_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_307_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_311_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_334_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_361_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_370_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_388_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_389_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_392_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_441_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_415_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_416_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_429_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_442_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_443_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_446_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_461_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_469_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_478_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_488_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_496_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_500_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_505_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_515_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_523_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_527_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_532_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_542_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_550_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_551_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_554_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_559_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_569_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_577_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_578_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_604_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_605_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_608_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_613_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_657_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_631_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_658_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_659_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_667_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_672_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_685_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_686_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_729_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_721_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_731_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_765_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_739_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_743_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_753_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_766_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_775_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_785_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_793_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_794_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_797_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_812_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_846_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_820_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_821_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_824_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_829_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_834_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_839_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_873_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_847_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_848_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_851_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_856_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_861_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_866_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_900_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_874_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_875_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_878_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_883_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_893_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_901_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_910_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_915_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_920_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_928_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_929_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_932_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_937_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_942_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_947_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_955_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_956_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_959_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_964_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_1012_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[13]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz1_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/Y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/x_num_reg[5].  Did not re-place instance IMAGE_C/x_num_reg[5]
INFO: [Physopt 32-702] Processed net IMAGE_C/x_num_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net IMAGE_C/ball_y20_in[17].  Re-placed instance IMAGE_C/ball_y[3]_i_102_comp
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y20_in[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.846 | TNS=-38271.301 |
INFO: [Physopt 32-702] Processed net IMAGE_C/X[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.829 | TNS=-38271.064 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net IMAGE_C/ball_x20_in[17].  Re-placed instance IMAGE_C/ball_x[3]_i_102_comp
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x20_in[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.828 | TNS=-38270.937 |
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.821 | TNS=-38270.839 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_139_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_139
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_182_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_182
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.820 | TNS=-38270.809 |
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.819 | TNS=-38270.740 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[14].  Did not re-place instance IMAGE_C/ball_y[3]_i_131
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_173_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_173
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.815 | TNS=-38270.504 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x20_in[17].  Did not re-place instance IMAGE_C/ball_x[3]_i_102_comp
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x20_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_145
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_193_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_193
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_221_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_221
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_168_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_183_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_222_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_253_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_280_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_307_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_334_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_361_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_388_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_415_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_467_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_442_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_469_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_522_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_496_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_523_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_550_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_577_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_604_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_631_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_658_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_685_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_738_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_712_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_765_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_739_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_766_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_819_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_793_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_844_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_820_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_872_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.812 | TNS=-38270.460 |
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_871_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.802 | TNS=-38269.791 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[13].  Did not re-place instance IMAGE_C/ball_y[3]_i_134
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_177_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_177_comp
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.776 | TNS=-38269.423 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_173_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_173
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_180_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_180
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.770 | TNS=-38269.340 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[16].  Did not re-place instance IMAGE_C/ball_y[3]_i_101
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_145
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_197_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_197
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_214_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_214
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_179_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_183_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_222_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_253_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_280_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_307_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_334_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_361_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_388_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_441_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_415_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_442_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_469_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_496_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_523_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_550_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_577_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_604_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_657_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_631_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_658_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_685_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_729_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_721_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_765_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_739_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_766_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_793_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_846_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_820_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_873_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_847_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_900_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_874_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_901_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_928_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_955_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_1012_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[13]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz1_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.770 | TNS=-38269.340 |
Phase 3 Critical Path Optimization | Checksum: 22fee1cd6

Time (s): cpu = 00:02:03 ; elapsed = 00:01:13 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.770 | TNS=-38269.340 |
INFO: [Physopt 32-702] Processed net IMAGE_C/Y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.762 | TNS=-38268.976 |
INFO: [Physopt 32-702] Processed net IMAGE_C/X[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net IMAGE_C/x_num_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net IMAGE_C/x_num_reg[5].  Did not re-place instance IMAGE_C/x_num_reg[5]
INFO: [Physopt 32-702] Processed net IMAGE_C/x_num_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x20_in[17].  Did not re-place instance IMAGE_C/ball_x[3]_i_102_comp
INFO: [Physopt 32-572] Net IMAGE_C/ball_x20_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x20_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_x[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_x[3]_i_145
INFO: [Physopt 32-710] Processed net IMAGE_C/ball_x20_in[17]. Critical path length was reduced through logic transformation on cell IMAGE_C/ball_x[3]_i_102_comp_1.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.750 | TNS=-38268.809 |
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.746 | TNS=-38268.558 |
INFO: [Physopt 32-572] Net IMAGE_C/x_num_reg[1]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net IMAGE_C/x_num_reg[1]_repN_1.  Did not re-place instance IMAGE_C/x_num_reg[1]_replica_1
INFO: [Physopt 32-81] Processed net IMAGE_C/x_num_reg[1]_repN_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/x_num_reg[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.732 | TNS=-38268.361 |
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_x_reg[3]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_x[3]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.732 | TNS=-38268.208 |
INFO: [Physopt 32-662] Processed net IMAGE_C/x_num_reg[1]_repN_10.  Did not re-place instance IMAGE_C/x_num_reg[1]_replica_10
INFO: [Physopt 32-572] Net IMAGE_C/x_num_reg[1]_repN_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/x_num_reg[1]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[16].  Did not re-place instance IMAGE_C/ball_y[3]_i_101
INFO: [Physopt 32-572] Net IMAGE_C/ball_y20_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_145
INFO: [Physopt 32-81] Processed net IMAGE_C/ball_y[3]_i_145_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net IMAGE_C/ball_y[3]_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.730 | TNS=-38268.179 |
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_145
INFO: [Physopt 32-572] Net IMAGE_C/ball_y[3]_i_145_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_197_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_197
INFO: [Physopt 32-572] Net IMAGE_C/ball_y[3]_i_197_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_214_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_214
INFO: [Physopt 32-572] Net IMAGE_C/ball_y[3]_i_214_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_179_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_183_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_203_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_222_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_253_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_262_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_280_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_307_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_311_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_334_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_361_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_370_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_388_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_389_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_392_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_441_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_415_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_416_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_429_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_442_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_443_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_446_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_461_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_469_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_478_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_488_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_496_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_500_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_505_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_515_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_523_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_527_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_532_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_542_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_550_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_551_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_554_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_559_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_569_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_577_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_578_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_604_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_605_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_608_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_613_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_657_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_631_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_658_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_659_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_667_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_672_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_685_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_686_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_729_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_721_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_731_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_765_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_739_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_743_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_753_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_766_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_775_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_785_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_793_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_794_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_797_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_812_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_846_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_820_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_821_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_824_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_829_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_834_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_839_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_873_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_847_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_848_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_851_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_856_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_861_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_866_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_900_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_874_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_875_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_878_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_883_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_893_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_901_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_910_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_915_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_920_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_928_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_929_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_932_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_937_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_942_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_947_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_955_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_956_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_959_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_964_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_974_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_1019_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[13]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz1_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/Y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/x_num_reg[1]_repN_10.  Did not re-place instance IMAGE_C/x_num_reg[1]_replica_10
INFO: [Physopt 32-702] Processed net IMAGE_C/x_num_reg[1]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y20_in[16].  Did not re-place instance IMAGE_C/ball_y[3]_i_101
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y20_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_145_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_145
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_197_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_197
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net IMAGE_C/ball_y[3]_i_214_n_0.  Did not re-place instance IMAGE_C/ball_y[3]_i_214
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_179_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_183_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_222_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_253_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_280_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_307_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_334_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_361_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_388_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_441_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_415_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_442_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_469_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_496_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_523_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_550_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_577_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_604_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_657_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_631_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_658_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_685_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_729_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_721_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_765_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_739_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_766_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_793_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_846_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_820_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_873_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_847_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_900_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_874_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_901_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_928_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[3]_i_955_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y[3]_i_1019_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMAGE_C/ball_y_reg[13]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz1_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.730 | TNS=-38268.179 |
Phase 4 Critical Path Optimization | Checksum: 22fee1cd6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:29 . Memory (MB): peak = 3429.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-24.730 | TNS=-38268.179 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           3  |           1  |  00:00:01  |
|  Critical Path  |          0.344  |          8.637  |           78  |              0  |                    42  |           0  |           2  |  00:01:10  |
|  Total          |          0.344  |          8.637  |           78  |              0  |                    42  |           3  |           3  |  00:01:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3429.520 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 22fee1cd6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:29 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1157 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3429.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3429.520 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos_pclk_i_IBUF_inst (IBUF.O) is locked to IOB_X0Y196
	cmos_pclk_i_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y8
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e48d5bc1 ConstDB: 0 ShapeSum: 82143ffd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133ea464c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3429.520 ; gain = 0.000
Post Restoration Checksum: NetGraph: 5476c2ec NumContArr: df738360 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133ea464c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 133ea464c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3429.520 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 133ea464c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3429.520 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2008346f0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:05 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.841| TNS=-34887.544| WHS=-3.040 | THS=-4214.488|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 200d8d5e1

Time (s): cpu = 00:02:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3429.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.841| TNS=-34676.046| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2753bc402

Time (s): cpu = 00:02:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3429.520 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1fa1e39fc

Time (s): cpu = 00:02:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3429.520 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.83748e-05 %
  Global Horizontal Routing Utilization  = 0.00101899 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 88661
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 88661
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 102417e76

Time (s): cpu = 00:02:47 ; elapsed = 00:01:41 . Memory (MB): peak = 3448.305 ; gain = 18.785
INFO: [Route 35-580] Design has 105 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_1 |                clk_pll_i |                                                                     edma_ctr_inst/fs_cap_R0/vs_i_r1_reg/D|
|            oserdes_clk_1 |         oserdes_clkdiv_1 |u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST|
|            oserdes_clk_5 |         oserdes_clkdiv_5 |u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST|
|            oserdes_clk_8 |         oserdes_clkdiv_8 |u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST|
|            oserdes_clk_6 |         oserdes_clkdiv_6 |u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8300
 Number of Nodes with overlaps = 979
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.283| TNS=-41816.664| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 131a13a62

Time (s): cpu = 00:04:06 ; elapsed = 00:02:33 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.437| TNS=-41818.490| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e28a385d

Time (s): cpu = 00:04:08 ; elapsed = 00:02:35 . Memory (MB): peak = 3448.305 ; gain = 18.785
Phase 4 Rip-up And Reroute | Checksum: 1e28a385d

Time (s): cpu = 00:04:08 ; elapsed = 00:02:35 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2dba3ba5c

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3448.305 ; gain = 18.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.267| TNS=-41662.137| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: cdff4360

Time (s): cpu = 00:04:18 ; elapsed = 00:02:42 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cdff4360

Time (s): cpu = 00:04:18 ; elapsed = 00:02:42 . Memory (MB): peak = 3448.305 ; gain = 18.785
Phase 5 Delay and Skew Optimization | Checksum: cdff4360

Time (s): cpu = 00:04:18 ; elapsed = 00:02:42 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b83b1a8d

Time (s): cpu = 00:04:27 ; elapsed = 00:02:48 . Memory (MB): peak = 3448.305 ; gain = 18.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.087| TNS=-41651.441| WHS=-0.672 | THS=-0.763 |

Phase 6.1 Hold Fix Iter | Checksum: 1c813d584

Time (s): cpu = 00:04:28 ; elapsed = 00:02:48 . Memory (MB): peak = 3448.305 ; gain = 18.785
WARNING: [Route 35-468] The router encountered 1 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	edma_ctr_inst/fs_cap_R0/vs_i_r1_reg/D

Phase 6 Post Hold Fix | Checksum: 1e06c8efc

Time (s): cpu = 00:04:28 ; elapsed = 00:02:49 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.31207 %
  Global Horizontal Routing Utilization  = 5.61531 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X87Y47 -> INT_R_X87Y47
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cf5eeb9b

Time (s): cpu = 00:04:29 ; elapsed = 00:02:49 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cf5eeb9b

Time (s): cpu = 00:04:29 ; elapsed = 00:02:50 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f6da2d9c

Time (s): cpu = 00:04:36 ; elapsed = 00:02:57 . Memory (MB): peak = 3448.305 ; gain = 18.785

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1acea1737

Time (s): cpu = 00:04:46 ; elapsed = 00:03:03 . Memory (MB): peak = 3448.305 ; gain = 18.785
INFO: [Route 35-57] Estimated Timing Summary | WNS=-25.087| TNS=-41653.751| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1acea1737

Time (s): cpu = 00:04:46 ; elapsed = 00:03:04 . Memory (MB): peak = 3448.305 ; gain = 18.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:46 ; elapsed = 00:03:04 . Memory (MB): peak = 3448.305 ; gain = 18.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1177 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:58 ; elapsed = 00:03:10 . Memory (MB): peak = 3448.305 ; gain = 18.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3448.305 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3448.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3448.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file img_3buf_ov5640_drc_routed.rpt -pb img_3buf_ov5640_drc_routed.pb -rpx img_3buf_ov5640_drc_routed.rpx
Command: report_drc -file img_3buf_ov5640_drc_routed.rpt -pb img_3buf_ov5640_drc_routed.pb -rpx img_3buf_ov5640_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3448.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file img_3buf_ov5640_methodology_drc_routed.rpt -pb img_3buf_ov5640_methodology_drc_routed.pb -rpx img_3buf_ov5640_methodology_drc_routed.rpx
Command: report_methodology -file img_3buf_ov5640_methodology_drc_routed.rpt -pb img_3buf_ov5640_methodology_drc_routed.pb -rpx img_3buf_ov5640_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/img_camera_ov5640_720p_cute/mig_ddr.runs/impl_1/img_3buf_ov5640_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3599.656 ; gain = 151.352
INFO: [runtcl-4] Executing : report_power -file img_3buf_ov5640_power_routed.rpt -pb img_3buf_ov5640_power_summary_routed.pb -rpx img_3buf_ov5640_power_routed.rpx
Command: report_power -file img_3buf_ov5640_power_routed.rpt -pb img_3buf_ov5640_power_summary_routed.pb -rpx img_3buf_ov5640_power_routed.rpx
INFO: [Power 33-23] Power model is not available for PULLUP_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1190 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 3634.516 ; gain = 34.859
INFO: [runtcl-4] Executing : report_route_status -file img_3buf_ov5640_route_status.rpt -pb img_3buf_ov5640_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file img_3buf_ov5640_timing_summary_routed.rpt -pb img_3buf_ov5640_timing_summary_routed.pb -rpx img_3buf_ov5640_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3634.516 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file img_3buf_ov5640_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file img_3buf_ov5640_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file img_3buf_ov5640_bus_skew_routed.rpt -pb img_3buf_ov5640_bus_skew_routed.pb -rpx img_3buf_ov5640_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force img_3buf_ov5640.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP IMAGE_C/L_REG input IMAGE_C/L_REG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04 input in04/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04 input in04/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04__0 input in04__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04__0 input in04__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04__1 input in04__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04__1 input in04__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP in04__2 input in04__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP IMAGE_C/L_REG output IMAGE_C/L_REG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP IMAGE_C/ball_h11 output IMAGE_C/ball_h11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP in04 output in04/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP in04__0 output in04__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP in04__1 output in04__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP in04__2 output in04__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP IMAGE_C/L_REG multiplier stage IMAGE_C/L_REG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP IMAGE_C/ball_h11 multiplier stage IMAGE_C/ball_h11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage frequency_compute_inst/mult_gen_1_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage frequency_compute_inst/speed_compute_top_inst/mult_gen_0_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP in04 multiplier stage in04/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP in04__0 multiplier stage in04__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP in04__1 multiplier stage in04__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP in04__2 multiplier stage in04__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[8]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[9]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[10]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[3] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[4] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[5] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_53) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[9]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[10]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[2] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[3] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[4] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_52) which is driven by a register (edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 330 net(s) have no routable loads. The problem bus(es) and/or net(s) are protpg_inst/exp4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/cor3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/cor6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/cor3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/cor7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/cor2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/cor0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, protpg_inst/exp7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 305 listed).
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: in04__0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 72 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 45089664 bits.
Writing bitstream ./img_3buf_ov5640.bit...
Writing bitstream ./img_3buf_ov5640.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
1210 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 4090.863 ; gain = 456.348
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 15:52:07 2022...
