// Seed: 1970398353
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    output wor id_6,
    output wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri1 id_11
);
  assign id_6 = -1'b0;
  if (1) begin : LABEL_0
    wire id_13;
  end else wire id_14;
  assign id_0 = 1;
  assign id_6 = 1;
  logic [1 'b0 : 1] id_15;
  ;
  module_0 modCall_1 ();
  assign id_9 = 1;
endmodule
