<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAMV71 Xplained Ultra Software Package: libraries/libchip/include/samv71/component/component_afec.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAMV71 Xplained Ultra Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_e8a20c5297c1e545ec98803c5eb5c417.html">libraries</a>      </li>
      <li><a class="el" href="dir_7a87f4d4af39f57b882cdaf67dc94a03.html">libchip</a>      </li>
      <li><a class="el" href="dir_c4aef4a31ba53d2cd72b2aa40832f35f.html">include</a>      </li>
      <li><a class="el" href="dir_21173fee06f746c8776edd273b1a4f6c.html">samv71</a>      </li>
      <li><a class="el" href="dir_0af422feb1307cf5f5368e1e3ec5d9dc.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_afec.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAMV71_AFEC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAMV71_AFEC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Analog Front-End Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAMV71_AFEC Analog Front-End Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Afec hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_afec.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_afec.html#ac29b1d3db73de4b64488f7ee7963156f">00042</a>   __O  uint32_t AFEC_CR;       <span class="comment">/**&lt; \brief (Afec Offset: 0x00) AFEC Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_afec.html#acec338750aa7f92bbc3da2a095330ba1">00043</a>   __IO uint32_t AFEC_MR;       <span class="comment">/**&lt; \brief (Afec Offset: 0x04) AFEC Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_afec.html#a273bb4498b610cbe4cbe26a6824a0763">00044</a>   __IO uint32_t AFEC_EMR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x08) AFEC Extended Mode Register */</span>
<a name="l00045"></a><a class="code" href="struct_afec.html#ade9a7257dcca6c8ab465a0976c215234">00045</a>   __IO uint32_t AFEC_SEQ1R;    <span class="comment">/**&lt; \brief (Afec Offset: 0x0C) AFEC Channel Sequence 1 Register */</span>
<a name="l00046"></a><a class="code" href="struct_afec.html#a59f6c465fafe6bb642b597840f1fda53">00046</a>   __IO uint32_t AFEC_SEQ2R;    <span class="comment">/**&lt; \brief (Afec Offset: 0x10) AFEC Channel Sequence 2 Register */</span>
<a name="l00047"></a><a class="code" href="struct_afec.html#abe97d9d9fd482bed00dbd9d974c1b843">00047</a>   __O  uint32_t AFEC_CHER;     <span class="comment">/**&lt; \brief (Afec Offset: 0x14) AFEC Channel Enable Register */</span>
<a name="l00048"></a><a class="code" href="struct_afec.html#a8be162885811f55a2221fa848bf0f16b">00048</a>   __O  uint32_t AFEC_CHDR;     <span class="comment">/**&lt; \brief (Afec Offset: 0x18) AFEC Channel Disable Register */</span>
<a name="l00049"></a><a class="code" href="struct_afec.html#a07aeeca355ca3abae0ee7195bd406555">00049</a>   __I  uint32_t AFEC_CHSR;     <span class="comment">/**&lt; \brief (Afec Offset: 0x1C) AFEC Channel Status Register */</span>
<a name="l00050"></a><a class="code" href="struct_afec.html#a0d1228afdea284396de8b912149ea8ae">00050</a>   __I  uint32_t AFEC_LCDR;     <span class="comment">/**&lt; \brief (Afec Offset: 0x20) AFEC Last Converted Data Register */</span>
<a name="l00051"></a><a class="code" href="struct_afec.html#a183a66ff6f94f5be0d2eaea0b2ce849a">00051</a>   __O  uint32_t AFEC_IER;      <span class="comment">/**&lt; \brief (Afec Offset: 0x24) AFEC Interrupt Enable Register */</span>
<a name="l00052"></a><a class="code" href="struct_afec.html#a16015793734f7be14b2134cfe6d052cd">00052</a>   __O  uint32_t AFEC_IDR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x28) AFEC Interrupt Disable Register */</span>
<a name="l00053"></a><a class="code" href="struct_afec.html#abf60f5ce0c0fbbbcdc62d7aa2da419e9">00053</a>   __I  uint32_t AFEC_IMR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x2C) AFEC Interrupt Mask Register */</span>
<a name="l00054"></a><a class="code" href="struct_afec.html#ae1190e24f761f4753b4cbdb5cba72ef2">00054</a>   __I  uint32_t AFEC_ISR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x30) AFEC Interrupt Status Register */</span>
<a name="l00055"></a>00055   __I  uint32_t Reserved1[6];
<a name="l00056"></a><a class="code" href="struct_afec.html#aa860cb580b3b8026bd061d8d26fdbe94">00056</a>   __I  uint32_t AFEC_OVER;     <span class="comment">/**&lt; \brief (Afec Offset: 0x4C) AFEC Overrun Status Register */</span>
<a name="l00057"></a><a class="code" href="struct_afec.html#a8080af793cfe3d1157fd16c09ccf93d6">00057</a>   __IO uint32_t AFEC_CWR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x50) AFEC Compare Window Register */</span>
<a name="l00058"></a><a class="code" href="struct_afec.html#aed7e6832afd27e46e49e28b0ec019f3a">00058</a>   __IO uint32_t AFEC_CGR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x54) AFEC Channel Gain Register */</span>
<a name="l00059"></a>00059   __I  uint32_t Reserved2[2];
<a name="l00060"></a><a class="code" href="struct_afec.html#a8c16f2f9eff021e925d5b5cee528b373">00060</a>   __IO uint32_t AFEC_DIFFR;    <span class="comment">/**&lt; \brief (Afec Offset: 0x60) AFEC Channel Differential Register */</span>
<a name="l00061"></a><a class="code" href="struct_afec.html#a2b446a6ad57fd557f1b923a845f7b8e6">00061</a>   __IO uint32_t AFEC_CSELR;    <span class="comment">/**&lt; \brief (Afec Offset: 0x64) AFEC Channel Selection Register */</span>
<a name="l00062"></a><a class="code" href="struct_afec.html#a2511dc698c07554bfc49fa46e51d4939">00062</a>   __I  uint32_t AFEC_CDR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x68) AFEC Channel Data Register */</span>
<a name="l00063"></a><a class="code" href="struct_afec.html#a24451f90e1e0434b5f6b8522066fdc67">00063</a>   __IO uint32_t AFEC_COCR;     <span class="comment">/**&lt; \brief (Afec Offset: 0x6C) AFEC Channel Offset Compensation Register */</span>
<a name="l00064"></a><a class="code" href="struct_afec.html#a8422ca0c9f24c0298228beeae159b9df">00064</a>   __IO uint32_t AFEC_TEMPMR;   <span class="comment">/**&lt; \brief (Afec Offset: 0x70) AFEC Temperature Sensor Mode Register */</span>
<a name="l00065"></a><a class="code" href="struct_afec.html#a7fd7492511e01f9b5b480053fdbee28e">00065</a>   __IO uint32_t AFEC_TEMPCWR;  <span class="comment">/**&lt; \brief (Afec Offset: 0x74) AFEC Temperature Compare Window Register */</span>
<a name="l00066"></a>00066   __I  uint32_t Reserved3[7];
<a name="l00067"></a><a class="code" href="struct_afec.html#a57a6c900fa0bf41a7af4b2163d844553">00067</a>   __IO uint32_t AFEC_ACR;      <span class="comment">/**&lt; \brief (Afec Offset: 0x94) AFEC Analog Control Register */</span>
<a name="l00068"></a>00068   __I  uint32_t Reserved4[2];
<a name="l00069"></a><a class="code" href="struct_afec.html#ac9467752a3207b64652eeacef9a2ca4a">00069</a>   __IO uint32_t AFEC_SHMR;     <span class="comment">/**&lt; \brief (Afec Offset: 0xA0) AFEC Sample &amp; Hold Mode Register */</span>
<a name="l00070"></a>00070   __I  uint32_t Reserved5[11];
<a name="l00071"></a><a class="code" href="struct_afec.html#a6328d8b21fc8150a839bd8350f87dd36">00071</a>   __IO uint32_t AFEC_COSR;     <span class="comment">/**&lt; \brief (Afec Offset: 0xD0) AFEC Correction Select Register */</span>
<a name="l00072"></a><a class="code" href="struct_afec.html#adcd1f9289fd9eb9510b929515ef76d05">00072</a>   __IO uint32_t AFEC_CVR;      <span class="comment">/**&lt; \brief (Afec Offset: 0xD4) AFEC Correction Values Register */</span>
<a name="l00073"></a><a class="code" href="struct_afec.html#a1e860021a4b2bd1e05d1a9dabb4bcfd6">00073</a>   __IO uint32_t AFEC_CECR;     <span class="comment">/**&lt; \brief (Afec Offset: 0xD8) AFEC Channel Error Correction Register */</span>
<a name="l00074"></a>00074   __I  uint32_t Reserved6[2];
<a name="l00075"></a><a class="code" href="struct_afec.html#a86fecee02e4e45e21d694ebd7eb4811e">00075</a>   __IO uint32_t AFEC_WPMR;     <span class="comment">/**&lt; \brief (Afec Offset: 0xE4) AFEC Write Protection Mode Register */</span>
<a name="l00076"></a><a class="code" href="struct_afec.html#ada320d843e1a82d21fc18942ec4f1623">00076</a>   __I  uint32_t AFEC_WPSR;     <span class="comment">/**&lt; \brief (Afec Offset: 0xE8) AFEC Write Protection Status Register */</span>
<a name="l00077"></a>00077   __I  uint32_t Reserved7[4];
<a name="l00078"></a><a class="code" href="struct_afec.html#af978f50c15b343db6e4a813121e7c718">00078</a>   __I  uint32_t AFEC_VERSION;  <span class="comment">/**&lt; \brief (Afec Offset: 0xFC) AFEC Version Register */</span>
<a name="l00079"></a>00079 } <a class="code" href="struct_afec.html" title="Afec hardware registers.">Afec</a>;
<a name="l00080"></a>00080 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00081"></a>00081 <span class="comment">/* -------- AFEC_CR : (AFEC Offset: 0x00) AFEC Control Register -------- */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gabbdd0c61ff40c756e825cab2daa6bb41">00082</a> <span class="preprocessor">#define AFEC_CR_SWRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_CR) Software Reset */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1de04aea1d46a2ab8f67dfb51541d404">00083</a> <span class="preprocessor">#define AFEC_CR_START (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_CR) Start Conversion */</span>
<a name="l00084"></a>00084 <span class="comment">/* -------- AFEC_MR : (AFEC Offset: 0x04) AFEC Mode Register -------- */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1075f71f02bb048fddc31a11c55dff8c">00085</a> <span class="preprocessor">#define AFEC_MR_TRGEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_MR) Trigger Enable */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga65d9afb56fed9a8cc42c02049f30d474">00086</a> <span class="preprocessor">#define   AFEC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_MR) Hardware triggers are disabled. Starting a conversion is only possible by software. */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga67ccc9d2f3416beb9e2e750aa754a3b0">00087</a> <span class="preprocessor">#define   AFEC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_MR) Hardware trigger selected by TRGSEL field is enabled. */</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define AFEC_MR_TRGSEL_Pos 1</span>
<a name="l00089"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga217bc2a714f90df3928c37d4357fa7b1">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRGSEL_Msk (0x7u &lt;&lt; AFEC_MR_TRGSEL_Pos) </span><span class="comment">/**&lt; \brief (AFEC_MR) Trigger Selection */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define AFEC_MR_TRGSEL(value) ((AFEC_MR_TRGSEL_Msk &amp; ((value) &lt;&lt; AFEC_MR_TRGSEL_Pos)))</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga7013f310652a223f368710ec27071d8c">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG0 (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) AFE0_ADTRG for AFEC0 / AFE1_ADTRG for AFEC1 */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaedb65f0afabeefb37f668f1d7daeeeff">00092</a> <span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) TIOA Output of the Timer Counter Channel 0 for AFEC0/TIOA Output of the Timer Counter Channel 3 for AFEC1 */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa79299267df334484f883c8132a1cea2">00093</a> <span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG2 (0x2u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) TIOA Output of the Timer Counter Channel 1 for AFEC0/TIOA Output of the Timer Counter Channel 4 for AFEC1 */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga23c580533d0243e9e6cfe693edae7b9a">00094</a> <span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG3 (0x3u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) TIOA Output of the Timer Counter Channel 2 for AFEC0/TIOA Output of the Timer Counter Channel 5 for AFEC1 */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf52c1f7ee3d089c54fb76f3896959e99">00095</a> <span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG4 (0x4u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) PWM0 event line 0 for AFEC0 / PWM1 event line 0 for AFEC1 */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae43ee6af338183f6b56d6d6a60422b86">00096</a> <span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG5 (0x5u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) PWM0 event line 1 for AFEC0 / PWM1 event line 1 for AFEC1 */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2e27aa2f70397379dff6f14c54700ec5">00097</a> <span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG6 (0x6u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_MR) Analog Comparator */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2399f6653e077c8c105c8fba9dbe61e4">00098</a> <span class="preprocessor">#define AFEC_MR_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_MR) Sleep Mode */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga7057c95510912165945968d48a099293">00099</a> <span class="preprocessor">#define   AFEC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_MR) Normal mode: The AFE and reference voltage circuitry are kept ON between conversions. */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac50ed757b97c92dc9edc931ee19e5600">00100</a> <span class="preprocessor">#define   AFEC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_MR) Sleep mode: The AFE and reference voltage circuitry are OFF between conversions. */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa4a5773622b528c3c21d0e0bd46b9816">00101</a> <span class="preprocessor">#define AFEC_MR_FWUP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_MR) Fast Wake-up */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac582d501f3ced052bb3d04a3c77be910">00102</a> <span class="preprocessor">#define   AFEC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_MR) Normal Sleep mode: The sleep mode is defined by the SLEEP bit. */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8de86626b062b3532523df6c4abd9b27">00103</a> <span class="preprocessor">#define   AFEC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_MR) Fast wake-up Sleep mode: The voltage reference is ON between conversions and AFE is OFF. */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga914ad0bae5af1615212136fcc6c34386">00104</a> <span class="preprocessor">#define AFEC_MR_FREERUN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_MR) Free Run Mode */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga94d7aef283ce09585e98d95b66acd473">00105</a> <span class="preprocessor">#define   AFEC_MR_FREERUN_OFF (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_MR) Normal mode */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad3a41a2b81219cceab4c4810b0e7aac2">00106</a> <span class="preprocessor">#define   AFEC_MR_FREERUN_ON (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_MR) Free Run mode: Never wait for any trigger. */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define AFEC_MR_PRESCAL_Pos 8</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac256b88d4f221f4cf473363f9f8a2a3e">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_PRESCAL_Msk (0xffu &lt;&lt; AFEC_MR_PRESCAL_Pos) </span><span class="comment">/**&lt; \brief (AFEC_MR) Prescaler Rate Selection */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define AFEC_MR_PRESCAL(value) ((AFEC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; AFEC_MR_PRESCAL_Pos)))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_STARTUP_Pos 16</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga4c5bc1526d67f20eb50f1799a9993846">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_STARTUP_Msk (0xfu &lt;&lt; AFEC_MR_STARTUP_Pos) </span><span class="comment">/**&lt; \brief (AFEC_MR) Start-up Time */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define AFEC_MR_STARTUP(value) ((AFEC_MR_STARTUP_Msk &amp; ((value) &lt;&lt; AFEC_MR_STARTUP_Pos)))</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad5512e700953f36e7f324a1590df2fcb">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 0 periods of AFE clock */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6d4c420981cd70381681d1710a09d3a4">00114</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 8 periods of AFE clock */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga055407ab785f17ff9a6ef0c79c852326">00115</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 16 periods of AFE clock */</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae0acbafd678a188199b13ed886ec48b0">00116</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 24 periods of AFE clock */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga9232fb92baaf8707990459592602f54a">00117</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 64 periods of AFE clock */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa009651117dc9ff900d3dc5229c45231">00118</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 80 periods of AFE clock */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafd7cd3660fe52490fd7d51dfcb0a3061">00119</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 96 periods of AFE clock */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gade587cae2669da061265b44946831c7c">00120</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 112 periods of AFE clock */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga3511da4c018cfe9a95bc552d0aeed691">00121</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 512 periods of AFE clock */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga682d98f1f1495dc2ba9e454784cd4187">00122</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 576 periods of AFE clock */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga3be1b17222a0fc94e5636614115ab8ad">00123</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 640 periods of AFE clock */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafeb89f314dca6831a0e62f5f326344eb">00124</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 704 periods of AFE clock */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa5dbd4968b2c3750552c8563f9e8b5c9">00125</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 768 periods of AFE clock */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5e4769ec07aebaf8f5cb830d2561466d">00126</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 832 periods of AFE clock */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab5be8b458537b5c7935ae1f4f99f32a0">00127</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 896 periods of AFE clock */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad74575a95246a8283c89a5c8bb9da678">00128</a> <span class="preprocessor">#define   AFEC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_MR) 960 periods of AFE clock */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafb507a1d301326933ea790d439fe0342">00129</a> <span class="preprocessor">#define AFEC_MR_ONE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AFEC_MR) One */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define AFEC_MR_TRACKTIM_Pos 24</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6ff9ac81e43cc5c9d3959200b4259bec">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRACKTIM_Msk (0xfu &lt;&lt; AFEC_MR_TRACKTIM_Pos) </span><span class="comment">/**&lt; \brief (AFEC_MR) Tracking Time */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define AFEC_MR_TRACKTIM(value) ((AFEC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; AFEC_MR_TRACKTIM_Pos)))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRANSFER_Pos 28</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga890759ff6a4f42c134a61c7353ccb66a">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRANSFER_Msk (0x3u &lt;&lt; AFEC_MR_TRANSFER_Pos) </span><span class="comment">/**&lt; \brief (AFEC_MR) Transfer Period */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define AFEC_MR_TRANSFER(value) ((AFEC_MR_TRANSFER_Msk &amp; ((value) &lt;&lt; AFEC_MR_TRANSFER_Pos)))</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga9ebc185588409276af15e8afdb5c5cb6">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_USEQ (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AFEC_MR) User Sequence Enable */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6c47bc91f0406f6e8334aaf3a389e0a9">00137</a> <span class="preprocessor">#define   AFEC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AFEC_MR) Normal mode: The controller converts channels in a simple numeric order. */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6a164fec201f44acb62214a03f3ea23d">00138</a> <span class="preprocessor">#define   AFEC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AFEC_MR) User Sequence mode: The sequence respects what is defined in AFEC_SEQ1R and AFEC_SEQ1R. */</span>
<a name="l00139"></a>00139 <span class="comment">/* -------- AFEC_EMR : (AFEC Offset: 0x08) AFEC Extended Mode Register -------- */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define AFEC_EMR_CMPMODE_Pos 0</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga849f5e22b086bc03ef941cbe4c36da0a">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPMODE_Msk (0x3u &lt;&lt; AFEC_EMR_CMPMODE_Pos) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Comparison Mode */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define AFEC_EMR_CMPMODE(value) ((AFEC_EMR_CMPMODE_Msk &amp; ((value) &lt;&lt; AFEC_EMR_CMPMODE_Pos)))</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga863c87195cb75dc278195d7d422d7d79">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Generates an event when the converted data is lower than the low threshold of the window. */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac6b3eddc7cb7adff837f20afde9086cb">00144</a> <span class="preprocessor">#define   AFEC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Generates an event when the converted data is higher than the high threshold of the window. */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gabbb4245b4555f81523690f6e1bd71460">00145</a> <span class="preprocessor">#define   AFEC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Generates an event when the converted data is in the comparison window. */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga137c5cd53c274cee42245cc1d65c4ae5">00146</a> <span class="preprocessor">#define   AFEC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Generates an event when the converted data is out of the comparison window. */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define AFEC_EMR_CMPSEL_Pos 3</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga0ab3aa509419cbf99652fd3816c7160f">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPSEL_Msk (0x1fu &lt;&lt; AFEC_EMR_CMPSEL_Pos) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Comparison Selected Channel */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define AFEC_EMR_CMPSEL(value) ((AFEC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; AFEC_EMR_CMPSEL_Pos)))</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga99a0db9142a6d1672b6eccb40bb48a08">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPALL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Compare All Channels */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define AFEC_EMR_CMPFILTER_Pos 12</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gacd13b221a6503445ee8c62613839ce4f">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPFILTER_Msk (0x3u &lt;&lt; AFEC_EMR_CMPFILTER_Pos) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Compare Event Filtering */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define AFEC_EMR_CMPFILTER(value) ((AFEC_EMR_CMPFILTER_Msk &amp; ((value) &lt;&lt; AFEC_EMR_CMPFILTER_Pos)))</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_RES_Pos 16</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga410a2457216151678c486c4f60fe022d">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_RES_Msk (0x7u &lt;&lt; AFEC_EMR_RES_Pos) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Resolution */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define AFEC_EMR_RES(value) ((AFEC_EMR_RES_Msk &amp; ((value) &lt;&lt; AFEC_EMR_RES_Pos)))</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab98b3f76cc003987546712f92e6cb8fa">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_EMR_RES_NO_AVERAGE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_EMR) 12-bit resolution, AFE sample rate is maximum (no averaging). */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga944b46d8f495ede3675e5b0025cfa435">00158</a> <span class="preprocessor">#define   AFEC_EMR_RES_OSR4 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_EMR) 13-bit resolution, AFE sample rate divided by 4 (averaging). */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga60c624ac227b68e488accb5d0ebdd379">00159</a> <span class="preprocessor">#define   AFEC_EMR_RES_OSR16 (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_EMR) 14-bit resolution, AFE sample rate divided by 16 (averaging). */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga056d4143080a84e41de6e9047dc27f67">00160</a> <span class="preprocessor">#define   AFEC_EMR_RES_OSR64 (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_EMR) 15-bit resolution, AFE sample rate divided by 64 (averaging). */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8e9b82ca8b9f5f627f9fb54dd92a99da">00161</a> <span class="preprocessor">#define   AFEC_EMR_RES_OSR256 (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AFEC_EMR) 16-bit resolution, AFE sample rate divided by 256 (averaging). */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaaf3798b71637eceaaa33b812e94e8a56">00162</a> <span class="preprocessor">#define AFEC_EMR_TAG (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AFEC_EMR) TAG of the AFEC_LDCR */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac303dedbd84da3d6c0bfc42f2fd9c869">00163</a> <span class="preprocessor">#define AFEC_EMR_STM (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Single Trigger Mode */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define AFEC_EMR_SIGNMODE_Pos 28</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga892e1c5af5f634483c537a49a7a79039">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_SIGNMODE_Msk (0x3u &lt;&lt; AFEC_EMR_SIGNMODE_Pos) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Sign Mode */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define AFEC_EMR_SIGNMODE(value) ((AFEC_EMR_SIGNMODE_Msk &amp; ((value) &lt;&lt; AFEC_EMR_SIGNMODE_Pos)))</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gadda152bc308db73ebd0acfd65ad3512b">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Single-Ended channels: Unsigned conversions.Differential channels: Signed conversions. */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad7f08510007c014a045a2e0f5c526ab7">00168</a> <span class="preprocessor">#define   AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AFEC_EMR) Single-Ended channels: Signed conversions.Differential channels: Unsigned conversions. */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaedb92fbfcf8b0f7b65f7d331e078e8b8">00169</a> <span class="preprocessor">#define   AFEC_EMR_SIGNMODE_ALL_UNSIGNED (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AFEC_EMR) All channels: Unsigned conversions. */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8915e39e25565ca69a6b398a58f79859">00170</a> <span class="preprocessor">#define   AFEC_EMR_SIGNMODE_ALL_SIGNED (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AFEC_EMR) All channels: Signed conversions. */</span>
<a name="l00171"></a>00171 <span class="comment">/* -------- AFEC_SEQ1R : (AFEC Offset: 0x0C) AFEC Channel Sequence 1 Register -------- */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define AFEC_SEQ1R_USCH0_Pos 0</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga7406182003d421b6ba2a0579a82f06b9">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH0_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH0_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 0 */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define AFEC_SEQ1R_USCH0(value) ((AFEC_SEQ1R_USCH0_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH0_Pos)))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH1_Pos 4</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa44c9711ad9be8c9dc42753ea2acb370">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH1_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH1_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 1 */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define AFEC_SEQ1R_USCH1(value) ((AFEC_SEQ1R_USCH1_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH1_Pos)))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH2_Pos 8</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae1e53476fd4c9153240ecd0ff4bb1aad">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH2_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH2_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 2 */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define AFEC_SEQ1R_USCH2(value) ((AFEC_SEQ1R_USCH2_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH2_Pos)))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH3_Pos 12</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8799f7eed24c31afece25e0b30b8b6f5">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH3_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH3_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 3 */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define AFEC_SEQ1R_USCH3(value) ((AFEC_SEQ1R_USCH3_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH3_Pos)))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH4_Pos 16</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafa75a1d3c4a4470352c96427b634211a">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH4_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH4_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 4 */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#define AFEC_SEQ1R_USCH4(value) ((AFEC_SEQ1R_USCH4_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH4_Pos)))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH5_Pos 20</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaeacfb92e40344ef336088bc977fb02e1">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH5_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH5_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 5 */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define AFEC_SEQ1R_USCH5(value) ((AFEC_SEQ1R_USCH5_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH5_Pos)))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH6_Pos 24</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5fd5afa8e83976b8ac0631713299ddc8">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH6_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH6_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 6 */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define AFEC_SEQ1R_USCH6(value) ((AFEC_SEQ1R_USCH6_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH6_Pos)))</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH7_Pos 28</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafc30597a43c36b30c8aaf89308df04ff">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH7_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH7_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ1R) User Sequence Number 7 */</span>
<a name="l00195"></a>00195 <span class="preprocessor">#define AFEC_SEQ1R_USCH7(value) ((AFEC_SEQ1R_USCH7_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH7_Pos)))</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_SEQ2R : (AFEC Offset: 0x10) AFEC Channel Sequence 2 Register -------- */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define AFEC_SEQ2R_USCH8_Pos 0</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab8105eaa7fb39fb057a62b363d28e9a1">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH8_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH8_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 8 */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define AFEC_SEQ2R_USCH8(value) ((AFEC_SEQ2R_USCH8_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH8_Pos)))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH9_Pos 4</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5cc39c6d7500c1611fd5ecb8cf826db0">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH9_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH9_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 9 */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define AFEC_SEQ2R_USCH9(value) ((AFEC_SEQ2R_USCH9_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH9_Pos)))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH10_Pos 8</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaff3c3a1d7e4a2bbc0d7db35154c9b3cc">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH10_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH10_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 10 */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define AFEC_SEQ2R_USCH10(value) ((AFEC_SEQ2R_USCH10_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH10_Pos)))</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH11_Pos 12</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac6c2ba8742fb561600ff7d1230c2daba">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH11_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH11_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 11 */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#define AFEC_SEQ2R_USCH11(value) ((AFEC_SEQ2R_USCH11_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH11_Pos)))</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH12_Pos 16</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac4c95927f5a0d2a603a10b9dedb37af0">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH12_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH12_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 12 */</span>
<a name="l00211"></a>00211 <span class="preprocessor">#define AFEC_SEQ2R_USCH12(value) ((AFEC_SEQ2R_USCH12_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH12_Pos)))</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH13_Pos 20</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga61e1142d68978ee314520f94bf1303cc">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH13_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH13_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 13 */</span>
<a name="l00214"></a>00214 <span class="preprocessor">#define AFEC_SEQ2R_USCH13(value) ((AFEC_SEQ2R_USCH13_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH13_Pos)))</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH14_Pos 24</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac746c45ead9ac537b465bb149bb0565d">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH14_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH14_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 14 */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define AFEC_SEQ2R_USCH14(value) ((AFEC_SEQ2R_USCH14_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH14_Pos)))</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH15_Pos 28</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga408b8d6f890362768a63300deff33275">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH15_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH15_Pos) </span><span class="comment">/**&lt; \brief (AFEC_SEQ2R) User Sequence Number 15 */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define AFEC_SEQ2R_USCH15(value) ((AFEC_SEQ2R_USCH15_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH15_Pos)))</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_CHER : (AFEC Offset: 0x14) AFEC Channel Enable Register -------- */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga96390f6ad8137d3b5193ca2dbd7c5687">00222</a> <span class="preprocessor">#define AFEC_CHER_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 0 Enable */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gacb1d52b178815ed937e50f3b91c1e23a">00223</a> <span class="preprocessor">#define AFEC_CHER_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 1 Enable */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gacf06f5711f3810940fef141dcca175a1">00224</a> <span class="preprocessor">#define AFEC_CHER_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 2 Enable */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga19b78e1bc9b288ceeddb46d5dc50c46b">00225</a> <span class="preprocessor">#define AFEC_CHER_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 3 Enable */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaeb223f7d3a04e22df32076166ed9dd8c">00226</a> <span class="preprocessor">#define AFEC_CHER_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 4 Enable */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf898fc27fc860f727c79768342fc0aee">00227</a> <span class="preprocessor">#define AFEC_CHER_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 5 Enable */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga22bf2585502c92dab44398a9247fe5b2">00228</a> <span class="preprocessor">#define AFEC_CHER_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 6 Enable */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga4fc8320668cd1d6e510483d7f5ae4895">00229</a> <span class="preprocessor">#define AFEC_CHER_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 7 Enable */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac68cf180c75c40b742ee013b1c13fd6e">00230</a> <span class="preprocessor">#define AFEC_CHER_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 8 Enable */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga3ac71ad4e6ffce90c012c22d5171c7cc">00231</a> <span class="preprocessor">#define AFEC_CHER_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 9 Enable */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga125cae3d335bcbb69b6372984bb8f730">00232</a> <span class="preprocessor">#define AFEC_CHER_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 10 Enable */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga76236054b2506f0edaa5b4f2021df80b">00233</a> <span class="preprocessor">#define AFEC_CHER_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_CHER) Channel 11 Enable */</span>
<a name="l00234"></a>00234 <span class="comment">/* -------- AFEC_CHDR : (AFEC Offset: 0x18) AFEC Channel Disable Register -------- */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga116d6a1bd84e1fb9dcdcb0877548339b">00235</a> <span class="preprocessor">#define AFEC_CHDR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 0 Disable */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafb6a71d5226f4aac35536311eee3b741">00236</a> <span class="preprocessor">#define AFEC_CHDR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 1 Disable */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga050f4d1752a7638d24a77ab114f97d4b">00237</a> <span class="preprocessor">#define AFEC_CHDR_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 2 Disable */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga341b1899f86bed763683fe45d94ec397">00238</a> <span class="preprocessor">#define AFEC_CHDR_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 3 Disable */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga0913f10b0ab5bd86d6911e377af460cd">00239</a> <span class="preprocessor">#define AFEC_CHDR_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 4 Disable */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga13a5f41555d94972853aa102b9480db7">00240</a> <span class="preprocessor">#define AFEC_CHDR_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 5 Disable */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaff35dd06dbed3137ef95e6cd9f347230">00241</a> <span class="preprocessor">#define AFEC_CHDR_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 6 Disable */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gade9ec2a9e033f54c6eb4ac1efeadb7a5">00242</a> <span class="preprocessor">#define AFEC_CHDR_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 7 Disable */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga19236dbbbea20ee49f3945b3f43f3d24">00243</a> <span class="preprocessor">#define AFEC_CHDR_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 8 Disable */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga15ae76817e58a9b2c4d658fea03a8331">00244</a> <span class="preprocessor">#define AFEC_CHDR_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 9 Disable */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa1176183d93f5edafdfec5cdfbb4165b">00245</a> <span class="preprocessor">#define AFEC_CHDR_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 10 Disable */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8f6e689c23df357af591673c0d62c3d1">00246</a> <span class="preprocessor">#define AFEC_CHDR_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_CHDR) Channel 11 Disable */</span>
<a name="l00247"></a>00247 <span class="comment">/* -------- AFEC_CHSR : (AFEC Offset: 0x1C) AFEC Channel Status Register -------- */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga049e2c49d167ea0418296aba38363ef8">00248</a> <span class="preprocessor">#define AFEC_CHSR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 0 Status */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac4ff6b0cc68a9b4945cfb7e021ccd21a">00249</a> <span class="preprocessor">#define AFEC_CHSR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 1 Status */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa15fede25745592749e2fe941063824c">00250</a> <span class="preprocessor">#define AFEC_CHSR_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 2 Status */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga507e482c882a4b3c0a0a6ee1eb7cfd8f">00251</a> <span class="preprocessor">#define AFEC_CHSR_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 3 Status */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga41ae3a48ff7c9bbc599b545ccf037e2a">00252</a> <span class="preprocessor">#define AFEC_CHSR_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 4 Status */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad2fbcaeace553e5e94fb45f17cd0c48e">00253</a> <span class="preprocessor">#define AFEC_CHSR_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 5 Status */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gabe7d7983ff5f5ca012e83255caaeff87">00254</a> <span class="preprocessor">#define AFEC_CHSR_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 6 Status */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafc90ba4cd76997e16a03326a69f94d22">00255</a> <span class="preprocessor">#define AFEC_CHSR_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 7 Status */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga407bb1b6ad662792fd2b77bd6c4d30d4">00256</a> <span class="preprocessor">#define AFEC_CHSR_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 8 Status */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gacb0662244fd23d2b48c0311dcdd6bfba">00257</a> <span class="preprocessor">#define AFEC_CHSR_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 9 Status */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5f341fa20e45cf6294a7fed5d853b1b9">00258</a> <span class="preprocessor">#define AFEC_CHSR_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 10 Status */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1394cef6fc563d9a68335bff4d87545b">00259</a> <span class="preprocessor">#define AFEC_CHSR_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_CHSR) Channel 11 Status */</span>
<a name="l00260"></a>00260 <span class="comment">/* -------- AFEC_LCDR : (AFEC Offset: 0x20) AFEC Last Converted Data Register -------- */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define AFEC_LCDR_LDATA_Pos 0</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac9a1a9c7eeea7f194c9c4353498b73b5">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_LCDR_LDATA_Msk (0xffffu &lt;&lt; AFEC_LCDR_LDATA_Pos) </span><span class="comment">/**&lt; \brief (AFEC_LCDR) Last Data Converted */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define AFEC_LCDR_CHNB_Pos 24</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga01916ab19fd7a65b7e010e95895a5692">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_LCDR_CHNB_Msk (0xfu &lt;&lt; AFEC_LCDR_CHNB_Pos) </span><span class="comment">/**&lt; \brief (AFEC_LCDR) Channel Number */</span>
<a name="l00265"></a>00265 <span class="comment">/* -------- AFEC_IER : (AFEC Offset: 0x24) AFEC Interrupt Enable Register -------- */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga331a9c4b657853effd0765781fd9388f">00266</a> <span class="preprocessor">#define AFEC_IER_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 0 */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8e4df3036bb88af5ec274412e42776dd">00267</a> <span class="preprocessor">#define AFEC_IER_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 1 */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5e51b1db88ff7fa125707f8229429d12">00268</a> <span class="preprocessor">#define AFEC_IER_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 2 */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga416f0ae3f7d82568f1e0b71bbb0f7283">00269</a> <span class="preprocessor">#define AFEC_IER_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 3 */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae8a81d3c0389eb4ddab9df1aa643e4de">00270</a> <span class="preprocessor">#define AFEC_IER_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 4 */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6d7ee4c0148f37fdc6bc22906d3f9bd4">00271</a> <span class="preprocessor">#define AFEC_IER_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 5 */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga13eccb839545fe7dfc7be990615edf4e">00272</a> <span class="preprocessor">#define AFEC_IER_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 6 */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab03ae47bef53aa3adc9f804a8548375b">00273</a> <span class="preprocessor">#define AFEC_IER_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 7 */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab38db14fb85e7149116d1f40e69c3f5c">00274</a> <span class="preprocessor">#define AFEC_IER_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 8 */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga4121f29262a2571563b495cd339910ad">00275</a> <span class="preprocessor">#define AFEC_IER_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 9 */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga178a1c092886d65f35cae680a57f88d5">00276</a> <span class="preprocessor">#define AFEC_IER_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 10 */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga819f21877e384fb7c160423cbfd2c5c0">00277</a> <span class="preprocessor">#define AFEC_IER_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_IER) End of Conversion Interrupt Enable 11 */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae505140195ad13e5176a7d55816c434b">00278</a> <span class="preprocessor">#define AFEC_IER_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AFEC_IER) Data Ready Interrupt Enable */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2d04647f230772a74b0128e0ac966ee1">00279</a> <span class="preprocessor">#define AFEC_IER_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AFEC_IER) General Overrun Error Interrupt Enable */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf75fbf0fbc31c47069af5bf618a08943">00280</a> <span class="preprocessor">#define AFEC_IER_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AFEC_IER) Comparison Event Interrupt Enable */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga88cdfff3e906e6bdc7ed1a0ce89bfa90">00281</a> <span class="preprocessor">#define AFEC_IER_TEMPCHG (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AFEC_IER) Temperature Change Interrupt Enable */</span>
<a name="l00282"></a>00282 <span class="comment">/* -------- AFEC_IDR : (AFEC Offset: 0x28) AFEC Interrupt Disable Register -------- */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2f8fcb01230bff255eff06ebfc383d44">00283</a> <span class="preprocessor">#define AFEC_IDR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 0 */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga7405e8bac944a4ef9b7166b2f4285eb7">00284</a> <span class="preprocessor">#define AFEC_IDR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 1 */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5eb534bcdc4be940d71434bb8e1e0971">00285</a> <span class="preprocessor">#define AFEC_IDR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 2 */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1ca004d6356f2dac3f5364d6f748db31">00286</a> <span class="preprocessor">#define AFEC_IDR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 3 */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga3e0fe4f2000ae32d49868966969c08d2">00287</a> <span class="preprocessor">#define AFEC_IDR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 4 */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab6bedffb95344d4c192870a155048534">00288</a> <span class="preprocessor">#define AFEC_IDR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 5 */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5d5ce489e8c42cb361c3be546bbc1b21">00289</a> <span class="preprocessor">#define AFEC_IDR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 6 */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa5f6dde61d2d56cf50d1a96a2fe2dd4c">00290</a> <span class="preprocessor">#define AFEC_IDR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 7 */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1e36411af1065c2023ecdb0edef8afc0">00291</a> <span class="preprocessor">#define AFEC_IDR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 8 */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6f021f3ebcb30b506670ef277c09b6a0">00292</a> <span class="preprocessor">#define AFEC_IDR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 9 */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1aba515d58f67f45b0383304786ef2e8">00293</a> <span class="preprocessor">#define AFEC_IDR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 10 */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga9110903984535dfcd57f401a979d905c">00294</a> <span class="preprocessor">#define AFEC_IDR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_IDR) End of Conversion Interrupt Disable 11 */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaed3c22fac26252559349d83e07fdc693">00295</a> <span class="preprocessor">#define AFEC_IDR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AFEC_IDR) Data Ready Interrupt Disable */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga94183e9070ecd9531abe54c32c773695">00296</a> <span class="preprocessor">#define AFEC_IDR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AFEC_IDR) General Overrun Error Interrupt Disable */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaece1677ff88025db2ecdf4abcd86ede9">00297</a> <span class="preprocessor">#define AFEC_IDR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AFEC_IDR) Comparison Event Interrupt Disable */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga4515e57f26c2fd621992742f01637d66">00298</a> <span class="preprocessor">#define AFEC_IDR_TEMPCHG (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AFEC_IDR) Temperature Change Interrupt Disable */</span>
<a name="l00299"></a>00299 <span class="comment">/* -------- AFEC_IMR : (AFEC Offset: 0x2C) AFEC Interrupt Mask Register -------- */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad306ac052fd633ddcba7db67f56d0f6f">00300</a> <span class="preprocessor">#define AFEC_IMR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 0 */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga60ef446dec90d74585a391cd14396a1f">00301</a> <span class="preprocessor">#define AFEC_IMR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 1 */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga650d5a33525bcf42ab43938513c5503f">00302</a> <span class="preprocessor">#define AFEC_IMR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 2 */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae422286ce9082679b6ace6123f1bc8c9">00303</a> <span class="preprocessor">#define AFEC_IMR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 3 */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac29d3e24109500c6f086f19f491afc86">00304</a> <span class="preprocessor">#define AFEC_IMR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 4 */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaae4f4727c5bc2143f83b16780e727d7d">00305</a> <span class="preprocessor">#define AFEC_IMR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 5 */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1fd01e2fb4f9c61c81591cb967aaec51">00306</a> <span class="preprocessor">#define AFEC_IMR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 6 */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafe9e6613d2ba1281a4186f3fa38edf20">00307</a> <span class="preprocessor">#define AFEC_IMR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 7 */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga3bf3ffbdd375f3f69fabb87d39bea2f6">00308</a> <span class="preprocessor">#define AFEC_IMR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 8 */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8855e08f96e975b6cc412c5068e21637">00309</a> <span class="preprocessor">#define AFEC_IMR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 9 */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8797e66c418d3b626e668cbfa01d467f">00310</a> <span class="preprocessor">#define AFEC_IMR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 10 */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad8f68d61eefa6e89a14578283badb704">00311</a> <span class="preprocessor">#define AFEC_IMR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_IMR) End of Conversion Interrupt Mask 11 */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5e478b5edc155e80802a997e01f701bf">00312</a> <span class="preprocessor">#define AFEC_IMR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AFEC_IMR) Data Ready Interrupt Mask */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga10fbbee1049895a90e29c46a389dc77c">00313</a> <span class="preprocessor">#define AFEC_IMR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AFEC_IMR) General Overrun Error Interrupt Mask */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga27a145db58e6e35defa0fde385dc3ddd">00314</a> <span class="preprocessor">#define AFEC_IMR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AFEC_IMR) Comparison Event Interrupt Mask */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf388cc8e8d72077c71e4715925289e2d">00315</a> <span class="preprocessor">#define AFEC_IMR_TEMPCHG (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AFEC_IMR) Temperature Change Interrupt Mask */</span>
<a name="l00316"></a>00316 <span class="comment">/* -------- AFEC_ISR : (AFEC Offset: 0x30) AFEC Interrupt Status Register -------- */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae393a7d41b6497afeea234ce92b3c14c">00317</a> <span class="preprocessor">#define AFEC_ISR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 0 (cleared by reading AFEC_CDRx) */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga61e9220f0e23acf28b06247af3779de1">00318</a> <span class="preprocessor">#define AFEC_ISR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 1 (cleared by reading AFEC_CDRx) */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga59c431387b1bd6f207cd931dae352701">00319</a> <span class="preprocessor">#define AFEC_ISR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 2 (cleared by reading AFEC_CDRx) */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae0897241ab8828ebaf908b50806adc79">00320</a> <span class="preprocessor">#define AFEC_ISR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 3 (cleared by reading AFEC_CDRx) */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gabe12035f9deabb02cdaef6809dfe4aa1">00321</a> <span class="preprocessor">#define AFEC_ISR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 4 (cleared by reading AFEC_CDRx) */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6f541e2bf184b5e25c52bed69c260eda">00322</a> <span class="preprocessor">#define AFEC_ISR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 5 (cleared by reading AFEC_CDRx) */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6cce60a85e67839ba4814308ec5ef59a">00323</a> <span class="preprocessor">#define AFEC_ISR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 6 (cleared by reading AFEC_CDRx) */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga0fe1893bd0153100426cf66a11ff1b93">00324</a> <span class="preprocessor">#define AFEC_ISR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 7 (cleared by reading AFEC_CDRx) */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac30a361fb9311dcd8a1f00a5e1d6190b">00325</a> <span class="preprocessor">#define AFEC_ISR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 8 (cleared by reading AFEC_CDRx) */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaee75d224387e8554361ed8a05a2ef159">00326</a> <span class="preprocessor">#define AFEC_ISR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 9 (cleared by reading AFEC_CDRx) */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad80e428b0f2c0d92e5c2e29cb5c5d711">00327</a> <span class="preprocessor">#define AFEC_ISR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 10 (cleared by reading AFEC_CDRx) */</span>
<a name="l00328"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaac350b0b2a919e58c464b7ba806e2f4f">00328</a> <span class="preprocessor">#define AFEC_ISR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_ISR) End of Conversion 11 (cleared by reading AFEC_CDRx) */</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga52ab0db4acc0933d499b94dcd58a7b61">00329</a> <span class="preprocessor">#define AFEC_ISR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AFEC_ISR) Data Ready (cleared by reading AFEC_LCDR) */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga798e72416c15574d525b459761bd8910">00330</a> <span class="preprocessor">#define AFEC_ISR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AFEC_ISR) General Overrun Error (cleared by reading AFEC_ISR) */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5b5bafbfc846deae1acabe86e28a183b">00331</a> <span class="preprocessor">#define AFEC_ISR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AFEC_ISR) Comparison Error (cleared by reading AFEC_ISR) */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaadc2c8490a6d84f839279a935283bdff">00332</a> <span class="preprocessor">#define AFEC_ISR_TEMPCHG (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AFEC_ISR) Temperature Change (cleared on read) */</span>
<a name="l00333"></a>00333 <span class="comment">/* -------- AFEC_OVER : (AFEC Offset: 0x4C) AFEC Overrun Status Register -------- */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gadf9192a6ab5558c46fbc18f53cef60a0">00334</a> <span class="preprocessor">#define AFEC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 0 */</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac6d666576efa25f31e05048ea6e0df27">00335</a> <span class="preprocessor">#define AFEC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 1 */</span>
<a name="l00336"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga94f92cd248b30311cdc6a2d1c97d7958">00336</a> <span class="preprocessor">#define AFEC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 2 */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad852ba5c2a7548dcf60fdf68a4c33e28">00337</a> <span class="preprocessor">#define AFEC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 3 */</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga578e9f4067c575deeda1f7cd99c85fce">00338</a> <span class="preprocessor">#define AFEC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 4 */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa80cc9dd319a8fe8879ca463d16e2cda">00339</a> <span class="preprocessor">#define AFEC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 5 */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab7bd14bc1f9930eda4e3c94f7a82334f">00340</a> <span class="preprocessor">#define AFEC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 6 */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga17c4ba3322dcebac5ad1f3db32f92019">00341</a> <span class="preprocessor">#define AFEC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 7 */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga38120b3dd28e52927b7d765dc6d93dba">00342</a> <span class="preprocessor">#define AFEC_OVER_OVRE8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 8 */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab5bb08f2a3c89fb871f3837880605a66">00343</a> <span class="preprocessor">#define AFEC_OVER_OVRE9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 9 */</span>
<a name="l00344"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga0454125d4cd2da1a57a59eceb4887463">00344</a> <span class="preprocessor">#define AFEC_OVER_OVRE10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 10 */</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafc2cc7e3ef3396f1ff2a1778524cec44">00345</a> <span class="preprocessor">#define AFEC_OVER_OVRE11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_OVER) Overrun Error 11 */</span>
<a name="l00346"></a>00346 <span class="comment">/* -------- AFEC_CWR : (AFEC Offset: 0x50) AFEC Compare Window Register -------- */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define AFEC_CWR_LOWTHRES_Pos 0</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa9d4bcacba8ff603572b1d0ca9110215">00348</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CWR_LOWTHRES_Msk (0xffffu &lt;&lt; AFEC_CWR_LOWTHRES_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CWR) Low Threshold */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define AFEC_CWR_LOWTHRES(value) ((AFEC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; AFEC_CWR_LOWTHRES_Pos)))</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CWR_HIGHTHRES_Pos 16</span>
<a name="l00351"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafe6478e21baa7e527832484d91255fde">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CWR_HIGHTHRES_Msk (0xffffu &lt;&lt; AFEC_CWR_HIGHTHRES_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CWR) High Threshold */</span>
<a name="l00352"></a>00352 <span class="preprocessor">#define AFEC_CWR_HIGHTHRES(value) ((AFEC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; AFEC_CWR_HIGHTHRES_Pos)))</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_CGR : (AFEC Offset: 0x54) AFEC Channel Gain Register -------- */</span>
<a name="l00354"></a>00354 <span class="preprocessor">#define AFEC_CGR_GAIN0_Pos 0</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga37d0446a666bd032f84f9515cd483f42">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN0_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN0_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 0 */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define AFEC_CGR_GAIN0(value) ((AFEC_CGR_GAIN0_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN0_Pos)))</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN1_Pos 2</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga23fbb3fa7c6f4c5c315ba99ff3937209">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN1_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN1_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 1 */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define AFEC_CGR_GAIN1(value) ((AFEC_CGR_GAIN1_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN1_Pos)))</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN2_Pos 4</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad769eca99153c25ed4d262dd5b3b990d">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN2_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN2_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 2 */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define AFEC_CGR_GAIN2(value) ((AFEC_CGR_GAIN2_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN2_Pos)))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN3_Pos 6</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga84094cc5c85f47a4fd586489e7bedbb9">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN3_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN3_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 3 */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define AFEC_CGR_GAIN3(value) ((AFEC_CGR_GAIN3_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN3_Pos)))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN4_Pos 8</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga71b049b09dde47fdcdfc228bf3576a2b">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN4_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN4_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 4 */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#define AFEC_CGR_GAIN4(value) ((AFEC_CGR_GAIN4_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN4_Pos)))</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN5_Pos 10</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2a548d2242d26bb0ed92fc0777eaa154">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN5_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN5_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 5 */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define AFEC_CGR_GAIN5(value) ((AFEC_CGR_GAIN5_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN5_Pos)))</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN6_Pos 12</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaeeef3fa6a7ced04135c69550fc98adfc">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN6_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN6_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 6 */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define AFEC_CGR_GAIN6(value) ((AFEC_CGR_GAIN6_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN6_Pos)))</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN7_Pos 14</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaed5c79645cfcbfea99a868aa0cac7820">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN7_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN7_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 7 */</span>
<a name="l00377"></a>00377 <span class="preprocessor">#define AFEC_CGR_GAIN7(value) ((AFEC_CGR_GAIN7_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN7_Pos)))</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN8_Pos 16</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1b5c077715b6747c8e3164de9969bf7a">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN8_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN8_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 8 */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#define AFEC_CGR_GAIN8(value) ((AFEC_CGR_GAIN8_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN8_Pos)))</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN9_Pos 18</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga4cdbf5c1d28c51d4d284cfd424d8b346">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN9_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN9_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 9 */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define AFEC_CGR_GAIN9(value) ((AFEC_CGR_GAIN9_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN9_Pos)))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN10_Pos 20</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga91fdf3690da522373e374060ca85c39a">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN10_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN10_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 10 */</span>
<a name="l00386"></a>00386 <span class="preprocessor">#define AFEC_CGR_GAIN10(value) ((AFEC_CGR_GAIN10_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN10_Pos)))</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN11_Pos 22</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga198a3a2710cff822ac61bb3b552ba467">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN11_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN11_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CGR) Gain for Channel 11 */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#define AFEC_CGR_GAIN11(value) ((AFEC_CGR_GAIN11_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN11_Pos)))</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_DIFFR : (AFEC Offset: 0x60) AFEC Channel Differential Register -------- */</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga989d64953dfc9f1264b10d089bf9952b">00391</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 0 */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf9af868ff380bb7fbe6cbe8e0172b896">00392</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 1 */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga7b4bd45a4fb09a0356f99428afa16939">00393</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 2 */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad1adcb4a22b075ced60b24d19a0cc827">00394</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 3 */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga50b809c196bbac10a921e982b7178fd8">00395</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 4 */</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga15c580e4d36688405ad7a50040980847">00396</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 5 */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga098ce8002053af9a765ce568d7b98adb">00397</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 6 */</span>
<a name="l00398"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac0b9e79ad3c4c44599f46190a0315a5d">00398</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 7 */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae16f66fb4be860a54de6e1c77c41dc5c">00399</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 8 */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2707ff04d476bfa3d4e7b87ae126645e">00400</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 9 */</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga5890e567ad92ecf0b96e6686b7f99e1b">00401</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 10 */</span>
<a name="l00402"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafe62e181ca807cbc2766a8bdade957b2">00402</a> <span class="preprocessor">#define AFEC_DIFFR_DIFF11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_DIFFR) Differential inputs for channel 11 */</span>
<a name="l00403"></a>00403 <span class="comment">/* -------- AFEC_CSELR : (AFEC Offset: 0x64) AFEC Channel Selection Register -------- */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define AFEC_CSELR_CSEL_Pos 0</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga9abdb4013c71b8cdcb3255cc145acfb8">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CSELR_CSEL_Msk (0xfu &lt;&lt; AFEC_CSELR_CSEL_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CSELR) Channel Selection */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define AFEC_CSELR_CSEL(value) ((AFEC_CSELR_CSEL_Msk &amp; ((value) &lt;&lt; AFEC_CSELR_CSEL_Pos)))</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_CDR : (AFEC Offset: 0x68) AFEC Channel Data Register -------- */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#define AFEC_CDR_DATA_Pos 0</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga73df8e40c0da4cd21427fd7f46c689ac">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CDR_DATA_Msk (0xffffu &lt;&lt; AFEC_CDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CDR) Converted Data */</span>
<a name="l00410"></a>00410 <span class="comment">/* -------- AFEC_COCR : (AFEC Offset: 0x6C) AFEC Channel Offset Compensation Register -------- */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define AFEC_COCR_AOFF_Pos 0</span>
<a name="l00412"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2656113bb1ef224d759ece1d615924f4">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_COCR_AOFF_Msk (0x3ffu &lt;&lt; AFEC_COCR_AOFF_Pos) </span><span class="comment">/**&lt; \brief (AFEC_COCR) Analog Offset */</span>
<a name="l00413"></a>00413 <span class="preprocessor">#define AFEC_COCR_AOFF(value) ((AFEC_COCR_AOFF_Msk &amp; ((value) &lt;&lt; AFEC_COCR_AOFF_Pos)))</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_TEMPMR : (AFEC Offset: 0x70) AFEC Temperature Sensor Mode Register -------- */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaa13c50fc350c714507e89a54795aaeff">00415</a> <span class="preprocessor">#define AFEC_TEMPMR_RTCT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_TEMPMR) Temperature Sensor RTC Trigger Mode */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD_Pos 4</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gab762a041f41cb778ead6c37d5b538585">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD_Msk (0x3u &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_Pos) </span><span class="comment">/**&lt; \brief (AFEC_TEMPMR) Temperature Comparison Mode */</span>
<a name="l00418"></a>00418 <span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD(value) ((AFEC_TEMPMR_TEMPCMPMOD_Msk &amp; ((value) &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_Pos)))</span>
<a name="l00419"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6fcab0b77168ef50b117d73faa5c2e34">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_LOW (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_TEMPMR) Generates an event when the converted data is lower than the low threshold of the window. */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gadd264ff5efd59d55e97f5ace1ddef5d3">00420</a> <span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_HIGH (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_TEMPMR) Generates an event when the converted data is higher than the high threshold of the window. */</span>
<a name="l00421"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf3944a18c5d45c3677bf38a836979107">00421</a> <span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_IN (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_TEMPMR) Generates an event when the converted data is in the comparison window. */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6dd1e2f1b20065148c4d54072daea7a3">00422</a> <span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_OUT (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_TEMPMR) Generates an event when the converted data is out of the comparison window. */</span>
<a name="l00423"></a>00423 <span class="comment">/* -------- AFEC_TEMPCWR : (AFEC Offset: 0x74) AFEC Temperature Compare Window Register -------- */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES_Pos 0</span>
<a name="l00425"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad845e4c14516439f587036c8daff095c">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES_Msk (0xffffu &lt;&lt; AFEC_TEMPCWR_TLOWTHRES_Pos) </span><span class="comment">/**&lt; \brief (AFEC_TEMPCWR) Temperature Low Threshold */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES(value) ((AFEC_TEMPCWR_TLOWTHRES_Msk &amp; ((value) &lt;&lt; AFEC_TEMPCWR_TLOWTHRES_Pos)))</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES_Pos 16</span>
<a name="l00428"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga3c41f61ce0e0e617dad0bbddb84fcb03">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES_Msk (0xffffu &lt;&lt; AFEC_TEMPCWR_THIGHTHRES_Pos) </span><span class="comment">/**&lt; \brief (AFEC_TEMPCWR) Temperature High Threshold */</span>
<a name="l00429"></a>00429 <span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES(value) ((AFEC_TEMPCWR_THIGHTHRES_Msk &amp; ((value) &lt;&lt; AFEC_TEMPCWR_THIGHTHRES_Pos)))</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_ACR : (AFEC Offset: 0x94) AFEC Analog Control Register -------- */</span>
<a name="l00431"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga2b8c27148bee0d5c66eac5a3dc4acc32">00431</a> <span class="preprocessor">#define AFEC_ACR_PGA0EN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_ACR) PGA0 Enable */</span>
<a name="l00432"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gabd3bc11c10251b99529b044206019783">00432</a> <span class="preprocessor">#define AFEC_ACR_PGA1EN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_ACR) PGA1 Enable */</span>
<a name="l00433"></a>00433 <span class="preprocessor">#define AFEC_ACR_IBCTL_Pos 8</span>
<a name="l00434"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga92f07bbcae9d45bb8d4f265986539656">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_ACR_IBCTL_Msk (0x3u &lt;&lt; AFEC_ACR_IBCTL_Pos) </span><span class="comment">/**&lt; \brief (AFEC_ACR) AFE Bias Current Control */</span>
<a name="l00435"></a>00435 <span class="preprocessor">#define AFEC_ACR_IBCTL(value) ((AFEC_ACR_IBCTL_Msk &amp; ((value) &lt;&lt; AFEC_ACR_IBCTL_Pos)))</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_SHMR : (AFEC Offset: 0xA0) AFEC Sample &amp; Hold Mode Register -------- */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga1841c10d2114bbee71341fd984c5e4db">00437</a> <span class="preprocessor">#define AFEC_SHMR_DUAL0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 0 */</span>
<a name="l00438"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaff9666773cb037a5ac4493c79ecbc4e2">00438</a> <span class="preprocessor">#define AFEC_SHMR_DUAL1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 1 */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga0a32c2e929dee9dec0385bd3f59861bc">00439</a> <span class="preprocessor">#define AFEC_SHMR_DUAL2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 2 */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga7ddd6182e11c9f3d217953637b308b58">00440</a> <span class="preprocessor">#define AFEC_SHMR_DUAL3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 3 */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga358c7f8459b32b2a14fb5d349304d2d6">00441</a> <span class="preprocessor">#define AFEC_SHMR_DUAL4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 4 */</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga029da687786c7b23004a4ff73f790d51">00442</a> <span class="preprocessor">#define AFEC_SHMR_DUAL5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 5 */</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae26164feaea5f3e656f199fccb5f6875">00443</a> <span class="preprocessor">#define AFEC_SHMR_DUAL6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 6 */</span>
<a name="l00444"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaed5be33783eb76f763bd65806e1cd2e6">00444</a> <span class="preprocessor">#define AFEC_SHMR_DUAL7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 7 */</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gaf5805ec142afb4f8f0a7d498b79df69a">00445</a> <span class="preprocessor">#define AFEC_SHMR_DUAL8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 8 */</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8b9d810ed085de9c7c9c207379ca2fb7">00446</a> <span class="preprocessor">#define AFEC_SHMR_DUAL9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 9 */</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga756a200278f9dd53defddfcc636b33eb">00447</a> <span class="preprocessor">#define AFEC_SHMR_DUAL10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 10 */</span>
<a name="l00448"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gace4a45fecd12ca6cfcba77cdb6e4cae0">00448</a> <span class="preprocessor">#define AFEC_SHMR_DUAL11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_SHMR) Dual Sample &amp; Hold for channel 11 */</span>
<a name="l00449"></a>00449 <span class="comment">/* -------- AFEC_COSR : (AFEC Offset: 0xD0) AFEC Correction Select Register -------- */</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae1dc2d5fa9f2e38531a81182180f50dd">00450</a> <span class="preprocessor">#define AFEC_COSR_CSEL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_COSR) Sample &amp; Hold unit Correction Select */</span>
<a name="l00451"></a>00451 <span class="comment">/* -------- AFEC_CVR : (AFEC Offset: 0xD4) AFEC Correction Values Register -------- */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#define AFEC_CVR_OFFSETCORR_Pos 0</span>
<a name="l00453"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga273a18b21dd6c2afdf09e9ae9cda3a84">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CVR_OFFSETCORR_Msk (0xffffu &lt;&lt; AFEC_CVR_OFFSETCORR_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CVR) Offset Correction */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define AFEC_CVR_OFFSETCORR(value) ((AFEC_CVR_OFFSETCORR_Msk &amp; ((value) &lt;&lt; AFEC_CVR_OFFSETCORR_Pos)))</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CVR_GAINCORR_Pos 16</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gabe5a5e6adcc86a86d5c3904c77dcf645">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_CVR_GAINCORR_Msk (0xffffu &lt;&lt; AFEC_CVR_GAINCORR_Pos) </span><span class="comment">/**&lt; \brief (AFEC_CVR) Gain Correction */</span>
<a name="l00457"></a>00457 <span class="preprocessor">#define AFEC_CVR_GAINCORR(value) ((AFEC_CVR_GAINCORR_Msk &amp; ((value) &lt;&lt; AFEC_CVR_GAINCORR_Pos)))</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="comment">/* -------- AFEC_CECR : (AFEC Offset: 0xD8) AFEC Channel Error Correction Register -------- */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae7f76d7b8f4843ff1f2d75f88a3ba23c">00459</a> <span class="preprocessor">#define AFEC_CECR_ECORR0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 0 */</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae886a5d64e9afaba8e9b4ab4afe6f2f2">00460</a> <span class="preprocessor">#define AFEC_CECR_ECORR1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 1 */</span>
<a name="l00461"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga783c70347484acd40b1ce0735adf260d">00461</a> <span class="preprocessor">#define AFEC_CECR_ECORR2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 2 */</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gafcfe4fd07f76f788a0bed1efca6af421">00462</a> <span class="preprocessor">#define AFEC_CECR_ECORR3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 3 */</span>
<a name="l00463"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad187718cc708eddbcfdb1226de469156">00463</a> <span class="preprocessor">#define AFEC_CECR_ECORR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 4 */</span>
<a name="l00464"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga6046e4da7c5ad24af4a0a0d409628839">00464</a> <span class="preprocessor">#define AFEC_CECR_ECORR5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 5 */</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gacf8c1431c237a68568b7170efbfde9c9">00465</a> <span class="preprocessor">#define AFEC_CECR_ECORR6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 6 */</span>
<a name="l00466"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga07f1baea20cc9ca2d7253208c6cbf095">00466</a> <span class="preprocessor">#define AFEC_CECR_ECORR7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 7 */</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga540feb893d26b2a04590c6c81b43b40d">00467</a> <span class="preprocessor">#define AFEC_CECR_ECORR8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 8 */</span>
<a name="l00468"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae57134b5b5f825155621720db2b5bb40">00468</a> <span class="preprocessor">#define AFEC_CECR_ECORR9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 9 */</span>
<a name="l00469"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae2a170253f106f90a5b5bce15371a420">00469</a> <span class="preprocessor">#define AFEC_CECR_ECORR10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 10 */</span>
<a name="l00470"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga8f07d48b8399b6bb6edf3009d539c3a6">00470</a> <span class="preprocessor">#define AFEC_CECR_ECORR11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AFEC_CECR) Error Correction Enable for channel 11 */</span>
<a name="l00471"></a>00471 <span class="comment">/* -------- AFEC_WPMR : (AFEC Offset: 0xE4) AFEC Write Protection Mode Register -------- */</span>
<a name="l00472"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga23d6014d1bd019be9a816632dd0d01a4">00472</a> <span class="preprocessor">#define AFEC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_WPMR) Write Protection Enable */</span>
<a name="l00473"></a>00473 <span class="preprocessor">#define AFEC_WPMR_WPKEY_Pos 8</span>
<a name="l00474"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga324f4531f2dd699bd2473b4a60bfda2f">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; AFEC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (AFEC_WPMR) Write Protect KEY */</span>
<a name="l00475"></a>00475 <span class="preprocessor">#define AFEC_WPMR_WPKEY(value) ((AFEC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; AFEC_WPMR_WPKEY_Pos)))</span>
<a name="l00476"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gad630c104092153eade406023d359a373">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define   AFEC_WPMR_WPKEY_PASSWD (0x414443u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AFEC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */</span>
<a name="l00477"></a>00477 <span class="comment">/* -------- AFEC_WPSR : (AFEC Offset: 0xE8) AFEC Write Protection Status Register -------- */</span>
<a name="l00478"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga58f12bd1fcd6169f2934e817e10445aa">00478</a> <span class="preprocessor">#define AFEC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AFEC_WPSR) Write Protect Violation Status */</span>
<a name="l00479"></a>00479 <span class="preprocessor">#define AFEC_WPSR_WPVSRC_Pos 8</span>
<a name="l00480"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#ga25e85d91e69abce5ab7b41f50eee2179">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; AFEC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (AFEC_WPSR) Write Protect Violation Source */</span>
<a name="l00481"></a>00481 <span class="comment">/* -------- AFEC_VERSION : (AFEC Offset: 0xFC) AFEC Version Register -------- */</span>
<a name="l00482"></a>00482 <span class="preprocessor">#define AFEC_VERSION_VERSION_Pos 0</span>
<a name="l00483"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gae29522c2c3d694d96ec65a2279682974">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_VERSION_VERSION_Msk (0xfffu &lt;&lt; AFEC_VERSION_VERSION_Pos) </span><span class="comment">/**&lt; \brief (AFEC_VERSION) Version of the Hardware Module */</span>
<a name="l00484"></a>00484 <span class="preprocessor">#define AFEC_VERSION_MFN_Pos 16</span>
<a name="l00485"></a><a class="code" href="group___s_a_m_v71___a_f_e_c.html#gac32f036552c0a51b40283b1cebfc9903">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define AFEC_VERSION_MFN_Msk (0x7u &lt;&lt; AFEC_VERSION_MFN_Pos) </span><span class="comment">/**&lt; \brief (AFEC_VERSION) Metal Fix Number */</span>
<a name="l00486"></a>00486 <span class="comment"></span>
<a name="l00487"></a>00487 <span class="comment">/*@}*/</span>
<a name="l00488"></a>00488 
<a name="l00489"></a>00489 
<a name="l00490"></a>00490 <span class="preprocessor">#endif </span><span class="comment">/* _SAMV71_AFEC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
