

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_35_6'
================================================================
* Date:           Tue Oct 18 21:15:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   401411|   401411|  4.014 ms|  4.014 ms|  401411|  401411|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_35_6  |   401409|   401409|         3|          1|          1|  401408|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      57|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      68|    -|
|Register             |        -|     -|     1058|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1058|     125|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_249_p2                |         +|   0|  0|  26|          19|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_243_p2               |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln36_fu_259_p2               |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  57|          46|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_empty_135_phi_fu_220_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_15               |   9|          2|   19|         38|
    |gmem_blk_n_R                        |   9|          2|    1|          2|
    |i_fu_98                             |   9|          2|   19|         38|
    |shiftreg6_fu_94                     |   9|          2|  480|        960|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  68|         15| 1033|       2578|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |gmem_addr_read_reg_376              |  512|   0|  512|          0|
    |i_fu_98                             |   19|   0|   19|          0|
    |icmp_ln35_reg_359                   |    1|   0|    1|          0|
    |icmp_ln35_reg_359_pp0_iter1_reg     |    1|   0|    1|          0|
    |icmp_ln36_reg_363                   |    1|   0|    1|          0|
    |icmp_ln36_reg_363_pp0_iter1_reg     |    1|   0|    1|          0|
    |lshr_ln36_1_reg_367                 |   16|   0|   16|          0|
    |lshr_ln36_1_reg_367_pp0_iter1_reg   |   16|   0|   16|          0|
    |shiftreg6_fu_94                     |  480|   0|  480|          0|
    |trunc_ln36_1_reg_372                |    3|   0|    3|          0|
    |trunc_ln36_1_reg_372_pp0_iter1_reg  |    3|   0|    3|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1058|   0| 1058|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_35_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_35_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_35_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_35_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_35_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_35_6|  return value|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WDATA          |  out|  512|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RDATA          |   in|  512|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|    9|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                                             gmem|       pointer|
|sext_ln35                 |   in|   58|     ap_none|                                        sext_ln35|        scalar|
|dense_weights_0_address0  |  out|   16|   ap_memory|                                  dense_weights_0|         array|
|dense_weights_0_ce0       |  out|    1|   ap_memory|                                  dense_weights_0|         array|
|dense_weights_0_we0       |  out|    1|   ap_memory|                                  dense_weights_0|         array|
|dense_weights_0_d0        |  out|   32|   ap_memory|                                  dense_weights_0|         array|
|dense_weights_1_address0  |  out|   16|   ap_memory|                                  dense_weights_1|         array|
|dense_weights_1_ce0       |  out|    1|   ap_memory|                                  dense_weights_1|         array|
|dense_weights_1_we0       |  out|    1|   ap_memory|                                  dense_weights_1|         array|
|dense_weights_1_d0        |  out|   32|   ap_memory|                                  dense_weights_1|         array|
|dense_weights_2_address0  |  out|   16|   ap_memory|                                  dense_weights_2|         array|
|dense_weights_2_ce0       |  out|    1|   ap_memory|                                  dense_weights_2|         array|
|dense_weights_2_we0       |  out|    1|   ap_memory|                                  dense_weights_2|         array|
|dense_weights_2_d0        |  out|   32|   ap_memory|                                  dense_weights_2|         array|
|dense_weights_3_address0  |  out|   16|   ap_memory|                                  dense_weights_3|         array|
|dense_weights_3_ce0       |  out|    1|   ap_memory|                                  dense_weights_3|         array|
|dense_weights_3_we0       |  out|    1|   ap_memory|                                  dense_weights_3|         array|
|dense_weights_3_d0        |  out|   32|   ap_memory|                                  dense_weights_3|         array|
|dense_weights_4_address0  |  out|   16|   ap_memory|                                  dense_weights_4|         array|
|dense_weights_4_ce0       |  out|    1|   ap_memory|                                  dense_weights_4|         array|
|dense_weights_4_we0       |  out|    1|   ap_memory|                                  dense_weights_4|         array|
|dense_weights_4_d0        |  out|   32|   ap_memory|                                  dense_weights_4|         array|
|dense_weights_5_address0  |  out|   16|   ap_memory|                                  dense_weights_5|         array|
|dense_weights_5_ce0       |  out|    1|   ap_memory|                                  dense_weights_5|         array|
|dense_weights_5_we0       |  out|    1|   ap_memory|                                  dense_weights_5|         array|
|dense_weights_5_d0        |  out|   32|   ap_memory|                                  dense_weights_5|         array|
|dense_weights_6_address0  |  out|   16|   ap_memory|                                  dense_weights_6|         array|
|dense_weights_6_ce0       |  out|    1|   ap_memory|                                  dense_weights_6|         array|
|dense_weights_6_we0       |  out|    1|   ap_memory|                                  dense_weights_6|         array|
|dense_weights_6_d0        |  out|   32|   ap_memory|                                  dense_weights_6|         array|
|dense_weights_7_address0  |  out|   16|   ap_memory|                                  dense_weights_7|         array|
|dense_weights_7_ce0       |  out|    1|   ap_memory|                                  dense_weights_7|         array|
|dense_weights_7_we0       |  out|    1|   ap_memory|                                  dense_weights_7|         array|
|dense_weights_7_d0        |  out|   32|   ap_memory|                                  dense_weights_7|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg6 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln35_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln35"   --->   Operation 8 'read' 'sext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln35_cast = sext i58 %sext_ln35_read"   --->   Operation 9 'sext' 'sext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc59"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_15 = load i19 %i"   --->   Operation 14 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.92ns)   --->   "%icmp_ln35 = icmp_eq  i19 %i_15, i19 401408" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 15 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.12ns)   --->   "%add_ln35 = add i19 %i_15, i19 1" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 16 'add' 'add_ln35' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc59.split, void %VITIS_LOOP_38_7.exitStub" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 17 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_136 = trunc i19 %i_15"   --->   Operation 18 'trunc' 'empty_136' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%icmp_ln36 = icmp_eq  i4 %empty_136, i4 0" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 19 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln36_1 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %i_15, i32 3, i32 18" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 20 'partselect' 'lshr_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i19 %i_15" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 21 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.39ns)   --->   "%switch_ln36 = switch i3 %trunc_ln36_1, void %arrayidx581.case.7, i3 0, void %arrayidx581.case.0, i3 1, void %arrayidx581.case.1, i3 2, void %arrayidx581.case.2, i3 3, void %arrayidx581.case.3, i3 4, void %arrayidx581.case.4, i3 5, void %arrayidx581.case.5, i3 6, void %arrayidx581.case.6" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 22 'switch' 'switch_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.39>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln35 = store i19 %add_ln35, i19 %i" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 23 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln35_cast" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 24 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 401408, i64 401408, i64 401408"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 27 'read' 'gmem_addr_read' <Predicate = (!icmp_ln35 & icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shiftreg6_load = load i480 %shiftreg6"   --->   Operation 28 'load' 'shiftreg6_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shiftreg6_cast = zext i480 %shiftreg6_load"   --->   Operation 29 'zext' 'shiftreg6_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 30 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.46ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc59.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 31 'br' 'br_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_3 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln36 = br void %for.inc59.split._crit_edge" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 32 'br' 'br_ln36' <Predicate = (!icmp_ln35 & icmp_ln36)> <Delay = 0.46>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_135 = phi i512 %gmem_addr_read, void, i512 %shiftreg6_cast, void %for.inc59.split" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 33 'phi' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i512 %empty_135" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 34 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %trunc_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 35 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_135, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 36 'partselect' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i16 %lshr_ln36_1" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 37 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%dense_weights_0_addr = getelementptr i32 %dense_weights_0, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 38 'getelementptr' 'dense_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%dense_weights_1_addr = getelementptr i32 %dense_weights_1, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 39 'getelementptr' 'dense_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%dense_weights_2_addr = getelementptr i32 %dense_weights_2, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 40 'getelementptr' 'dense_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%dense_weights_3_addr = getelementptr i32 %dense_weights_3, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 41 'getelementptr' 'dense_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dense_weights_4_addr = getelementptr i32 %dense_weights_4, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 42 'getelementptr' 'dense_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%dense_weights_5_addr = getelementptr i32 %dense_weights_5, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 43 'getelementptr' 'dense_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%dense_weights_6_addr = getelementptr i32 %dense_weights_6, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 44 'getelementptr' 'dense_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dense_weights_7_addr = getelementptr i32 %dense_weights_7, i64 0, i64 %zext_ln36" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 45 'getelementptr' 'dense_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_6_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 47 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 6)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_5_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 5)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_4_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 4)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_3_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 53 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_2_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 54 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 55 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_1_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 56 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_0_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 59 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i16 %dense_weights_7_addr" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 60 'store' 'store_ln36' <Predicate = (trunc_ln36_1 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx581.exit" [forward_prop/src/forward_prop.cpp:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = (trunc_ln36_1 == 7)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln35 = store i480 %trunc_ln36_2, i480 %shiftreg6" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 62 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc59" [forward_prop/src/forward_prop.cpp:35]   --->   Operation 63 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg6            (alloca           ) [ 0111]
i                    (alloca           ) [ 0100]
sext_ln35_read       (read             ) [ 0000]
sext_ln35_cast       (sext             ) [ 0110]
specinterface_ln0    (specinterface    ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
i_15                 (load             ) [ 0000]
icmp_ln35            (icmp             ) [ 0111]
add_ln35             (add              ) [ 0000]
br_ln35              (br               ) [ 0000]
empty_136            (trunc            ) [ 0000]
icmp_ln36            (icmp             ) [ 0111]
lshr_ln36_1          (partselect       ) [ 0111]
trunc_ln36_1         (trunc            ) [ 0111]
switch_ln36          (switch           ) [ 0000]
store_ln35           (store            ) [ 0000]
gmem_addr            (getelementptr    ) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
empty                (speclooptripcount) [ 0000]
gmem_addr_read       (read             ) [ 0101]
shiftreg6_load       (load             ) [ 0000]
shiftreg6_cast       (zext             ) [ 0000]
specloopname_ln35    (specloopname     ) [ 0000]
br_ln36              (br               ) [ 0000]
br_ln36              (br               ) [ 0000]
empty_135            (phi              ) [ 0101]
trunc_ln36           (trunc            ) [ 0000]
bitcast_ln36         (bitcast          ) [ 0000]
trunc_ln36_2         (partselect       ) [ 0000]
zext_ln36            (zext             ) [ 0000]
dense_weights_0_addr (getelementptr    ) [ 0000]
dense_weights_1_addr (getelementptr    ) [ 0000]
dense_weights_2_addr (getelementptr    ) [ 0000]
dense_weights_3_addr (getelementptr    ) [ 0000]
dense_weights_4_addr (getelementptr    ) [ 0000]
dense_weights_5_addr (getelementptr    ) [ 0000]
dense_weights_6_addr (getelementptr    ) [ 0000]
dense_weights_7_addr (getelementptr    ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
store_ln35           (store            ) [ 0000]
br_ln35              (br               ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln35">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="shiftreg6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln35_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="58" slack="0"/>
<pin id="104" dir="0" index="1" bw="58" slack="0"/>
<pin id="105" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln35_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="gmem_addr_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="dense_weights_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_0_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dense_weights_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_1_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_weights_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_2_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense_weights_3_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_3_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="dense_weights_4_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_4_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dense_weights_5_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_5_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="dense_weights_6_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_6_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dense_weights_7_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_7_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln36_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln36_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln36_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln36_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln36_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln36_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln36_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln36_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="empty_135_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_135 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_135_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="512" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="480" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_135/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln35_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="58" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="19" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="480" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_15_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="19" slack="0"/>
<pin id="242" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln35_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="19" slack="0"/>
<pin id="245" dir="0" index="1" bw="19" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln35_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="19" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_136_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_136/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln36_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln36_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="19" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln36_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln36_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="19" slack="0"/>
<pin id="277" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln35_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="19" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gmem_addr_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shiftreg6_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="480" slack="2"/>
<pin id="292" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg6_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="shiftreg6_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="480" slack="0"/>
<pin id="295" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg6_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln36_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="512" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="bitcast_ln36_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln36_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="480" slack="0"/>
<pin id="316" dir="0" index="1" bw="512" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="10" slack="0"/>
<pin id="319" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_2/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln36_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="2"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln35_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="480" slack="0"/>
<pin id="337" dir="0" index="1" bw="480" slack="2"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="shiftreg6_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="480" slack="0"/>
<pin id="342" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg6 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="19" slack="0"/>
<pin id="349" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="sext_ln35_cast_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln35_cast "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln35_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="363" class="1005" name="icmp_ln36_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="367" class="1005" name="lshr_ln36_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="2"/>
<pin id="369" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln36_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln36_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="2"/>
<pin id="374" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln36_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="gmem_addr_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="512" slack="1"/>
<pin id="378" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="80" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="92" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="92" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="92" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="92" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="92" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="92" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="155" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="148" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="141" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="134" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="127" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="120" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="113" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="162" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="229"><net_src comp="102" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="240" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="240" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="240" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="249" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="284" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="301"><net_src comp="220" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="313"><net_src comp="302" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="320"><net_src comp="86" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="220" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="90" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="339"><net_src comp="314" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="94" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="350"><net_src comp="98" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="357"><net_src comp="226" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="362"><net_src comp="243" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="259" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="265" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="375"><net_src comp="275" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="108" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: dense_weights_0 | {3 }
	Port: dense_weights_1 | {3 }
	Port: dense_weights_2 | {3 }
	Port: dense_weights_3 | {3 }
	Port: dense_weights_4 | {3 }
	Port: dense_weights_5 | {3 }
	Port: dense_weights_6 | {3 }
	Port: dense_weights_7 | {3 }
 - Input state : 
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : gmem | {2 }
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : sext_ln35 | {1 }
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_0 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_1 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_2 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_3 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_4 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_5 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_6 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_35_6 : dense_weights_7 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_15 : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		empty_136 : 2
		icmp_ln36 : 3
		lshr_ln36_1 : 2
		trunc_ln36_1 : 2
		switch_ln36 : 3
		store_ln35 : 3
	State 2
		gmem_addr_read : 1
	State 3
		shiftreg6_cast : 1
		empty_135 : 2
		trunc_ln36 : 3
		bitcast_ln36 : 4
		trunc_ln36_2 : 3
		dense_weights_0_addr : 1
		dense_weights_1_addr : 1
		dense_weights_2_addr : 1
		dense_weights_3_addr : 1
		dense_weights_4_addr : 1
		dense_weights_5_addr : 1
		dense_weights_6_addr : 1
		dense_weights_7_addr : 1
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln35_fu_249      |    0    |    26   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln35_fu_243      |    0    |    14   |
|          |      icmp_ln36_fu_259      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln35_read_read_fu_102 |    0    |    0    |
|          | gmem_addr_read_read_fu_108 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln35_cast_fu_226   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      empty_136_fu_255      |    0    |    0    |
|   trunc  |     trunc_ln36_1_fu_275    |    0    |    0    |
|          |      trunc_ln36_fu_298     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     lshr_ln36_1_fu_265     |    0    |    0    |
|          |     trunc_ln36_2_fu_314    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    shiftreg6_cast_fu_293   |    0    |    0    |
|          |      zext_ln36_fu_324      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    49   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_135_reg_217  |   512  |
|gmem_addr_read_reg_376|   512  |
|       i_reg_347      |   19   |
|   icmp_ln35_reg_359  |    1   |
|   icmp_ln36_reg_363  |    1   |
|  lshr_ln36_1_reg_367 |   16   |
|sext_ln35_cast_reg_354|   64   |
|   shiftreg6_reg_340  |   480  |
| trunc_ln36_1_reg_372 |    3   |
+----------------------+--------+
|         Total        |  1608  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1608  |    -   |
+-----------+--------+--------+
|   Total   |  1608  |   49   |
+-----------+--------+--------+
