

================================================================
== Vitis HLS Report for 'write_buffer_fft'
================================================================
* Date:           Thu Jun  2 15:25:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.30 ns|  9.470 ns|     4.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pss_id_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %pss_id"   --->   Operation 7 'read' 'pss_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %index"   --->   Operation 8 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i_data_0 = zext i2 %pss_id_read"   --->   Operation 9 'zext' 'tmp_i_data_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%index_cast2 = zext i17 %index_read"   --->   Operation 10 'zext' 'index_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %PSS_V_last_V, i4 %PSS_V_strb_V, i4 %PSS_V_keep_V, i32 %PSS_V_data_V, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %OUT_FFT_V_last_V, i8 %OUT_FFT_V_strb_V, i8 %OUT_FFT_V_keep_V, i64 %OUT_FFT_V_data_V, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%sub3 = add i18 %index_cast2, i18 262007"   --->   Operation 13 'add' 'sub3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln216_1 = sext i18 %sub3" [lte_cell_search.cpp:216]   --->   Operation 14 'sext' 'sext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%add_ln216 = add i18 %index_cast2, i18 261880" [lte_cell_search.cpp:216]   --->   Operation 15 'add' 'add_ln216' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i18 %add_ln216" [lte_cell_search.cpp:216]   --->   Operation 16 'sext' 'sext_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%br_ln216 = br void" [lte_cell_search.cpp:216]   --->   Operation 17 'br' 'br_ln216' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i64 %sext_ln216, void %.lr.ph, i64 %add_ln216_1, void %.split_ifconv" [lte_cell_search.cpp:216]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i64 %i" [lte_cell_search.cpp:216]   --->   Operation 20 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln216 = icmp_slt  i32 %trunc_ln216, i32 %sext_ln216_1" [lte_cell_search.cpp:216]   --->   Operation 21 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %._crit_edge.loopexit_ifconv, void %.split_ifconv" [lte_cell_search.cpp:216]   --->   Operation 22 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%IN_real_V_addr = getelementptr i23 %IN_real_V, i64 0, i64 %i"   --->   Operation 23 'getelementptr' 'IN_real_V_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.23ns)   --->   "%p_Val2_s = load i17 %IN_real_V_addr"   --->   Operation 24 'load' 'p_Val2_s' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%IN_imag_V_addr = getelementptr i23 %IN_imag_V, i64 0, i64 %i"   --->   Operation 25 'getelementptr' 'IN_imag_V_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.23ns)   --->   "%p_Val2_3 = load i17 %IN_imag_V_addr"   --->   Operation 26 'load' 'p_Val2_3' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln216_1 = add i64 %i, i64 1" [lte_cell_search.cpp:216]   --->   Operation 27 'add' 'add_ln216_1' <Predicate = (icmp_ln216)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.46>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lte_cell_search.cpp:216]   --->   Operation 28 'specloopname' 'specloopname_ln216' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.23ns)   --->   "%p_Val2_s = load i17 %IN_real_V_addr"   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_cast = sext i23 %p_Val2_s"   --->   Operation 30 'sext' 'p_Val2_cast' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.05ns)   --->   "%icmp_ln935 = icmp_eq  i23 %p_Val2_s, i23 0"   --->   Operation 31 'icmp' 'icmp_ln935' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %p_Val2_s, i32 22"   --->   Operation 32 'bitselect' 'p_Result_12' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.92ns)   --->   "%tmp_V = sub i24 0, i24 %p_Val2_cast"   --->   Operation 33 'sub' 'tmp_V' <Predicate = (icmp_ln216)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.32ns)   --->   "%m_16 = select i1 %p_Result_12, i24 %tmp_V, i24 %p_Val2_cast"   --->   Operation 34 'select' 'm_16' <Predicate = (icmp_ln216)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln937 = sext i24 %m_16"   --->   Operation 35 'sext' 'sext_ln937' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %sext_ln937, i32 31, i32 0"   --->   Operation 36 'partselect' 'p_Result_13' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_13, i1 1"   --->   Operation 37 'cttz' 'l' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.01ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 38 'sub' 'sub_ln944' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 39 'add' 'lsb_index' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 40 'partselect' 'tmp_4' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_4, i31 0"   --->   Operation 41 'icmp' 'icmp_ln946' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 42 'trunc' 'trunc_ln947' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.78ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 43 'sub' 'sub_ln947' <Predicate = (icmp_ln216)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 44 'zext' 'zext_ln947' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 45 'lshr' 'lshr_ln947' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 46 'shl' 'shl_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_3 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 47 'or' 'or_ln949_3' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %sext_ln937, i32 %or_ln949_3"   --->   Operation 48 'and' 'and_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 49 'icmp' 'icmp_ln949' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 50 'bitselect' 'tmp_5' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_5, i1 1"   --->   Operation 51 'xor' 'xor_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln937, i32 %lsb_index"   --->   Operation 52 'bitselect' 'p_Result_14' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 53 'icmp' 'icmp_ln958' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_1 = and i1 %p_Result_14, i1 %xor_ln949"   --->   Operation 54 'and' 'and_ln949_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln959_2 = zext i32 %sext_ln937"   --->   Operation 55 'zext' 'zext_ln959_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.01ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 56 'sub' 'sub_ln959' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 57 'zext' 'zext_ln959' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln959 = shl i64 %zext_ln959_2, i64 %zext_ln959"   --->   Operation 58 'shl' 'shl_ln959' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_14"   --->   Operation 59 'select' 'select_ln946' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 60 'add' 'add_ln958' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 61 'zext' 'zext_ln958' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln958 = lshr i64 %zext_ln959_2, i64 %zext_ln958"   --->   Operation 62 'lshr' 'lshr_ln958' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 63 'select' 'select_ln958' <Predicate = (icmp_ln216)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 64 'select' 'm' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 65 'zext' 'zext_ln961' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln961"   --->   Operation 66 'add' 'm_5' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%m_17 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 67 'partselect' 'm_17' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_17"   --->   Operation 68 'zext' 'zext_ln962' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 25"   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.39ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 70 'select' 'select_ln943' <Predicate = (icmp_ln216)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 71 'trunc' 'trunc_ln943' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 72 'sub' 'sub_ln964' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 73 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 73 'add' 'add_ln964' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_12, i8 %add_ln964"   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp, i32 23, i32 31"   --->   Operation 75 'partset' 'p_Result_15' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_15"   --->   Operation 76 'trunc' 'LD' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 0, i32 %LD"   --->   Operation 77 'select' 'select_ln935' <Predicate = (icmp_ln216)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/2] (1.23ns)   --->   "%p_Val2_3 = load i17 %IN_imag_V_addr"   --->   Operation 78 'load' 'p_Val2_3' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_7_cast = sext i23 %p_Val2_3"   --->   Operation 79 'sext' 'p_Val2_7_cast' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.05ns)   --->   "%icmp_ln935_2 = icmp_eq  i23 %p_Val2_3, i23 0"   --->   Operation 80 'icmp' 'icmp_ln935_2' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %p_Val2_3, i32 22"   --->   Operation 81 'bitselect' 'p_Result_16' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%tmp_V_2 = sub i24 0, i24 %p_Val2_7_cast"   --->   Operation 82 'sub' 'tmp_V_2' <Predicate = (icmp_ln216)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.32ns)   --->   "%m_18 = select i1 %p_Result_16, i24 %tmp_V_2, i24 %p_Val2_7_cast"   --->   Operation 83 'select' 'm_18' <Predicate = (icmp_ln216)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln937_2 = sext i24 %m_18"   --->   Operation 84 'sext' 'sext_ln937_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %sext_ln937_2, i32 31, i32 0"   --->   Operation 85 'partselect' 'p_Result_17' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_17, i1 1"   --->   Operation 86 'cttz' 'l_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.01ns)   --->   "%sub_ln944_2 = sub i32 32, i32 %l_2"   --->   Operation 87 'sub' 'sub_ln944_2' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.01ns)   --->   "%lsb_index_1 = add i32 %sub_ln944_2, i32 4294967272"   --->   Operation 88 'add' 'lsb_index_1' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 89 'partselect' 'tmp_8' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.99ns)   --->   "%icmp_ln946_1 = icmp_sgt  i31 %tmp_8, i31 0"   --->   Operation 90 'icmp' 'icmp_ln946_1' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_2"   --->   Operation 91 'trunc' 'trunc_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%sub_ln947_1 = sub i6 57, i6 %trunc_ln947_1"   --->   Operation 92 'sub' 'sub_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%zext_ln947_1 = zext i6 %sub_ln947_1"   --->   Operation 93 'zext' 'zext_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%lshr_ln947_1 = lshr i32 4294967295, i32 %zext_ln947_1"   --->   Operation 94 'lshr' 'lshr_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%shl_ln949_2 = shl i32 1, i32 %lsb_index_1"   --->   Operation 95 'shl' 'shl_ln949_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%or_ln949 = or i32 %lshr_ln947_1, i32 %shl_ln949_2"   --->   Operation 96 'or' 'or_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%and_ln949_2 = and i32 %sext_ln937_2, i32 %or_ln949"   --->   Operation 97 'and' 'and_ln949_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949_1 = icmp_ne  i32 %and_ln949_2, i32 0"   --->   Operation 98 'icmp' 'icmp_ln949_1' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 99 'bitselect' 'tmp_9' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%xor_ln949_1 = xor i1 %tmp_9, i1 1"   --->   Operation 100 'xor' 'xor_ln949_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln937_2, i32 %lsb_index_1"   --->   Operation 101 'bitselect' 'p_Result_18' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.99ns)   --->   "%icmp_ln958_2 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 102 'icmp' 'icmp_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%and_ln949_3 = and i1 %p_Result_18, i1 %xor_ln949_1"   --->   Operation 103 'and' 'and_ln949_3' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln959_4 = zext i32 %sext_ln937_2"   --->   Operation 104 'zext' 'zext_ln959_4' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.01ns)   --->   "%sub_ln959_2 = sub i32 25, i32 %sub_ln944_2"   --->   Operation 105 'sub' 'sub_ln959_2' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%zext_ln959_3 = zext i32 %sub_ln959_2"   --->   Operation 106 'zext' 'zext_ln959_3' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%shl_ln959_2 = shl i64 %zext_ln959_4, i64 %zext_ln959_3"   --->   Operation 107 'shl' 'shl_ln959_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_18"   --->   Operation 108 'select' 'select_ln946_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln958_2 = add i32 %sub_ln944_2, i32 4294967271"   --->   Operation 109 'add' 'add_ln958_2' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%zext_ln958_2 = zext i32 %add_ln958_2"   --->   Operation 110 'zext' 'zext_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%lshr_ln958_2 = lshr i64 %zext_ln959_4, i64 %zext_ln958_2"   --->   Operation 111 'lshr' 'lshr_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958_2 = select i1 %icmp_ln958_2, i1 %select_ln946_1, i1 %and_ln949_3"   --->   Operation 112 'select' 'select_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%m_9 = select i1 %icmp_ln958_2, i64 %lshr_ln958_2, i64 %shl_ln959_2"   --->   Operation 113 'select' 'm_9' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%zext_ln961_2 = zext i1 %select_ln958_2"   --->   Operation 114 'zext' 'zext_ln961_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_10 = add i64 %m_9, i64 %zext_ln961_2"   --->   Operation 115 'add' 'm_10' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%m_19 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_10, i32 1, i32 63"   --->   Operation 116 'partselect' 'm_19' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln962_1 = zext i63 %m_19"   --->   Operation 117 'zext' 'zext_ln962_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_10, i32 25"   --->   Operation 118 'bitselect' 'p_Result_5' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.39ns)   --->   "%select_ln943_1 = select i1 %p_Result_5, i8 127, i8 126"   --->   Operation 119 'select' 'select_ln943_1' <Predicate = (icmp_ln216)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_2"   --->   Operation 120 'trunc' 'trunc_ln943_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 12, i8 %trunc_ln943_1"   --->   Operation 121 'sub' 'sub_ln964_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 122 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1"   --->   Operation 122 'add' 'add_ln964_1' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_16, i8 %add_ln964_1"   --->   Operation 123 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_1, i9 %tmp_3, i32 23, i32 31"   --->   Operation 124 'partset' 'p_Result_19' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_19"   --->   Operation 125 'trunc' 'LD_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.44ns)   --->   "%select_ln935_1 = select i1 %icmp_ln935_2, i32 0, i32 %LD_1"   --->   Operation 126 'select' 'select_ln935_1' <Predicate = (icmp_ln216)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln303_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln935_1, i32 %select_ln935"   --->   Operation 127 'bitconcatenate' 'or_ln303_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, i64 %or_ln303_1, i8 255, i8 1, i1 0"   --->   Operation 128 'write' 'write_ln304' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.10>
ST_4 : Operation 130 [1/1] (0.86ns)   --->   "%add_ln225 = add i17 %index_read, i17 130935" [lte_cell_search.cpp:225]   --->   Operation 130 'add' 'add_ln225' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i17 %add_ln225" [lte_cell_search.cpp:225]   --->   Operation 131 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%IN_real_V_addr_1 = getelementptr i23 %IN_real_V, i64 0, i64 %zext_ln225"   --->   Operation 132 'getelementptr' 'IN_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.23ns)   --->   "%p_Val2_6 = load i17 %IN_real_V_addr_1"   --->   Operation 133 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>

State 5 <SV = 3> <Delay = 9.46>
ST_5 : Operation 134 [1/2] (1.23ns)   --->   "%p_Val2_6 = load i17 %IN_real_V_addr_1"   --->   Operation 134 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = sext i23 %p_Val2_6"   --->   Operation 135 'sext' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.05ns)   --->   "%icmp_ln935_1 = icmp_eq  i23 %p_Val2_6, i23 0"   --->   Operation 136 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %p_Val2_6, i32 22"   --->   Operation 137 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.92ns)   --->   "%tmp_V_4 = sub i24 0, i24 %p_Val2_2_cast"   --->   Operation 138 'sub' 'tmp_V_4' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.32ns)   --->   "%m_20 = select i1 %p_Result_20, i24 %tmp_V_4, i24 %p_Val2_2_cast"   --->   Operation 139 'select' 'm_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln937_1 = sext i24 %m_20"   --->   Operation 140 'sext' 'sext_ln937_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %sext_ln937_1, i32 31, i32 0"   --->   Operation 141 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_21, i1 1"   --->   Operation 142 'cttz' 'l_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_1"   --->   Operation 143 'trunc' 'trunc_ln943_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln943 = sub i8 12, i8 %trunc_ln943_2"   --->   Operation 144 'sub' 'sub_ln943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 145 [1/1] (1.01ns)   --->   "%sub_ln944_1 = sub i32 32, i32 %l_1"   --->   Operation 145 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.01ns)   --->   "%lsb_index_2 = add i32 %sub_ln944_1, i32 4294967272"   --->   Operation 146 'add' 'lsb_index_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 147 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln946_2 = icmp_sgt  i31 %tmp_12, i31 0"   --->   Operation 148 'icmp' 'icmp_ln946_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_1"   --->   Operation 149 'trunc' 'trunc_ln947_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.78ns)   --->   "%sub_ln947_2 = sub i6 57, i6 %trunc_ln947_2"   --->   Operation 150 'sub' 'sub_ln947_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%zext_ln947_2 = zext i6 %sub_ln947_2"   --->   Operation 151 'zext' 'zext_ln947_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%lshr_ln947_2 = lshr i32 4294967295, i32 %zext_ln947_2"   --->   Operation 152 'lshr' 'lshr_ln947_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%shl_ln949_1 = shl i32 1, i32 %lsb_index_2"   --->   Operation 153 'shl' 'shl_ln949_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%or_ln949_4 = or i32 %lshr_ln947_2, i32 %shl_ln949_1"   --->   Operation 154 'or' 'or_ln949_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%and_ln949_4 = and i32 %sext_ln937_1, i32 %or_ln949_4"   --->   Operation 155 'and' 'and_ln949_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949_2 = icmp_ne  i32 %and_ln949_4, i32 0"   --->   Operation 156 'icmp' 'icmp_ln949_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 157 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%xor_ln949_2 = xor i1 %tmp_13, i1 1"   --->   Operation 158 'xor' 'xor_ln949_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln937_1, i32 %lsb_index_2"   --->   Operation 159 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.99ns)   --->   "%icmp_ln958_1 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 160 'icmp' 'icmp_ln958_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%and_ln949_5 = and i1 %p_Result_22, i1 %xor_ln949_2"   --->   Operation 161 'and' 'and_ln949_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln959_5 = zext i32 %sext_ln937_1"   --->   Operation 162 'zext' 'zext_ln959_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.01ns)   --->   "%sub_ln959_1 = sub i32 25, i32 %sub_ln944_1"   --->   Operation 163 'sub' 'sub_ln959_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%zext_ln959_1 = zext i32 %sub_ln959_1"   --->   Operation 164 'zext' 'zext_ln959_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%shl_ln959_1 = shl i64 %zext_ln959_5, i64 %zext_ln959_1"   --->   Operation 165 'shl' 'shl_ln959_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_22"   --->   Operation 166 'select' 'select_ln946_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.01ns)   --->   "%add_ln958_1 = add i32 %sub_ln944_1, i32 4294967271"   --->   Operation 167 'add' 'add_ln958_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%zext_ln958_1 = zext i32 %add_ln958_1"   --->   Operation 168 'zext' 'zext_ln958_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%lshr_ln958_1 = lshr i64 %zext_ln959_5, i64 %zext_ln958_1"   --->   Operation 169 'lshr' 'lshr_ln958_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958_4 = select i1 %icmp_ln958_1, i1 %select_ln946_2, i1 %and_ln949_5"   --->   Operation 170 'select' 'select_ln958_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m_13 = select i1 %icmp_ln958_1, i64 %lshr_ln958_1, i64 %shl_ln959_1"   --->   Operation 171 'select' 'm_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%zext_ln961_1 = zext i1 %select_ln958_4"   --->   Operation 172 'zext' 'zext_ln961_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_14 = add i64 %m_13, i64 %zext_ln961_1"   --->   Operation 173 'add' 'm_14' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%m_21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_14, i32 1, i32 63"   --->   Operation 174 'partselect' 'm_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln962_2 = zext i63 %m_21"   --->   Operation 175 'zext' 'zext_ln962_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_14, i32 25"   --->   Operation 176 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.39ns)   --->   "%select_ln964 = select i1 %p_Result_10, i8 127, i8 126"   --->   Operation 177 'select' 'select_ln964' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln943, i8 %select_ln964"   --->   Operation 178 'add' 'add_ln964_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_20, i8 %add_ln964_2"   --->   Operation 179 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_23 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_2, i9 %tmp_1, i32 23, i32 31"   --->   Operation 180 'partset' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_23"   --->   Operation 181 'trunc' 'LD_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.44ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935_1, i32 0, i32 %LD_2"   --->   Operation 182 'select' 'select_ln935_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_i4_data = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln935_2, i32 %select_ln935_2"   --->   Operation 183 'bitconcatenate' 'tmp_i4_data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, i64 %tmp_i4_data, i8 255, i8 1, i1 1"   --->   Operation 184 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %PSS_V_data_V, i4 %PSS_V_keep_V, i4 %PSS_V_strb_V, i1 %PSS_V_last_V, i32 %tmp_i_data_0, i4 15, i4 1, i1 1"   --->   Operation 185 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln235 = ret" [lte_cell_search.cpp:235]   --->   Operation 186 'ret' 'ret_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ IN_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_FFT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_FFT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_FFT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_FFT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pss_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PSS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ PSS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ PSS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ PSS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pss_id_read        (read          ) [ 0000000]
index_read         (read          ) [ 0011100]
tmp_i_data_0       (zext          ) [ 0011110]
index_cast2        (zext          ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
sub3               (add           ) [ 0000000]
sext_ln216_1       (sext          ) [ 0011000]
add_ln216          (add           ) [ 0000000]
sext_ln216         (sext          ) [ 0111000]
br_ln216           (br            ) [ 0111000]
i                  (phi           ) [ 0010000]
specpipeline_ln0   (specpipeline  ) [ 0000000]
trunc_ln216        (trunc         ) [ 0000000]
icmp_ln216         (icmp          ) [ 0011000]
br_ln216           (br            ) [ 0000000]
IN_real_V_addr     (getelementptr ) [ 0011000]
IN_imag_V_addr     (getelementptr ) [ 0011000]
add_ln216_1        (add           ) [ 0111000]
specloopname_ln216 (specloopname  ) [ 0000000]
p_Val2_s           (load          ) [ 0000000]
p_Val2_cast        (sext          ) [ 0000000]
icmp_ln935         (icmp          ) [ 0000000]
p_Result_12        (bitselect     ) [ 0000000]
tmp_V              (sub           ) [ 0000000]
m_16               (select        ) [ 0000000]
sext_ln937         (sext          ) [ 0000000]
p_Result_13        (partselect    ) [ 0000000]
l                  (cttz          ) [ 0000000]
sub_ln944          (sub           ) [ 0000000]
lsb_index          (add           ) [ 0000000]
tmp_4              (partselect    ) [ 0000000]
icmp_ln946         (icmp          ) [ 0000000]
trunc_ln947        (trunc         ) [ 0000000]
sub_ln947          (sub           ) [ 0000000]
zext_ln947         (zext          ) [ 0000000]
lshr_ln947         (lshr          ) [ 0000000]
shl_ln949          (shl           ) [ 0000000]
or_ln949_3         (or            ) [ 0000000]
and_ln949          (and           ) [ 0000000]
icmp_ln949         (icmp          ) [ 0000000]
tmp_5              (bitselect     ) [ 0000000]
xor_ln949          (xor           ) [ 0000000]
p_Result_14        (bitselect     ) [ 0000000]
icmp_ln958         (icmp          ) [ 0000000]
and_ln949_1        (and           ) [ 0000000]
zext_ln959_2       (zext          ) [ 0000000]
sub_ln959          (sub           ) [ 0000000]
zext_ln959         (zext          ) [ 0000000]
shl_ln959          (shl           ) [ 0000000]
select_ln946       (select        ) [ 0000000]
add_ln958          (add           ) [ 0000000]
zext_ln958         (zext          ) [ 0000000]
lshr_ln958         (lshr          ) [ 0000000]
select_ln958       (select        ) [ 0000000]
m                  (select        ) [ 0000000]
zext_ln961         (zext          ) [ 0000000]
m_5                (add           ) [ 0000000]
m_17               (partselect    ) [ 0000000]
zext_ln962         (zext          ) [ 0000000]
p_Result_s         (bitselect     ) [ 0000000]
select_ln943       (select        ) [ 0000000]
trunc_ln943        (trunc         ) [ 0000000]
sub_ln964          (sub           ) [ 0000000]
add_ln964          (add           ) [ 0000000]
tmp                (bitconcatenate) [ 0000000]
p_Result_15        (partset       ) [ 0000000]
LD                 (trunc         ) [ 0000000]
select_ln935       (select        ) [ 0000000]
p_Val2_3           (load          ) [ 0000000]
p_Val2_7_cast      (sext          ) [ 0000000]
icmp_ln935_2       (icmp          ) [ 0000000]
p_Result_16        (bitselect     ) [ 0000000]
tmp_V_2            (sub           ) [ 0000000]
m_18               (select        ) [ 0000000]
sext_ln937_2       (sext          ) [ 0000000]
p_Result_17        (partselect    ) [ 0000000]
l_2                (cttz          ) [ 0000000]
sub_ln944_2        (sub           ) [ 0000000]
lsb_index_1        (add           ) [ 0000000]
tmp_8              (partselect    ) [ 0000000]
icmp_ln946_1       (icmp          ) [ 0000000]
trunc_ln947_1      (trunc         ) [ 0000000]
sub_ln947_1        (sub           ) [ 0000000]
zext_ln947_1       (zext          ) [ 0000000]
lshr_ln947_1       (lshr          ) [ 0000000]
shl_ln949_2        (shl           ) [ 0000000]
or_ln949           (or            ) [ 0000000]
and_ln949_2        (and           ) [ 0000000]
icmp_ln949_1       (icmp          ) [ 0000000]
tmp_9              (bitselect     ) [ 0000000]
xor_ln949_1        (xor           ) [ 0000000]
p_Result_18        (bitselect     ) [ 0000000]
icmp_ln958_2       (icmp          ) [ 0000000]
and_ln949_3        (and           ) [ 0000000]
zext_ln959_4       (zext          ) [ 0000000]
sub_ln959_2        (sub           ) [ 0000000]
zext_ln959_3       (zext          ) [ 0000000]
shl_ln959_2        (shl           ) [ 0000000]
select_ln946_1     (select        ) [ 0000000]
add_ln958_2        (add           ) [ 0000000]
zext_ln958_2       (zext          ) [ 0000000]
lshr_ln958_2       (lshr          ) [ 0000000]
select_ln958_2     (select        ) [ 0000000]
m_9                (select        ) [ 0000000]
zext_ln961_2       (zext          ) [ 0000000]
m_10               (add           ) [ 0000000]
m_19               (partselect    ) [ 0000000]
zext_ln962_1       (zext          ) [ 0000000]
p_Result_5         (bitselect     ) [ 0000000]
select_ln943_1     (select        ) [ 0000000]
trunc_ln943_1      (trunc         ) [ 0000000]
sub_ln964_1        (sub           ) [ 0000000]
add_ln964_1        (add           ) [ 0000000]
tmp_3              (bitconcatenate) [ 0000000]
p_Result_19        (partset       ) [ 0000000]
LD_1               (trunc         ) [ 0000000]
select_ln935_1     (select        ) [ 0000000]
or_ln303_1         (bitconcatenate) [ 0000000]
write_ln304        (write         ) [ 0000000]
br_ln0             (br            ) [ 0111000]
add_ln225          (add           ) [ 0000000]
zext_ln225         (zext          ) [ 0000000]
IN_real_V_addr_1   (getelementptr ) [ 0000010]
p_Val2_6           (load          ) [ 0000000]
p_Val2_2_cast      (sext          ) [ 0000000]
icmp_ln935_1       (icmp          ) [ 0000000]
p_Result_20        (bitselect     ) [ 0000000]
tmp_V_4            (sub           ) [ 0000000]
m_20               (select        ) [ 0000000]
sext_ln937_1       (sext          ) [ 0000000]
p_Result_21        (partselect    ) [ 0000000]
l_1                (cttz          ) [ 0000000]
trunc_ln943_2      (trunc         ) [ 0000000]
sub_ln943          (sub           ) [ 0000000]
sub_ln944_1        (sub           ) [ 0000000]
lsb_index_2        (add           ) [ 0000000]
tmp_12             (partselect    ) [ 0000000]
icmp_ln946_2       (icmp          ) [ 0000000]
trunc_ln947_2      (trunc         ) [ 0000000]
sub_ln947_2        (sub           ) [ 0000000]
zext_ln947_2       (zext          ) [ 0000000]
lshr_ln947_2       (lshr          ) [ 0000000]
shl_ln949_1        (shl           ) [ 0000000]
or_ln949_4         (or            ) [ 0000000]
and_ln949_4        (and           ) [ 0000000]
icmp_ln949_2       (icmp          ) [ 0000000]
tmp_13             (bitselect     ) [ 0000000]
xor_ln949_2        (xor           ) [ 0000000]
p_Result_22        (bitselect     ) [ 0000000]
icmp_ln958_1       (icmp          ) [ 0000000]
and_ln949_5        (and           ) [ 0000000]
zext_ln959_5       (zext          ) [ 0000000]
sub_ln959_1        (sub           ) [ 0000000]
zext_ln959_1       (zext          ) [ 0000000]
shl_ln959_1        (shl           ) [ 0000000]
select_ln946_2     (select        ) [ 0000000]
add_ln958_1        (add           ) [ 0000000]
zext_ln958_1       (zext          ) [ 0000000]
lshr_ln958_1       (lshr          ) [ 0000000]
select_ln958_4     (select        ) [ 0000000]
m_13               (select        ) [ 0000000]
zext_ln961_1       (zext          ) [ 0000000]
m_14               (add           ) [ 0000000]
m_21               (partselect    ) [ 0000000]
zext_ln962_2       (zext          ) [ 0000000]
p_Result_10        (bitselect     ) [ 0000000]
select_ln964       (select        ) [ 0000000]
add_ln964_2        (add           ) [ 0000000]
tmp_1              (bitconcatenate) [ 0000000]
p_Result_23        (partset       ) [ 0000000]
LD_2               (trunc         ) [ 0000000]
select_ln935_2     (select        ) [ 0000000]
tmp_i4_data        (bitconcatenate) [ 0000000]
write_ln304        (write         ) [ 0000000]
write_ln304        (write         ) [ 0000000]
ret_ln235          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_FFT_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_FFT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_FFT_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_FFT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_FFT_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_FFT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_FFT_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_FFT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="index">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pss_id">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="PSS_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PSS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="PSS_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PSS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="PSS_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PSS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="PSS_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PSS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="pss_id_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pss_id_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="index_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="8" slack="0"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="0" index="5" bw="64" slack="0"/>
<pin id="147" dir="0" index="6" bw="1" slack="0"/>
<pin id="148" dir="0" index="7" bw="1" slack="0"/>
<pin id="149" dir="0" index="8" bw="1" slack="0"/>
<pin id="150" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 write_ln304/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln304_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="0" index="5" bw="2" slack="3"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="0" index="7" bw="1" slack="0"/>
<pin id="169" dir="0" index="8" bw="1" slack="0"/>
<pin id="170" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="IN_real_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="23" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="64" slack="0"/>
<pin id="183" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_real_V_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 p_Val2_6/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="IN_imag_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="23" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="64" slack="0"/>
<pin id="196" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="17" slack="0"/>
<pin id="201" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="IN_real_V_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="23" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="17" slack="0"/>
<pin id="209" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_real_V_addr_1/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="18" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="23" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 icmp_ln935_1/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="23" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/3 p_Result_20/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_i_data_0_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_data_0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="index_cast2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="17" slack="0"/>
<pin id="244" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_cast2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="17" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln216_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln216_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln216_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln216_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln216_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="18" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln216_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Val2_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="23" slack="0"/>
<pin id="283" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="23" slack="0"/>
<pin id="288" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="m_16_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="24" slack="0"/>
<pin id="294" dir="0" index="2" bw="23" slack="0"/>
<pin id="295" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_16/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln937_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln937/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_13_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="0" index="3" bw="1" slack="0"/>
<pin id="308" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="l_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sub_ln944_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lsb_index_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln946_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln947_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln947_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln947_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lshr_ln947_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln949_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln949/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln949_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln949_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln949_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln949_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Result_14_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln958_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln949_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln959_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959_2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln959_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln959/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln959_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln959_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln959/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln946_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln958_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="6" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln958_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="lshr_ln958_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln958_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln958/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="m_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="0" index="2" bw="64" slack="0"/>
<pin id="483" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln961_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="m_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="m_17_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="63" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="0" index="3" bw="7" slack="0"/>
<pin id="502" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_17/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln962_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="63" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_s_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln943_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln943/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln943_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln964_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln964_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="8" slack="0"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Result_15_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="63" slack="0"/>
<pin id="554" dir="0" index="2" bw="9" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="0" index="4" bw="6" slack="0"/>
<pin id="557" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="LD_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln935_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_7_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="23" slack="0"/>
<pin id="577" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_7_cast/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln935_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="23" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935_2/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_Result_16_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="23" slack="0"/>
<pin id="588" dir="0" index="2" bw="6" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_V_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="23" slack="0"/>
<pin id="596" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_2/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="m_18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="24" slack="0"/>
<pin id="602" dir="0" index="2" bw="23" slack="0"/>
<pin id="603" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_18/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln937_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="24" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln937_2/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_Result_17_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="24" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="1" slack="0"/>
<pin id="616" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_17/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="l_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_2/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln944_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_2/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lsb_index_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="6" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_8_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="31" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln946_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="31" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946_1/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln947_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sub_ln947_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="6" slack="0"/>
<pin id="664" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln947_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="lshr_ln947_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="6" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="shl_ln949_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln949_2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln949_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="and_ln949_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="24" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_2/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln949_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949_1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_9_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="xor_ln949_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Result_18_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="24" slack="0"/>
<pin id="718" dir="0" index="2" bw="32" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln958_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_2/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="and_ln949_3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_3/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln959_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959_4/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sub_ln959_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln959_2/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln959_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959_3/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="shl_ln959_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln959_2/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="select_ln946_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946_1/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln958_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="6" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_2/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln958_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_2/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="lshr_ln958_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_2/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln958_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln958_2/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="m_9_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="64" slack="0"/>
<pin id="790" dir="0" index="2" bw="64" slack="0"/>
<pin id="791" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_9/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln961_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961_2/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="m_10_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_10/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="m_19_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="63" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="0" index="3" bw="7" slack="0"/>
<pin id="810" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_19/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln962_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="63" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962_1/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_Result_5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="64" slack="0"/>
<pin id="822" dir="0" index="2" bw="6" slack="0"/>
<pin id="823" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="select_ln943_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="0" index="2" bw="8" slack="0"/>
<pin id="831" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln943_1/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln943_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sub_ln964_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="add_ln964_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="8" slack="0"/>
<pin id="855" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_Result_19_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="0"/>
<pin id="861" dir="0" index="1" bw="63" slack="0"/>
<pin id="862" dir="0" index="2" bw="9" slack="0"/>
<pin id="863" dir="0" index="3" bw="6" slack="0"/>
<pin id="864" dir="0" index="4" bw="6" slack="0"/>
<pin id="865" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="871" class="1004" name="LD_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD_1/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln935_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="0" index="2" bw="32" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935_1/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="or_ln303_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="0" index="2" bw="32" slack="0"/>
<pin id="887" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln303_1/3 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln225_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="17" slack="2"/>
<pin id="894" dir="0" index="1" bw="9" slack="0"/>
<pin id="895" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln225_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="17" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Val2_2_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="23" slack="0"/>
<pin id="904" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_2_cast/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_V_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="23" slack="0"/>
<pin id="909" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="m_20_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="24" slack="0"/>
<pin id="915" dir="0" index="2" bw="23" slack="0"/>
<pin id="916" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_20/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sext_ln937_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="24" slack="0"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln937_1/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_Result_21_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="24" slack="0"/>
<pin id="927" dir="0" index="2" bw="6" slack="0"/>
<pin id="928" dir="0" index="3" bw="1" slack="0"/>
<pin id="929" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_21/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="l_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="trunc_ln943_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_2/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sub_ln943_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln943/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sub_ln944_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="7" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="lsb_index_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="0"/>
<pin id="960" dir="0" index="1" bw="6" slack="0"/>
<pin id="961" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_2/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_12_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="31" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="0"/>
<pin id="967" dir="0" index="2" bw="1" slack="0"/>
<pin id="968" dir="0" index="3" bw="6" slack="0"/>
<pin id="969" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln946_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="31" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946_2/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln947_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_2/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sub_ln947_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="0"/>
<pin id="986" dir="0" index="1" bw="6" slack="0"/>
<pin id="987" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_2/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln947_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="0"/>
<pin id="992" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_2/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="lshr_ln947_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="6" slack="0"/>
<pin id="997" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_2/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="shl_ln949_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln949_1/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="or_ln949_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_4/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="and_ln949_4_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="24" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_4/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="icmp_ln949_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949_2/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_13_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="6" slack="0"/>
<pin id="1028" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="xor_ln949_2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_2/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="p_Result_22_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="24" slack="0"/>
<pin id="1041" dir="0" index="2" bw="32" slack="0"/>
<pin id="1042" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="icmp_ln958_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/5 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="and_ln949_5_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_5/5 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln959_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="24" slack="0"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959_5/5 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sub_ln959_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="32" slack="0"/>
<pin id="1065" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln959_1/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln959_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959_1/5 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="shl_ln959_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln959_1/5 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="select_ln946_2_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946_2/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln958_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="0" index="1" bw="6" slack="0"/>
<pin id="1089" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln958_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/5 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="lshr_ln958_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/5 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="select_ln958_4_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="0" index="2" bw="1" slack="0"/>
<pin id="1106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln958_4/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="m_13_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="64" slack="0"/>
<pin id="1113" dir="0" index="2" bw="64" slack="0"/>
<pin id="1114" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_13/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="zext_ln961_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961_1/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="m_14_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_14/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="m_21_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="63" slack="0"/>
<pin id="1130" dir="0" index="1" bw="64" slack="0"/>
<pin id="1131" dir="0" index="2" bw="1" slack="0"/>
<pin id="1132" dir="0" index="3" bw="7" slack="0"/>
<pin id="1133" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_21/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln962_2_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="63" slack="0"/>
<pin id="1140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962_2/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_Result_10_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="64" slack="0"/>
<pin id="1145" dir="0" index="2" bw="6" slack="0"/>
<pin id="1146" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="select_ln964_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="0"/>
<pin id="1153" dir="0" index="2" bw="8" slack="0"/>
<pin id="1154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="add_ln964_2_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="0" index="1" bw="8" slack="0"/>
<pin id="1161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_2/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="9" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="0" index="2" bw="8" slack="0"/>
<pin id="1168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="p_Result_23_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="0"/>
<pin id="1174" dir="0" index="1" bw="63" slack="0"/>
<pin id="1175" dir="0" index="2" bw="9" slack="0"/>
<pin id="1176" dir="0" index="3" bw="6" slack="0"/>
<pin id="1177" dir="0" index="4" bw="6" slack="0"/>
<pin id="1178" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_23/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="LD_2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="64" slack="0"/>
<pin id="1186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD_2/5 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="select_ln935_2_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="1" slack="0"/>
<pin id="1191" dir="0" index="2" bw="32" slack="0"/>
<pin id="1192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935_2/5 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_i4_data_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="64" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="0" index="2" bw="32" slack="0"/>
<pin id="1200" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4_data/5 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="index_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="17" slack="2"/>
<pin id="1207" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="index_read "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_i_data_0_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="3"/>
<pin id="1212" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_data_0 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="sext_ln216_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="sext_ln216_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="64" slack="1"/>
<pin id="1222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="icmp_ln216_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="IN_real_V_addr_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="17" slack="1"/>
<pin id="1231" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IN_real_V_addr "/>
</bind>
</comp>

<comp id="1234" class="1005" name="IN_imag_V_addr_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="17" slack="1"/>
<pin id="1236" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IN_imag_V_addr "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln216_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="64" slack="0"/>
<pin id="1241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln216_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="IN_real_V_addr_1_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="17" slack="1"/>
<pin id="1246" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IN_real_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="151"><net_src comp="112" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="156"><net_src comp="114" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="157"><net_src comp="116" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="158"><net_src comp="118" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="171"><net_src comp="122" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="176"><net_src comp="124" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="177"><net_src comp="126" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="222"><net_src comp="216" pin="4"/><net_sink comp="179" pin=2"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="228"><net_src comp="186" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="186" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="128" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="134" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="216" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="216" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="186" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="230" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="281" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="303" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="313" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="333" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="82" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="321" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="327" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="363" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="299" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="327" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="86" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="299" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="327" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="327" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="32" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="407" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="401" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="299" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="88" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="321" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="427" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="343" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="387" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="407" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="321" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="427" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="415" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="447" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="421" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="415" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="465" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="441" pin="2"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="471" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="479" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="94" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="497" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="96" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="491" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="88" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="100" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="313" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="102" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="519" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="104" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="230" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="558"><net_src comp="106" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="507" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="543" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="108" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="562"><net_src comp="70" pin="0"/><net_sink comp="551" pin=4"/></net>

<net id="566"><net_src comp="551" pin="5"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="224" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="563" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="199" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="199" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="60" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="199" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="64" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="66" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="575" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="585" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="575" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="68" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="70" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="32" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="626"><net_src comp="72" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="611" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="74" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="76" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="621" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="80" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="48" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="655"><net_src comp="641" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="82" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="629" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="84" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="46" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="635" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="671" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="607" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="32" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="86" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="635" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="74" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="86" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="607" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="635" pin="2"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="635" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="32" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="715" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="709" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="607" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="88" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="629" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="735" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="651" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="695" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="715" pin="3"/><net_sink comp="755" pin=2"/></net>

<net id="767"><net_src comp="629" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="735" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="723" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="755" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="729" pin="2"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="723" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="773" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="749" pin="2"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="779" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="787" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="92" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="48" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="94" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="805" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="96" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="799" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="88" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="832"><net_src comp="819" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="98" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="100" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="621" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="102" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="827" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="104" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="585" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="845" pin="2"/><net_sink comp="851" pin=2"/></net>

<net id="866"><net_src comp="106" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="815" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="851" pin="3"/><net_sink comp="859" pin=2"/></net>

<net id="869"><net_src comp="108" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="870"><net_src comp="70" pin="0"/><net_sink comp="859" pin=4"/></net>

<net id="874"><net_src comp="859" pin="5"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="579" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="32" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="871" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="888"><net_src comp="110" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="875" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="567" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="891"><net_src comp="883" pin="3"/><net_sink comp="140" pin=5"/></net>

<net id="896"><net_src comp="120" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="905"><net_src comp="186" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="66" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="230" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="906" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="902" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="912" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="930"><net_src comp="68" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="70" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="32" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="939"><net_src comp="72" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="924" pin="4"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="74" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="102" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="942" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="76" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="934" pin="3"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="78" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="970"><net_src comp="80" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="958" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="48" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="70" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="978"><net_src comp="964" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="82" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="952" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="84" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="980" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="46" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="990" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="48" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="958" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="994" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="920" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="32" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1029"><net_src comp="86" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="958" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="70" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1036"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="74" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1043"><net_src comp="86" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="920" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1045"><net_src comp="958" pin="2"/><net_sink comp="1038" pin=2"/></net>

<net id="1050"><net_src comp="958" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="32" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1038" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1032" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="920" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="88" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="952" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1058" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1083"><net_src comp="974" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1018" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="1038" pin="3"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="952" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="90" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1058" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1107"><net_src comp="1046" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1078" pin="3"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="1052" pin="2"/><net_sink comp="1102" pin=2"/></net>

<net id="1115"><net_src comp="1046" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="1096" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="1072" pin="2"/><net_sink comp="1110" pin=2"/></net>

<net id="1121"><net_src comp="1102" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1110" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1118" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1134"><net_src comp="92" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="48" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1137"><net_src comp="94" pin="0"/><net_sink comp="1128" pin=3"/></net>

<net id="1141"><net_src comp="1128" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1147"><net_src comp="96" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="1122" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="88" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1155"><net_src comp="1142" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="98" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="100" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1162"><net_src comp="946" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="104" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="230" pin="3"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=2"/></net>

<net id="1179"><net_src comp="106" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1180"><net_src comp="1138" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1164" pin="3"/><net_sink comp="1172" pin=2"/></net>

<net id="1182"><net_src comp="108" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1183"><net_src comp="70" pin="0"/><net_sink comp="1172" pin=4"/></net>

<net id="1187"><net_src comp="1172" pin="5"/><net_sink comp="1184" pin=0"/></net>

<net id="1193"><net_src comp="224" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1194"><net_src comp="32" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1195"><net_src comp="1184" pin="1"/><net_sink comp="1188" pin=2"/></net>

<net id="1201"><net_src comp="110" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1188" pin="3"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="1188" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1204"><net_src comp="1196" pin="3"/><net_sink comp="140" pin=5"/></net>

<net id="1208"><net_src comp="134" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1213"><net_src comp="238" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="1218"><net_src comp="252" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1223"><net_src comp="262" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1228"><net_src comp="270" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="179" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1237"><net_src comp="192" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1242"><net_src comp="275" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1247"><net_src comp="205" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_FFT_V_data_V | {3 5 }
	Port: OUT_FFT_V_keep_V | {3 5 }
	Port: OUT_FFT_V_strb_V | {3 5 }
	Port: OUT_FFT_V_last_V | {3 5 }
	Port: PSS_V_data_V | {5 }
	Port: PSS_V_keep_V | {5 }
	Port: PSS_V_strb_V | {5 }
	Port: PSS_V_last_V | {5 }
 - Input state : 
	Port: write_buffer_fft : IN_real_V | {2 3 4 5 }
	Port: write_buffer_fft : IN_imag_V | {2 3 }
	Port: write_buffer_fft : index | {1 }
	Port: write_buffer_fft : pss_id | {1 }
  - Chain level:
	State 1
		sub3 : 1
		sext_ln216_1 : 2
		add_ln216 : 1
		sext_ln216 : 2
	State 2
		trunc_ln216 : 1
		icmp_ln216 : 2
		br_ln216 : 3
		IN_real_V_addr : 1
		p_Val2_s : 2
		IN_imag_V_addr : 1
		p_Val2_3 : 2
		add_ln216_1 : 1
	State 3
		p_Val2_cast : 1
		icmp_ln935 : 1
		p_Result_12 : 1
		tmp_V : 2
		m_16 : 3
		sext_ln937 : 4
		p_Result_13 : 5
		l : 6
		sub_ln944 : 7
		lsb_index : 8
		tmp_4 : 9
		icmp_ln946 : 10
		trunc_ln947 : 8
		sub_ln947 : 9
		zext_ln947 : 10
		lshr_ln947 : 11
		shl_ln949 : 9
		or_ln949_3 : 12
		and_ln949 : 12
		icmp_ln949 : 12
		tmp_5 : 9
		xor_ln949 : 10
		p_Result_14 : 9
		icmp_ln958 : 9
		and_ln949_1 : 10
		zext_ln959_2 : 5
		sub_ln959 : 8
		zext_ln959 : 9
		shl_ln959 : 10
		select_ln946 : 13
		add_ln958 : 8
		zext_ln958 : 9
		lshr_ln958 : 10
		select_ln958 : 14
		m : 11
		zext_ln961 : 15
		m_5 : 16
		m_17 : 17
		zext_ln962 : 18
		p_Result_s : 17
		select_ln943 : 18
		trunc_ln943 : 7
		sub_ln964 : 8
		add_ln964 : 19
		tmp : 20
		p_Result_15 : 21
		LD : 22
		select_ln935 : 23
		p_Val2_7_cast : 1
		icmp_ln935_2 : 1
		p_Result_16 : 1
		tmp_V_2 : 2
		m_18 : 3
		sext_ln937_2 : 4
		p_Result_17 : 5
		l_2 : 6
		sub_ln944_2 : 7
		lsb_index_1 : 8
		tmp_8 : 9
		icmp_ln946_1 : 10
		trunc_ln947_1 : 8
		sub_ln947_1 : 9
		zext_ln947_1 : 10
		lshr_ln947_1 : 11
		shl_ln949_2 : 9
		or_ln949 : 12
		and_ln949_2 : 12
		icmp_ln949_1 : 12
		tmp_9 : 9
		xor_ln949_1 : 10
		p_Result_18 : 9
		icmp_ln958_2 : 9
		and_ln949_3 : 10
		zext_ln959_4 : 5
		sub_ln959_2 : 8
		zext_ln959_3 : 9
		shl_ln959_2 : 10
		select_ln946_1 : 13
		add_ln958_2 : 8
		zext_ln958_2 : 9
		lshr_ln958_2 : 10
		select_ln958_2 : 14
		m_9 : 11
		zext_ln961_2 : 15
		m_10 : 16
		m_19 : 17
		zext_ln962_1 : 18
		p_Result_5 : 17
		select_ln943_1 : 18
		trunc_ln943_1 : 7
		sub_ln964_1 : 8
		add_ln964_1 : 19
		tmp_3 : 20
		p_Result_19 : 21
		LD_1 : 22
		select_ln935_1 : 23
		or_ln303_1 : 24
		write_ln304 : 25
	State 4
		zext_ln225 : 1
		IN_real_V_addr_1 : 2
		p_Val2_6 : 3
	State 5
		p_Val2_2_cast : 1
		icmp_ln935_1 : 1
		p_Result_20 : 1
		tmp_V_4 : 2
		m_20 : 3
		sext_ln937_1 : 4
		p_Result_21 : 5
		l_1 : 6
		trunc_ln943_2 : 7
		sub_ln943 : 8
		sub_ln944_1 : 7
		lsb_index_2 : 8
		tmp_12 : 9
		icmp_ln946_2 : 10
		trunc_ln947_2 : 8
		sub_ln947_2 : 9
		zext_ln947_2 : 10
		lshr_ln947_2 : 11
		shl_ln949_1 : 9
		or_ln949_4 : 12
		and_ln949_4 : 12
		icmp_ln949_2 : 12
		tmp_13 : 9
		xor_ln949_2 : 10
		p_Result_22 : 9
		icmp_ln958_1 : 9
		and_ln949_5 : 10
		zext_ln959_5 : 5
		sub_ln959_1 : 8
		zext_ln959_1 : 9
		shl_ln959_1 : 10
		select_ln946_2 : 13
		add_ln958_1 : 8
		zext_ln958_1 : 9
		lshr_ln958_1 : 10
		select_ln958_4 : 14
		m_13 : 11
		zext_ln961_1 : 15
		m_14 : 16
		m_21 : 17
		zext_ln962_2 : 18
		p_Result_10 : 17
		select_ln964 : 18
		add_ln964_2 : 19
		tmp_1 : 20
		p_Result_23 : 21
		LD_2 : 22
		select_ln935_2 : 23
		tmp_i4_data : 24
		write_ln304 : 25
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        sub3_fu_246       |    0    |    24   |
|          |     add_ln216_fu_256     |    0    |    24   |
|          |    add_ln216_1_fu_275    |    0    |    71   |
|          |     lsb_index_fu_327     |    0    |    39   |
|          |     add_ln958_fu_455     |    0    |    39   |
|          |        m_5_fu_491        |    0    |    71   |
|          |     add_ln964_fu_537     |    0    |    19   |
|    add   |    lsb_index_1_fu_635    |    0    |    39   |
|          |    add_ln958_2_fu_763    |    0    |    39   |
|          |        m_10_fu_799       |    0    |    71   |
|          |    add_ln964_1_fu_845    |    0    |    19   |
|          |     add_ln225_fu_892     |    0    |    24   |
|          |    lsb_index_2_fu_958    |    0    |    39   |
|          |    add_ln958_1_fu_1086   |    0    |    39   |
|          |       m_14_fu_1122       |    0    |    71   |
|          |    add_ln964_2_fu_1158   |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |     shl_ln949_fu_369     |    0    |    96   |
|          |     shl_ln959_fu_441     |    0    |    96   |
|    shl   |    shl_ln949_2_fu_677    |    0    |    96   |
|          |    shl_ln959_2_fu_749    |    0    |    96   |
|          |    shl_ln949_1_fu_1000   |    0    |    96   |
|          |    shl_ln959_1_fu_1072   |    0    |    96   |
|----------|--------------------------|---------|---------|
|          |       tmp_V_fu_285       |    0    |    30   |
|          |     sub_ln944_fu_321     |    0    |    39   |
|          |     sub_ln947_fu_353     |    0    |    13   |
|          |     sub_ln959_fu_431     |    0    |    39   |
|          |     sub_ln964_fu_531     |    0    |    19   |
|          |      tmp_V_2_fu_593      |    0    |    30   |
|          |    sub_ln944_2_fu_629    |    0    |    39   |
|    sub   |    sub_ln947_1_fu_661    |    0    |    13   |
|          |    sub_ln959_2_fu_739    |    0    |    39   |
|          |    sub_ln964_1_fu_839    |    0    |    19   |
|          |      tmp_V_4_fu_906      |    0    |    30   |
|          |     sub_ln943_fu_946     |    0    |    19   |
|          |    sub_ln944_1_fu_952    |    0    |    39   |
|          |    sub_ln947_2_fu_984    |    0    |    13   |
|          |    sub_ln959_1_fu_1062   |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |        m_16_fu_291       |    0    |    24   |
|          |    select_ln946_fu_447   |    0    |    2    |
|          |    select_ln958_fu_471   |    0    |    2    |
|          |         m_fu_479         |    0    |    64   |
|          |    select_ln943_fu_519   |    0    |    8    |
|          |    select_ln935_fu_567   |    0    |    32   |
|          |        m_18_fu_599       |    0    |    24   |
|          |   select_ln946_1_fu_755  |    0    |    2    |
|  select  |   select_ln958_2_fu_779  |    0    |    2    |
|          |        m_9_fu_787        |    0    |    64   |
|          |   select_ln943_1_fu_827  |    0    |    8    |
|          |   select_ln935_1_fu_875  |    0    |    32   |
|          |        m_20_fu_912       |    0    |    24   |
|          |  select_ln946_2_fu_1078  |    0    |    2    |
|          |  select_ln958_4_fu_1102  |    0    |    2    |
|          |       m_13_fu_1110       |    0    |    64   |
|          |   select_ln964_fu_1150   |    0    |    8    |
|          |  select_ln935_2_fu_1188  |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     lshr_ln947_fu_363    |    0    |    13   |
|          |     lshr_ln958_fu_465    |    0    |    96   |
|   lshr   |    lshr_ln947_1_fu_671   |    0    |    13   |
|          |    lshr_ln958_2_fu_773   |    0    |    96   |
|          |    lshr_ln947_2_fu_994   |    0    |    13   |
|          |   lshr_ln958_1_fu_1096   |    0    |    96   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_224        |    0    |    16   |
|          |     icmp_ln216_fu_270    |    0    |    20   |
|          |     icmp_ln946_fu_343    |    0    |    19   |
|          |     icmp_ln949_fu_387    |    0    |    20   |
|          |     icmp_ln958_fu_415    |    0    |    20   |
|   icmp   |    icmp_ln935_2_fu_579   |    0    |    16   |
|          |    icmp_ln946_1_fu_651   |    0    |    19   |
|          |    icmp_ln949_1_fu_695   |    0    |    20   |
|          |    icmp_ln958_2_fu_723   |    0    |    20   |
|          |    icmp_ln946_2_fu_974   |    0    |    19   |
|          |   icmp_ln949_2_fu_1018   |    0    |    20   |
|          |   icmp_ln958_1_fu_1046   |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |     and_ln949_fu_381     |    0    |    32   |
|          |    and_ln949_1_fu_421    |    0    |    2    |
|    and   |    and_ln949_2_fu_689    |    0    |    32   |
|          |    and_ln949_3_fu_729    |    0    |    2    |
|          |    and_ln949_4_fu_1012   |    0    |    32   |
|          |    and_ln949_5_fu_1052   |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     or_ln949_3_fu_375    |    0    |    32   |
|    or    |      or_ln949_fu_683     |    0    |    32   |
|          |    or_ln949_4_fu_1006    |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     xor_ln949_fu_401     |    0    |    2    |
|    xor   |    xor_ln949_1_fu_709    |    0    |    2    |
|          |    xor_ln949_2_fu_1032   |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |  pss_id_read_read_fu_128 |    0    |    0    |
|          |  index_read_read_fu_134  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_140     |    0    |    0    |
|          | write_ln304_write_fu_160 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_230        |    0    |    0    |
|          |       tmp_5_fu_393       |    0    |    0    |
|          |    p_Result_14_fu_407    |    0    |    0    |
|          |     p_Result_s_fu_511    |    0    |    0    |
|          |    p_Result_16_fu_585    |    0    |    0    |
| bitselect|       tmp_9_fu_701       |    0    |    0    |
|          |    p_Result_18_fu_715    |    0    |    0    |
|          |     p_Result_5_fu_819    |    0    |    0    |
|          |      tmp_13_fu_1024      |    0    |    0    |
|          |    p_Result_22_fu_1038   |    0    |    0    |
|          |    p_Result_10_fu_1142   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    tmp_i_data_0_fu_238   |    0    |    0    |
|          |    index_cast2_fu_242    |    0    |    0    |
|          |     zext_ln947_fu_359    |    0    |    0    |
|          |    zext_ln959_2_fu_427   |    0    |    0    |
|          |     zext_ln959_fu_437    |    0    |    0    |
|          |     zext_ln958_fu_461    |    0    |    0    |
|          |     zext_ln961_fu_487    |    0    |    0    |
|          |     zext_ln962_fu_507    |    0    |    0    |
|          |    zext_ln947_1_fu_667   |    0    |    0    |
|          |    zext_ln959_4_fu_735   |    0    |    0    |
|   zext   |    zext_ln959_3_fu_745   |    0    |    0    |
|          |    zext_ln958_2_fu_769   |    0    |    0    |
|          |    zext_ln961_2_fu_795   |    0    |    0    |
|          |    zext_ln962_1_fu_815   |    0    |    0    |
|          |     zext_ln225_fu_897    |    0    |    0    |
|          |    zext_ln947_2_fu_990   |    0    |    0    |
|          |   zext_ln959_5_fu_1058   |    0    |    0    |
|          |   zext_ln959_1_fu_1068   |    0    |    0    |
|          |   zext_ln958_1_fu_1092   |    0    |    0    |
|          |   zext_ln961_1_fu_1118   |    0    |    0    |
|          |   zext_ln962_2_fu_1138   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    sext_ln216_1_fu_252   |    0    |    0    |
|          |     sext_ln216_fu_262    |    0    |    0    |
|          |    p_Val2_cast_fu_281    |    0    |    0    |
|   sext   |     sext_ln937_fu_299    |    0    |    0    |
|          |   p_Val2_7_cast_fu_575   |    0    |    0    |
|          |    sext_ln937_2_fu_607   |    0    |    0    |
|          |   p_Val2_2_cast_fu_902   |    0    |    0    |
|          |    sext_ln937_1_fu_920   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln216_fu_266    |    0    |    0    |
|          |    trunc_ln947_fu_349    |    0    |    0    |
|          |    trunc_ln943_fu_527    |    0    |    0    |
|          |         LD_fu_563        |    0    |    0    |
|   trunc  |   trunc_ln947_1_fu_657   |    0    |    0    |
|          |   trunc_ln943_1_fu_835   |    0    |    0    |
|          |        LD_1_fu_871       |    0    |    0    |
|          |   trunc_ln943_2_fu_942   |    0    |    0    |
|          |   trunc_ln947_2_fu_980   |    0    |    0    |
|          |       LD_2_fu_1184       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_Result_13_fu_303    |    0    |    0    |
|          |       tmp_4_fu_333       |    0    |    0    |
|          |        m_17_fu_497       |    0    |    0    |
|          |    p_Result_17_fu_611    |    0    |    0    |
|partselect|       tmp_8_fu_641       |    0    |    0    |
|          |        m_19_fu_805       |    0    |    0    |
|          |    p_Result_21_fu_924    |    0    |    0    |
|          |       tmp_12_fu_964      |    0    |    0    |
|          |       m_21_fu_1128       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         l_fu_313         |    0    |    0    |
|   cttz   |        l_2_fu_621        |    0    |    0    |
|          |        l_1_fu_934        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_543        |    0    |    0    |
|          |       tmp_3_fu_851       |    0    |    0    |
|bitconcatenate|     or_ln303_1_fu_883    |    0    |    0    |
|          |       tmp_1_fu_1164      |    0    |    0    |
|          |    tmp_i4_data_fu_1196   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_Result_15_fu_551    |    0    |    0    |
|  partset |    p_Result_19_fu_859    |    0    |    0    |
|          |    p_Result_23_fu_1172   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   2799  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| IN_imag_V_addr_reg_1234 |   17   |
|IN_real_V_addr_1_reg_1244|   17   |
| IN_real_V_addr_reg_1229 |   17   |
|   add_ln216_1_reg_1239  |   64   |
|        i_reg_213        |   64   |
|   icmp_ln216_reg_1225   |    1   |
|   index_read_reg_1205   |   17   |
|  sext_ln216_1_reg_1215  |   32   |
|   sext_ln216_reg_1220   |   64   |
|  tmp_i_data_0_reg_1210  |   32   |
+-------------------------+--------+
|          Total          |   325  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_140 |  p5  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_140 |  p8  |   2  |   1  |    2   |
| grp_access_fu_186 |  p0  |   4  |  17  |   68   ||    20   |
| grp_access_fu_199 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   232  ||  1.806  ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2799  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   38   |
|  Register |    -   |   325  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   325  |  2837  |
+-----------+--------+--------+--------+
