//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_87
.address_size 64

	// .globl	gelu_approx_f32
// _ZZ12rms_norm_f32E5s_sum has been demoted
// _ZZ12rms_norm_f16E5s_sum has been demoted
// _ZZ11softmax_f32E5s_max has been demoted
// _ZZ11softmax_f32E5s_sum has been demoted
// _ZZ11softmax_f16E5s_max has been demoted
// _ZZ11softmax_f16E5s_sum has been demoted
.extern .shared .align 16 .b8 data_soft_max_f32[];

.visible .entry gelu_approx_f32(
	.param .u64 gelu_approx_f32_param_0,
	.param .u64 gelu_approx_f32_param_1,
	.param .u32 gelu_approx_f32_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [gelu_approx_f32_param_0];
	ld.param.u64 	%rd3, [gelu_approx_f32_param_1];
	ld.param.u32 	%r2, [gelu_approx_f32_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6];
	mov.f32 	%f10, 0f3FC00000;
	cvt.rzi.f32.f32 	%f11, %f10;
	add.f32 	%f12, %f11, %f11;
	mov.f32 	%f13, 0f40400000;
	sub.f32 	%f14, %f13, %f12;
	abs.f32 	%f2, %f14;
	abs.f32 	%f3, %f1;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f15, %f3, 0f4B800000;
	selp.f32 	%f16, %f15, %f3, %p2;
	selp.f32 	%f17, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r6, %f16;
	add.s32 	%r7, %r6, -1060439283;
	and.b32  	%r8, %r7, -8388608;
	sub.s32 	%r9, %r6, %r8;
	mov.b32 	%f18, %r9;
	cvt.rn.f32.s32 	%f19, %r8;
	mov.f32 	%f20, 0f34000000;
	fma.rn.f32 	%f21, %f19, %f20, %f17;
	add.f32 	%f22, %f18, 0fBF800000;
	add.f32 	%f23, %f18, 0f3F800000;
	mov.f32 	%f9, 0f3F800000;
	rcp.approx.ftz.f32 	%f24, %f23;
	add.f32 	%f25, %f22, %f22;
	mul.f32 	%f26, %f25, %f24;
	mul.f32 	%f27, %f26, %f26;
	sub.f32 	%f28, %f22, %f26;
	add.f32 	%f29, %f28, %f28;
	neg.f32 	%f30, %f26;
	fma.rn.f32 	%f31, %f30, %f22, %f29;
	mul.rn.f32 	%f32, %f24, %f31;
	mov.f32 	%f33, 0f3B52E7DB;
	mov.f32 	%f34, 0f3A2C32E4;
	fma.rn.f32 	%f35, %f34, %f27, %f33;
	mov.f32 	%f36, 0f3C93BB73;
	fma.rn.f32 	%f37, %f35, %f27, %f36;
	mov.f32 	%f38, 0f3DF6384F;
	fma.rn.f32 	%f39, %f37, %f27, %f38;
	mul.rn.f32 	%f40, %f39, %f27;
	mov.f32 	%f41, 0f3FB8AA3B;
	fma.rn.f32 	%f42, %f26, %f41, %f21;
	sub.f32 	%f43, %f21, %f42;
	fma.rn.f32 	%f44, %f26, %f41, %f43;
	fma.rn.f32 	%f45, %f32, %f41, %f44;
	mov.f32 	%f46, 0f32A55E34;
	fma.rn.f32 	%f47, %f26, %f46, %f45;
	mul.f32 	%f48, %f40, 0f40400000;
	fma.rn.f32 	%f49, %f48, %f32, %f47;
	fma.rn.f32 	%f50, %f40, %f26, %f49;
	add.rn.f32 	%f51, %f42, %f50;
	neg.f32 	%f52, %f42;
	add.rn.f32 	%f53, %f51, %f52;
	neg.f32 	%f54, %f53;
	add.rn.f32 	%f55, %f50, %f54;
	mul.rn.f32 	%f56, %f51, %f13;
	neg.f32 	%f57, %f56;
	fma.rn.f32 	%f58, %f51, %f13, %f57;
	fma.rn.f32 	%f59, %f55, %f13, %f58;
	cvt.rni.f32.f32 	%f60, %f56;
	sub.f32 	%f61, %f56, %f60;
	add.f32 	%f62, %f59, %f61;
	mov.f32 	%f63, 0f3AAF85ED;
	mov.f32 	%f64, 0f391FCB8E;
	fma.rn.f32 	%f65, %f64, %f62, %f63;
	mov.f32 	%f66, 0f3C1D9856;
	fma.rn.f32 	%f67, %f65, %f62, %f66;
	mov.f32 	%f68, 0f3D6357BB;
	fma.rn.f32 	%f69, %f67, %f62, %f68;
	mov.f32 	%f70, 0f3E75FDEC;
	fma.rn.f32 	%f71, %f69, %f62, %f70;
	mov.f32 	%f72, 0f3F317218;
	fma.rn.f32 	%f73, %f71, %f62, %f72;
	fma.rn.f32 	%f74, %f73, %f62, %f9;
	cvt.rzi.s32.f32 	%r10, %f60;
	setp.gt.f32 	%p3, %f60, 0f00000000;
	selp.b32 	%r11, 0, -2097152000, %p3;
	add.s32 	%r12, %r11, 2130706432;
	mov.b32 	%f75, %r12;
	mul.f32 	%f76, %f74, %f75;
	shl.b32 	%r13, %r10, 23;
	sub.s32 	%r14, %r13, %r11;
	mov.b32 	%f77, %r14;
	mul.f32 	%f78, %f76, %f77;
	abs.f32 	%f79, %f56;
	setp.gt.f32 	%p4, %f79, 0f43180000;
	setp.lt.f32 	%p5, %f56, 0f00000000;
	selp.f32 	%f80, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f80, %f78, %p4;
	setp.eq.f32 	%p6, %f1, 0f3F800000;
	mov.f32 	%f109, %f9;
	@%p6 bra 	$L__BB0_8;

	setp.gtu.f32 	%p7, %f3, 0f7F800000;
	@%p7 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_3;

$L__BB0_7:
	mov.f32 	%f83, 0f40400000;
	add.rn.f32 	%f109, %f1, %f83;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.eq.f32 	%p8, %f1, 0f00000000;
	setp.eq.f32 	%p9, %f3, 0f7F800000;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_4;

$L__BB0_6:
	setp.eq.f32 	%p13, %f2, 0f3F800000;
	add.f32 	%f82, %f1, %f1;
	mov.b32 	%r15, %f82;
	and.b32  	%r16, %r15, 2147483647;
	selp.b32 	%r17, %r15, %r16, %p13;
	mov.b32 	%f109, %r17;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	setp.geu.f32 	%p11, %f1, 0f00000000;
	mov.f32 	%f109, %f4;
	@%p11 bra 	$L__BB0_8;

	setp.eq.f32 	%p12, %f2, 0f3F800000;
	neg.f32 	%f81, %f4;
	selp.f32 	%f109, %f81, %f4, %p12;

$L__BB0_8:
	fma.rn.f32 	%f84, %f109, 0f3D372713, %f1;
	mul.f32 	%f85, %f84, 0f3F4C422A;
	abs.f32 	%f86, %f85;
	mul.f32 	%f87, %f86, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f88, %f87;
	add.f32 	%f89, %f88, 0f3F800000;
	rcp.approx.ftz.f32 	%f91, %f89;
	mov.f32 	%f92, 0fC0000000;
	fma.rn.f32 	%f93, %f91, %f92, %f9;
	setp.ge.f32 	%p14, %f86, 0f41102CB4;
	selp.f32 	%f94, 0f3F800000, %f93, %p14;
	mov.b32 	%r18, %f94;
	mov.b32 	%r19, %f85;
	and.b32  	%r20, %r19, -2147483648;
	or.b32  	%r21, %r20, %r18;
	mov.b32 	%f95, %r21;
	mul.f32 	%f96, %f85, %f85;
	mov.f32 	%f97, 0fBD563CAE;
	mov.f32 	%f98, 0f3C80F082;
	fma.rn.f32 	%f99, %f98, %f96, %f97;
	mov.f32 	%f100, 0f3E085941;
	fma.rn.f32 	%f101, %f99, %f96, %f100;
	mov.f32 	%f102, 0fBEAAA9ED;
	fma.rn.f32 	%f103, %f101, %f96, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f105, %f103, %f96, %f104;
	fma.rn.f32 	%f106, %f105, %f85, %f85;
	setp.ge.f32 	%p15, %f86, 0f3F19999A;
	selp.f32 	%f107, %f95, %f106, %p15;
	cvt.f64.f32 	%fd1, %f107;
	add.f64 	%fd2, %fd1, 0d3FF0000000000000;
	cvt.f64.f32 	%fd3, %f1;
	mul.f64 	%fd4, %fd3, 0d3FE0000000000000;
	mul.f64 	%fd5, %fd4, %fd2;
	cvt.rn.f32.f64 	%f108, %fd5;
	cvta.to.global.u64 	%rd7, %rd3;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f108;

$L__BB0_9:
	ret;

}
	// .globl	gelu_approx_f16
.visible .entry gelu_approx_f16(
	.param .u64 gelu_approx_f16_param_0,
	.param .u64 gelu_approx_f16_param_1,
	.param .u32 gelu_approx_f16_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<111>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [gelu_approx_f16_param_0];
	ld.param.u64 	%rd3, [gelu_approx_f16_param_1];
	ld.param.u32 	%r2, [gelu_approx_f16_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB1_9;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%rs1, [%rd6];
	// begin inline asm
	{  cvt.f32.f16 %f9, %rs1;}

	// end inline asm
	mov.f32 	%f11, 0f3FC00000;
	cvt.rzi.f32.f32 	%f12, %f11;
	add.f32 	%f13, %f12, %f12;
	mov.f32 	%f14, 0f40400000;
	sub.f32 	%f15, %f14, %f13;
	abs.f32 	%f2, %f15;
	abs.f32 	%f3, %f9;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r6, %f17;
	add.s32 	%r7, %r6, -1060439283;
	and.b32  	%r8, %r7, -8388608;
	sub.s32 	%r9, %r6, %r8;
	mov.b32 	%f19, %r9;
	cvt.rn.f32.s32 	%f20, %r8;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f10, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f14;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f14, %f58;
	fma.rn.f32 	%f60, %f56, %f14, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f10;
	cvt.rzi.s32.f32 	%r10, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r11, 0, -2097152000, %p3;
	add.s32 	%r12, %r11, 2130706432;
	mov.b32 	%f76, %r12;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r13, %r10, 23;
	sub.s32 	%r14, %r13, %r11;
	mov.b32 	%f78, %r14;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f9, 0f3F800000;
	mov.f32 	%f110, %f10;
	@%p6 bra 	$L__BB1_8;

	setp.gtu.f32 	%p7, %f3, 0f7F800000;
	@%p7 bra 	$L__BB1_7;
	bra.uni 	$L__BB1_3;

$L__BB1_7:
	mov.f32 	%f84, 0f40400000;
	add.rn.f32 	%f110, %f9, %f84;
	bra.uni 	$L__BB1_8;

$L__BB1_3:
	setp.eq.f32 	%p8, %f9, 0f00000000;
	setp.eq.f32 	%p9, %f3, 0f7F800000;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB1_6;
	bra.uni 	$L__BB1_4;

$L__BB1_6:
	setp.eq.f32 	%p13, %f2, 0f3F800000;
	add.f32 	%f83, %f9, %f9;
	mov.b32 	%r15, %f83;
	and.b32  	%r16, %r15, 2147483647;
	selp.b32 	%r17, %r15, %r16, %p13;
	mov.b32 	%f110, %r17;
	bra.uni 	$L__BB1_8;

$L__BB1_4:
	setp.geu.f32 	%p11, %f9, 0f00000000;
	mov.f32 	%f110, %f4;
	@%p11 bra 	$L__BB1_8;

	setp.eq.f32 	%p12, %f2, 0f3F800000;
	neg.f32 	%f82, %f4;
	selp.f32 	%f110, %f82, %f4, %p12;

$L__BB1_8:
	fma.rn.f32 	%f86, %f110, 0f3D372713, %f9;
	mul.f32 	%f87, %f86, 0f3F4C422A;
	abs.f32 	%f88, %f87;
	mul.f32 	%f89, %f88, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f90, %f89;
	add.f32 	%f91, %f90, 0f3F800000;
	rcp.approx.ftz.f32 	%f93, %f91;
	mov.f32 	%f94, 0fC0000000;
	fma.rn.f32 	%f95, %f93, %f94, %f10;
	setp.ge.f32 	%p14, %f88, 0f41102CB4;
	selp.f32 	%f96, 0f3F800000, %f95, %p14;
	mov.b32 	%r18, %f96;
	mov.b32 	%r19, %f87;
	and.b32  	%r20, %r19, -2147483648;
	or.b32  	%r21, %r20, %r18;
	mov.b32 	%f97, %r21;
	mul.f32 	%f98, %f87, %f87;
	mov.f32 	%f99, 0fBD563CAE;
	mov.f32 	%f100, 0f3C80F082;
	fma.rn.f32 	%f101, %f100, %f98, %f99;
	mov.f32 	%f102, 0f3E085941;
	fma.rn.f32 	%f103, %f101, %f98, %f102;
	mov.f32 	%f104, 0fBEAAA9ED;
	fma.rn.f32 	%f105, %f103, %f98, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f107, %f105, %f98, %f106;
	fma.rn.f32 	%f108, %f107, %f87, %f87;
	setp.ge.f32 	%p15, %f88, 0f3F19999A;
	selp.f32 	%f109, %f97, %f108, %p15;
	cvt.f64.f32 	%fd1, %f109;
	add.f64 	%fd2, %fd1, 0d3FF0000000000000;
	cvt.f64.f32 	%fd3, %f9;
	mul.f64 	%fd4, %fd3, 0d3FE0000000000000;
	mul.f64 	%fd5, %fd4, %fd2;
	cvt.rn.f32.f64 	%f85, %fd5;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs2, %f85;}

	// end inline asm
	cvta.to.global.u64 	%rd7, %rd3;
	shl.b64 	%rd8, %rd1, 1;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.u16 	[%rd9], %rs2;

$L__BB1_9:
	ret;

}
	// .globl	gelu_approx_fast_f32
.visible .entry gelu_approx_fast_f32(
	.param .u64 gelu_approx_fast_f32_param_0,
	.param .u64 gelu_approx_fast_f32_param_1,
	.param .u32 gelu_approx_fast_f32_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<109>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [gelu_approx_fast_f32_param_0];
	ld.param.u64 	%rd3, [gelu_approx_fast_f32_param_1];
	ld.param.u32 	%r2, [gelu_approx_fast_f32_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_9;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6];
	mov.f32 	%f9, 0f3F800000;
	cvt.rzi.f32.f32 	%f10, %f9;
	add.f32 	%f11, %f10, %f10;
	mov.f32 	%f12, 0f40000000;
	sub.f32 	%f13, %f12, %f11;
	abs.f32 	%f2, %f13;
	abs.f32 	%f3, %f1;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f14, %f3, 0f4B800000;
	selp.f32 	%f15, %f14, %f3, %p2;
	selp.f32 	%f16, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r6, %f15;
	add.s32 	%r7, %r6, -1060439283;
	and.b32  	%r8, %r7, -8388608;
	sub.s32 	%r9, %r6, %r8;
	mov.b32 	%f17, %r9;
	cvt.rn.f32.s32 	%f18, %r8;
	mov.f32 	%f19, 0f34000000;
	fma.rn.f32 	%f20, %f18, %f19, %f16;
	add.f32 	%f21, %f17, 0fBF800000;
	add.f32 	%f22, %f17, 0f3F800000;
	rcp.approx.ftz.f32 	%f23, %f22;
	add.f32 	%f24, %f21, %f21;
	mul.f32 	%f25, %f24, %f23;
	mul.f32 	%f26, %f25, %f25;
	sub.f32 	%f27, %f21, %f25;
	add.f32 	%f28, %f27, %f27;
	neg.f32 	%f29, %f25;
	fma.rn.f32 	%f30, %f29, %f21, %f28;
	mul.rn.f32 	%f31, %f23, %f30;
	mov.f32 	%f32, 0f3B52E7DB;
	mov.f32 	%f33, 0f3A2C32E4;
	fma.rn.f32 	%f34, %f33, %f26, %f32;
	mov.f32 	%f35, 0f3C93BB73;
	fma.rn.f32 	%f36, %f34, %f26, %f35;
	mov.f32 	%f37, 0f3DF6384F;
	fma.rn.f32 	%f38, %f36, %f26, %f37;
	mul.rn.f32 	%f39, %f38, %f26;
	mov.f32 	%f40, 0f3FB8AA3B;
	fma.rn.f32 	%f41, %f25, %f40, %f20;
	sub.f32 	%f42, %f20, %f41;
	fma.rn.f32 	%f43, %f25, %f40, %f42;
	fma.rn.f32 	%f44, %f31, %f40, %f43;
	mov.f32 	%f45, 0f32A55E34;
	fma.rn.f32 	%f46, %f25, %f45, %f44;
	mul.f32 	%f47, %f39, 0f40400000;
	fma.rn.f32 	%f48, %f47, %f31, %f46;
	fma.rn.f32 	%f49, %f39, %f25, %f48;
	add.rn.f32 	%f50, %f41, %f49;
	neg.f32 	%f51, %f41;
	add.rn.f32 	%f52, %f50, %f51;
	neg.f32 	%f53, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	mul.rn.f32 	%f55, %f50, %f12;
	neg.f32 	%f56, %f55;
	fma.rn.f32 	%f57, %f50, %f12, %f56;
	fma.rn.f32 	%f58, %f54, %f12, %f57;
	cvt.rni.f32.f32 	%f59, %f55;
	sub.f32 	%f60, %f55, %f59;
	add.f32 	%f61, %f58, %f60;
	mov.f32 	%f62, 0f3AAF85ED;
	mov.f32 	%f63, 0f391FCB8E;
	fma.rn.f32 	%f64, %f63, %f61, %f62;
	mov.f32 	%f65, 0f3C1D9856;
	fma.rn.f32 	%f66, %f64, %f61, %f65;
	mov.f32 	%f67, 0f3D6357BB;
	fma.rn.f32 	%f68, %f66, %f61, %f67;
	mov.f32 	%f69, 0f3E75FDEC;
	fma.rn.f32 	%f70, %f68, %f61, %f69;
	mov.f32 	%f71, 0f3F317218;
	fma.rn.f32 	%f72, %f70, %f61, %f71;
	fma.rn.f32 	%f73, %f72, %f61, %f9;
	cvt.rzi.s32.f32 	%r10, %f59;
	setp.gt.f32 	%p3, %f59, 0f00000000;
	selp.b32 	%r11, 0, -2097152000, %p3;
	add.s32 	%r12, %r11, 2130706432;
	mov.b32 	%f74, %r12;
	mul.f32 	%f75, %f73, %f74;
	shl.b32 	%r13, %r10, 23;
	sub.s32 	%r14, %r13, %r11;
	mov.b32 	%f76, %r14;
	mul.f32 	%f77, %f75, %f76;
	abs.f32 	%f78, %f55;
	setp.gt.f32 	%p4, %f78, 0f43180000;
	setp.lt.f32 	%p5, %f55, 0f00000000;
	selp.f32 	%f79, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f79, %f77, %p4;
	setp.eq.f32 	%p6, %f1, 0f3F800000;
	mov.f32 	%f108, %f9;
	@%p6 bra 	$L__BB2_8;

	setp.gtu.f32 	%p7, %f3, 0f7F800000;
	@%p7 bra 	$L__BB2_7;
	bra.uni 	$L__BB2_3;

$L__BB2_7:
	mov.f32 	%f82, 0f40000000;
	add.rn.f32 	%f108, %f1, %f82;
	bra.uni 	$L__BB2_8;

$L__BB2_3:
	setp.eq.f32 	%p8, %f1, 0f00000000;
	setp.eq.f32 	%p9, %f3, 0f7F800000;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB2_6;
	bra.uni 	$L__BB2_4;

$L__BB2_6:
	setp.eq.f32 	%p13, %f2, 0f3F800000;
	add.f32 	%f81, %f1, %f1;
	mov.b32 	%r15, %f81;
	and.b32  	%r16, %r15, 2147483647;
	selp.b32 	%r17, %r15, %r16, %p13;
	mov.b32 	%f108, %r17;
	bra.uni 	$L__BB2_8;

$L__BB2_4:
	setp.geu.f32 	%p11, %f1, 0f00000000;
	mov.f32 	%f108, %f4;
	@%p11 bra 	$L__BB2_8;

	setp.eq.f32 	%p12, %f2, 0f3F800000;
	neg.f32 	%f80, %f4;
	selp.f32 	%f108, %f80, %f4, %p12;

$L__BB2_8:
	fma.rn.f32 	%f83, %f108, 0f3D372713, %f1;
	mul.f32 	%f84, %f83, 0f3F4C422A;
	abs.f32 	%f85, %f84;
	mul.f32 	%f86, %f85, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f87, %f86;
	add.f32 	%f88, %f87, 0f3F800000;
	rcp.approx.ftz.f32 	%f90, %f88;
	mov.f32 	%f91, 0fC0000000;
	fma.rn.f32 	%f92, %f90, %f91, %f9;
	setp.ge.f32 	%p14, %f85, 0f41102CB4;
	selp.f32 	%f93, 0f3F800000, %f92, %p14;
	mov.b32 	%r18, %f93;
	mov.b32 	%r19, %f84;
	and.b32  	%r20, %r19, -2147483648;
	or.b32  	%r21, %r20, %r18;
	mov.b32 	%f94, %r21;
	mul.f32 	%f95, %f84, %f84;
	mov.f32 	%f96, 0fBD563CAE;
	mov.f32 	%f97, 0f3C80F082;
	fma.rn.f32 	%f98, %f97, %f95, %f96;
	mov.f32 	%f99, 0f3E085941;
	fma.rn.f32 	%f100, %f98, %f95, %f99;
	mov.f32 	%f101, 0fBEAAA9ED;
	fma.rn.f32 	%f102, %f100, %f95, %f101;
	mov.f32 	%f103, 0f00000000;
	fma.rn.f32 	%f104, %f102, %f95, %f103;
	fma.rn.f32 	%f105, %f104, %f84, %f84;
	setp.ge.f32 	%p15, %f85, 0f3F19999A;
	selp.f32 	%f106, %f94, %f105, %p15;
	cvt.f64.f32 	%fd1, %f106;
	add.f64 	%fd2, %fd1, 0d3FF0000000000000;
	cvt.f64.f32 	%fd3, %f1;
	mul.f64 	%fd4, %fd3, 0d3FE0000000000000;
	mul.f64 	%fd5, %fd4, %fd2;
	cvt.rn.f32.f64 	%f107, %fd5;
	cvta.to.global.u64 	%rd7, %rd3;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f107;

$L__BB2_9:
	ret;

}
	// .globl	gelu_approx_fast_f16
.visible .entry gelu_approx_fast_f16(
	.param .u64 gelu_approx_fast_f16_param_0,
	.param .u64 gelu_approx_fast_f16_param_1,
	.param .u32 gelu_approx_fast_f16_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [gelu_approx_fast_f16_param_0];
	ld.param.u64 	%rd3, [gelu_approx_fast_f16_param_1];
	ld.param.u32 	%r2, [gelu_approx_fast_f16_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB3_9;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%rs1, [%rd6];
	// begin inline asm
	{  cvt.f32.f16 %f9, %rs1;}

	// end inline asm
	mov.f32 	%f10, 0f3F800000;
	cvt.rzi.f32.f32 	%f11, %f10;
	add.f32 	%f12, %f11, %f11;
	mov.f32 	%f13, 0f40000000;
	sub.f32 	%f14, %f13, %f12;
	abs.f32 	%f2, %f14;
	abs.f32 	%f3, %f9;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f15, %f3, 0f4B800000;
	selp.f32 	%f16, %f15, %f3, %p2;
	selp.f32 	%f17, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r6, %f16;
	add.s32 	%r7, %r6, -1060439283;
	and.b32  	%r8, %r7, -8388608;
	sub.s32 	%r9, %r6, %r8;
	mov.b32 	%f18, %r9;
	cvt.rn.f32.s32 	%f19, %r8;
	mov.f32 	%f20, 0f34000000;
	fma.rn.f32 	%f21, %f19, %f20, %f17;
	add.f32 	%f22, %f18, 0fBF800000;
	add.f32 	%f23, %f18, 0f3F800000;
	rcp.approx.ftz.f32 	%f24, %f23;
	add.f32 	%f25, %f22, %f22;
	mul.f32 	%f26, %f25, %f24;
	mul.f32 	%f27, %f26, %f26;
	sub.f32 	%f28, %f22, %f26;
	add.f32 	%f29, %f28, %f28;
	neg.f32 	%f30, %f26;
	fma.rn.f32 	%f31, %f30, %f22, %f29;
	mul.rn.f32 	%f32, %f24, %f31;
	mov.f32 	%f33, 0f3B52E7DB;
	mov.f32 	%f34, 0f3A2C32E4;
	fma.rn.f32 	%f35, %f34, %f27, %f33;
	mov.f32 	%f36, 0f3C93BB73;
	fma.rn.f32 	%f37, %f35, %f27, %f36;
	mov.f32 	%f38, 0f3DF6384F;
	fma.rn.f32 	%f39, %f37, %f27, %f38;
	mul.rn.f32 	%f40, %f39, %f27;
	mov.f32 	%f41, 0f3FB8AA3B;
	fma.rn.f32 	%f42, %f26, %f41, %f21;
	sub.f32 	%f43, %f21, %f42;
	fma.rn.f32 	%f44, %f26, %f41, %f43;
	fma.rn.f32 	%f45, %f32, %f41, %f44;
	mov.f32 	%f46, 0f32A55E34;
	fma.rn.f32 	%f47, %f26, %f46, %f45;
	mul.f32 	%f48, %f40, 0f40400000;
	fma.rn.f32 	%f49, %f48, %f32, %f47;
	fma.rn.f32 	%f50, %f40, %f26, %f49;
	add.rn.f32 	%f51, %f42, %f50;
	neg.f32 	%f52, %f42;
	add.rn.f32 	%f53, %f51, %f52;
	neg.f32 	%f54, %f53;
	add.rn.f32 	%f55, %f50, %f54;
	mul.rn.f32 	%f56, %f51, %f13;
	neg.f32 	%f57, %f56;
	fma.rn.f32 	%f58, %f51, %f13, %f57;
	fma.rn.f32 	%f59, %f55, %f13, %f58;
	cvt.rni.f32.f32 	%f60, %f56;
	sub.f32 	%f61, %f56, %f60;
	add.f32 	%f62, %f59, %f61;
	mov.f32 	%f63, 0f3AAF85ED;
	mov.f32 	%f64, 0f391FCB8E;
	fma.rn.f32 	%f65, %f64, %f62, %f63;
	mov.f32 	%f66, 0f3C1D9856;
	fma.rn.f32 	%f67, %f65, %f62, %f66;
	mov.f32 	%f68, 0f3D6357BB;
	fma.rn.f32 	%f69, %f67, %f62, %f68;
	mov.f32 	%f70, 0f3E75FDEC;
	fma.rn.f32 	%f71, %f69, %f62, %f70;
	mov.f32 	%f72, 0f3F317218;
	fma.rn.f32 	%f73, %f71, %f62, %f72;
	fma.rn.f32 	%f74, %f73, %f62, %f10;
	cvt.rzi.s32.f32 	%r10, %f60;
	setp.gt.f32 	%p3, %f60, 0f00000000;
	selp.b32 	%r11, 0, -2097152000, %p3;
	add.s32 	%r12, %r11, 2130706432;
	mov.b32 	%f75, %r12;
	mul.f32 	%f76, %f74, %f75;
	shl.b32 	%r13, %r10, 23;
	sub.s32 	%r14, %r13, %r11;
	mov.b32 	%f77, %r14;
	mul.f32 	%f78, %f76, %f77;
	abs.f32 	%f79, %f56;
	setp.gt.f32 	%p4, %f79, 0f43180000;
	setp.lt.f32 	%p5, %f56, 0f00000000;
	selp.f32 	%f80, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f80, %f78, %p4;
	setp.eq.f32 	%p6, %f9, 0f3F800000;
	mov.f32 	%f109, %f10;
	@%p6 bra 	$L__BB3_8;

	setp.gtu.f32 	%p7, %f3, 0f7F800000;
	@%p7 bra 	$L__BB3_7;
	bra.uni 	$L__BB3_3;

$L__BB3_7:
	mov.f32 	%f83, 0f40000000;
	add.rn.f32 	%f109, %f9, %f83;
	bra.uni 	$L__BB3_8;

$L__BB3_3:
	setp.eq.f32 	%p8, %f9, 0f00000000;
	setp.eq.f32 	%p9, %f3, 0f7F800000;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB3_6;
	bra.uni 	$L__BB3_4;

$L__BB3_6:
	setp.eq.f32 	%p13, %f2, 0f3F800000;
	add.f32 	%f82, %f9, %f9;
	mov.b32 	%r15, %f82;
	and.b32  	%r16, %r15, 2147483647;
	selp.b32 	%r17, %r15, %r16, %p13;
	mov.b32 	%f109, %r17;
	bra.uni 	$L__BB3_8;

$L__BB3_4:
	setp.geu.f32 	%p11, %f9, 0f00000000;
	mov.f32 	%f109, %f4;
	@%p11 bra 	$L__BB3_8;

	setp.eq.f32 	%p12, %f2, 0f3F800000;
	neg.f32 	%f81, %f4;
	selp.f32 	%f109, %f81, %f4, %p12;

$L__BB3_8:
	fma.rn.f32 	%f85, %f109, 0f3D372713, %f9;
	mul.f32 	%f86, %f85, 0f3F4C422A;
	abs.f32 	%f87, %f86;
	mul.f32 	%f88, %f87, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f89, %f88;
	add.f32 	%f90, %f89, 0f3F800000;
	rcp.approx.ftz.f32 	%f92, %f90;
	mov.f32 	%f93, 0fC0000000;
	fma.rn.f32 	%f94, %f92, %f93, %f10;
	setp.ge.f32 	%p14, %f87, 0f41102CB4;
	selp.f32 	%f95, 0f3F800000, %f94, %p14;
	mov.b32 	%r18, %f95;
	mov.b32 	%r19, %f86;
	and.b32  	%r20, %r19, -2147483648;
	or.b32  	%r21, %r20, %r18;
	mov.b32 	%f96, %r21;
	mul.f32 	%f97, %f86, %f86;
	mov.f32 	%f98, 0fBD563CAE;
	mov.f32 	%f99, 0f3C80F082;
	fma.rn.f32 	%f100, %f99, %f97, %f98;
	mov.f32 	%f101, 0f3E085941;
	fma.rn.f32 	%f102, %f100, %f97, %f101;
	mov.f32 	%f103, 0fBEAAA9ED;
	fma.rn.f32 	%f104, %f102, %f97, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f106, %f104, %f97, %f105;
	fma.rn.f32 	%f107, %f106, %f86, %f86;
	setp.ge.f32 	%p15, %f87, 0f3F19999A;
	selp.f32 	%f108, %f96, %f107, %p15;
	cvt.f64.f32 	%fd1, %f108;
	add.f64 	%fd2, %fd1, 0d3FF0000000000000;
	cvt.f64.f32 	%fd3, %f9;
	mul.f64 	%fd4, %fd3, 0d3FE0000000000000;
	mul.f64 	%fd5, %fd4, %fd2;
	cvt.rn.f32.f64 	%f84, %fd5;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs2, %f84;}

	// end inline asm
	cvta.to.global.u64 	%rd7, %rd3;
	shl.b64 	%rd8, %rd1, 1;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.u16 	[%rd9], %rs2;

$L__BB3_9:
	ret;

}
	// .globl	apply_rope_nd2_f32
.visible .entry apply_rope_nd2_f32(
	.param .u64 apply_rope_nd2_f32_param_0,
	.param .u64 apply_rope_nd2_f32_param_1,
	.param .u64 apply_rope_nd2_f32_param_2,
	.param .u64 apply_rope_nd2_f32_param_3,
	.param .u32 apply_rope_nd2_f32_param_4,
	.param .u32 apply_rope_nd2_f32_param_5,
	.param .u32 apply_rope_nd2_f32_param_6,
	.param .u32 apply_rope_nd2_f32_param_7,
	.param .u32 apply_rope_nd2_f32_param_8,
	.param .u32 apply_rope_nd2_f32_param_9,
	.param .u32 apply_rope_nd2_f32_param_10,
	.param .u32 apply_rope_nd2_f32_param_11
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [apply_rope_nd2_f32_param_0];
	ld.param.u64 	%rd2, [apply_rope_nd2_f32_param_1];
	ld.param.u64 	%rd3, [apply_rope_nd2_f32_param_2];
	ld.param.u64 	%rd4, [apply_rope_nd2_f32_param_3];
	ld.param.u32 	%r10, [apply_rope_nd2_f32_param_4];
	ld.param.u32 	%r4, [apply_rope_nd2_f32_param_6];
	ld.param.u32 	%r5, [apply_rope_nd2_f32_param_7];
	ld.param.u32 	%r6, [apply_rope_nd2_f32_param_8];
	ld.param.u32 	%r7, [apply_rope_nd2_f32_param_9];
	ld.param.u32 	%r8, [apply_rope_nd2_f32_param_10];
	ld.param.u32 	%r9, [apply_rope_nd2_f32_param_11];
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r12, %r11, %r13;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r2, %r15, %r14, %r16;
	ld.param.u32 	%r17, [apply_rope_nd2_f32_param_5];
	shr.u32 	%r18, %r17, 31;
	add.s32 	%r19, %r17, %r18;
	shr.s32 	%r3, %r19, 1;
	setp.ge.s32 	%p1, %r1, %r3;
	setp.ge.s32 	%p2, %r2, %r10;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB4_2;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd1;
	add.s32 	%r20, %r3, %r1;
	mul.lo.s32 	%r21, %r2, %r4;
	mad.lo.s32 	%r22, %r1, %r5, %r21;
	mad.lo.s32 	%r23, %r20, %r5, %r21;
	mul.lo.s32 	%r24, %r2, %r8;
	mad.lo.s32 	%r25, %r1, %r9, %r24;
	mad.lo.s32 	%r26, %r20, %r9, %r24;
	mul.lo.s32 	%r27, %r2, %r6;
	mad.lo.s32 	%r28, %r1, %r7, %r27;
	mad.lo.s32 	%r29, %r20, %r7, %r27;
	mul.wide.s32 	%rd9, %r22, 4;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.s32 	%rd11, %r28, 4;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.f32 	%f1, [%rd12];
	ld.global.f32 	%f2, [%rd10];
	mul.f32 	%f3, %f2, %f1;
	mul.wide.s32 	%rd13, %r23, 4;
	add.s64 	%rd14, %rd8, %rd13;
	add.s64 	%rd15, %rd6, %rd11;
	ld.global.f32 	%f4, [%rd15];
	ld.global.f32 	%f5, [%rd14];
	mul.f32 	%f6, %f5, %f4;
	sub.f32 	%f7, %f3, %f6;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd5, %rd16;
	st.global.f32 	[%rd17], %f7;
	mul.wide.s32 	%rd18, %r29, 4;
	add.s64 	%rd19, %rd7, %rd18;
	ld.global.f32 	%f8, [%rd19];
	ld.global.f32 	%f9, [%rd14];
	add.s64 	%rd20, %rd6, %rd18;
	ld.global.f32 	%f10, [%rd20];
	ld.global.f32 	%f11, [%rd10];
	mul.f32 	%f12, %f11, %f10;
	fma.rn.f32 	%f13, %f9, %f8, %f12;
	mul.wide.s32 	%rd21, %r26, 4;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.f32 	[%rd22], %f13;

$L__BB4_2:
	ret;

}
	// .globl	apply_rope_nd3_f32
.visible .entry apply_rope_nd3_f32(
	.param .u64 apply_rope_nd3_f32_param_0,
	.param .u64 apply_rope_nd3_f32_param_1,
	.param .u64 apply_rope_nd3_f32_param_2,
	.param .u64 apply_rope_nd3_f32_param_3,
	.param .u32 apply_rope_nd3_f32_param_4,
	.param .u32 apply_rope_nd3_f32_param_5,
	.param .u32 apply_rope_nd3_f32_param_6,
	.param .u32 apply_rope_nd3_f32_param_7,
	.param .u32 apply_rope_nd3_f32_param_8,
	.param .u32 apply_rope_nd3_f32_param_9,
	.param .u32 apply_rope_nd3_f32_param_10,
	.param .u32 apply_rope_nd3_f32_param_11,
	.param .u32 apply_rope_nd3_f32_param_12,
	.param .u32 apply_rope_nd3_f32_param_13,
	.param .u32 apply_rope_nd3_f32_param_14,
	.param .u32 apply_rope_nd3_f32_param_15
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [apply_rope_nd3_f32_param_0];
	ld.param.u64 	%rd2, [apply_rope_nd3_f32_param_1];
	ld.param.u64 	%rd3, [apply_rope_nd3_f32_param_2];
	ld.param.u64 	%rd4, [apply_rope_nd3_f32_param_3];
	ld.param.u32 	%r14, [apply_rope_nd3_f32_param_4];
	ld.param.u32 	%r15, [apply_rope_nd3_f32_param_5];
	ld.param.u32 	%r5, [apply_rope_nd3_f32_param_7];
	ld.param.u32 	%r6, [apply_rope_nd3_f32_param_8];
	ld.param.u32 	%r7, [apply_rope_nd3_f32_param_9];
	ld.param.u32 	%r8, [apply_rope_nd3_f32_param_10];
	ld.param.u32 	%r9, [apply_rope_nd3_f32_param_11];
	ld.param.u32 	%r10, [apply_rope_nd3_f32_param_12];
	ld.param.u32 	%r11, [apply_rope_nd3_f32_param_13];
	ld.param.u32 	%r12, [apply_rope_nd3_f32_param_14];
	ld.param.u32 	%r13, [apply_rope_nd3_f32_param_15];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.y;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r2, %r20, %r19, %r21;
	mov.u32 	%r22, %ntid.z;
	mov.u32 	%r23, %ctaid.z;
	mov.u32 	%r24, %tid.z;
	mad.lo.s32 	%r3, %r23, %r22, %r24;
	ld.param.u32 	%r25, [apply_rope_nd3_f32_param_6];
	shr.u32 	%r26, %r25, 31;
	add.s32 	%r27, %r25, %r26;
	shr.s32 	%r4, %r27, 1;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.ge.s32 	%p2, %r2, %r15;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r3, %r14;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB5_2;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd1;
	add.s32 	%r28, %r4, %r1;
	mul.lo.s32 	%r29, %r3, %r5;
	mad.lo.s32 	%r30, %r2, %r6, %r29;
	mad.lo.s32 	%r31, %r1, %r7, %r30;
	mad.lo.s32 	%r32, %r28, %r7, %r30;
	mul.lo.s32 	%r33, %r3, %r11;
	mad.lo.s32 	%r34, %r2, %r12, %r33;
	mad.lo.s32 	%r35, %r1, %r13, %r34;
	mad.lo.s32 	%r36, %r28, %r13, %r34;
	mul.lo.s32 	%r37, %r3, %r8;
	mad.lo.s32 	%r38, %r2, %r9, %r37;
	mad.lo.s32 	%r39, %r1, %r10, %r38;
	mad.lo.s32 	%r40, %r28, %r10, %r38;
	mul.wide.s32 	%rd9, %r31, 4;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.s32 	%rd11, %r39, 4;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.f32 	%f1, [%rd12];
	ld.global.f32 	%f2, [%rd10];
	mul.f32 	%f3, %f2, %f1;
	mul.wide.s32 	%rd13, %r32, 4;
	add.s64 	%rd14, %rd8, %rd13;
	add.s64 	%rd15, %rd6, %rd11;
	ld.global.f32 	%f4, [%rd15];
	ld.global.f32 	%f5, [%rd14];
	mul.f32 	%f6, %f5, %f4;
	sub.f32 	%f7, %f3, %f6;
	mul.wide.s32 	%rd16, %r35, 4;
	add.s64 	%rd17, %rd5, %rd16;
	st.global.f32 	[%rd17], %f7;
	mul.wide.s32 	%rd18, %r40, 4;
	add.s64 	%rd19, %rd7, %rd18;
	ld.global.f32 	%f8, [%rd19];
	ld.global.f32 	%f9, [%rd14];
	add.s64 	%rd20, %rd6, %rd18;
	ld.global.f32 	%f10, [%rd20];
	ld.global.f32 	%f11, [%rd10];
	mul.f32 	%f12, %f11, %f10;
	fma.rn.f32 	%f13, %f9, %f8, %f12;
	mul.wide.s32 	%rd21, %r36, 4;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.f32 	[%rd22], %f13;

$L__BB5_2:
	ret;

}
	// .globl	apply_rope_nd4_f32
.visible .entry apply_rope_nd4_f32(
	.param .u64 apply_rope_nd4_f32_param_0,
	.param .u64 apply_rope_nd4_f32_param_1,
	.param .u64 apply_rope_nd4_f32_param_2,
	.param .u64 apply_rope_nd4_f32_param_3,
	.param .u32 apply_rope_nd4_f32_param_4,
	.param .u32 apply_rope_nd4_f32_param_5,
	.param .u32 apply_rope_nd4_f32_param_6,
	.param .u32 apply_rope_nd4_f32_param_7,
	.param .u32 apply_rope_nd4_f32_param_8,
	.param .u32 apply_rope_nd4_f32_param_9,
	.param .u32 apply_rope_nd4_f32_param_10,
	.param .u32 apply_rope_nd4_f32_param_11,
	.param .u32 apply_rope_nd4_f32_param_12,
	.param .u32 apply_rope_nd4_f32_param_13,
	.param .u32 apply_rope_nd4_f32_param_14,
	.param .u32 apply_rope_nd4_f32_param_15,
	.param .u32 apply_rope_nd4_f32_param_16,
	.param .u32 apply_rope_nd4_f32_param_17,
	.param .u32 apply_rope_nd4_f32_param_18,
	.param .u32 apply_rope_nd4_f32_param_19
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [apply_rope_nd4_f32_param_0];
	ld.param.u64 	%rd2, [apply_rope_nd4_f32_param_1];
	ld.param.u64 	%rd3, [apply_rope_nd4_f32_param_2];
	ld.param.u64 	%rd4, [apply_rope_nd4_f32_param_3];
	ld.param.u32 	%r18, [apply_rope_nd4_f32_param_4];
	ld.param.u32 	%r5, [apply_rope_nd4_f32_param_5];
	ld.param.u32 	%r19, [apply_rope_nd4_f32_param_6];
	ld.param.u32 	%r6, [apply_rope_nd4_f32_param_8];
	ld.param.u32 	%r7, [apply_rope_nd4_f32_param_9];
	ld.param.u32 	%r8, [apply_rope_nd4_f32_param_10];
	ld.param.u32 	%r9, [apply_rope_nd4_f32_param_11];
	ld.param.u32 	%r10, [apply_rope_nd4_f32_param_12];
	ld.param.u32 	%r11, [apply_rope_nd4_f32_param_13];
	ld.param.u32 	%r12, [apply_rope_nd4_f32_param_14];
	ld.param.u32 	%r13, [apply_rope_nd4_f32_param_15];
	ld.param.u32 	%r14, [apply_rope_nd4_f32_param_16];
	ld.param.u32 	%r15, [apply_rope_nd4_f32_param_17];
	ld.param.u32 	%r16, [apply_rope_nd4_f32_param_18];
	ld.param.u32 	%r17, [apply_rope_nd4_f32_param_19];
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r21, %r20, %r22;
	mov.u32 	%r23, %ntid.y;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %tid.y;
	mad.lo.s32 	%r2, %r24, %r23, %r25;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %ctaid.z;
	mov.u32 	%r28, %tid.z;
	mad.lo.s32 	%r3, %r27, %r26, %r28;
	ld.param.u32 	%r29, [apply_rope_nd4_f32_param_7];
	shr.u32 	%r30, %r29, 31;
	add.s32 	%r31, %r29, %r30;
	shr.s32 	%r4, %r31, 1;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.ge.s32 	%p2, %r2, %r19;
	or.pred  	%p3, %p2, %p1;
	mul.lo.s32 	%r32, %r5, %r18;
	setp.ge.s32 	%p4, %r3, %r32;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB6_2;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd1;
	add.s32 	%r33, %r4, %r1;
	mul.lo.s32 	%r34, %r2, %r8;
	mad.lo.s32 	%r35, %r1, %r9, %r34;
	div.s32 	%r36, %r3, %r5;
	mul.lo.s32 	%r37, %r36, %r5;
	sub.s32 	%r38, %r3, %r37;
	mul.lo.s32 	%r39, %r38, %r7;
	add.s32 	%r40, %r35, %r39;
	mul.lo.s32 	%r41, %r36, %r6;
	add.s32 	%r42, %r40, %r41;
	mad.lo.s32 	%r43, %r33, %r9, %r34;
	add.s32 	%r44, %r43, %r39;
	add.s32 	%r45, %r44, %r41;
	mul.lo.s32 	%r46, %r2, %r16;
	mad.lo.s32 	%r47, %r1, %r17, %r46;
	mul.lo.s32 	%r48, %r38, %r15;
	add.s32 	%r49, %r47, %r48;
	mul.lo.s32 	%r50, %r36, %r14;
	add.s32 	%r51, %r49, %r50;
	mad.lo.s32 	%r52, %r33, %r17, %r46;
	add.s32 	%r53, %r52, %r48;
	add.s32 	%r54, %r53, %r50;
	mul.lo.s32 	%r55, %r2, %r12;
	mad.lo.s32 	%r56, %r1, %r13, %r55;
	mul.lo.s32 	%r57, %r38, %r11;
	add.s32 	%r58, %r56, %r57;
	mul.lo.s32 	%r59, %r36, %r10;
	add.s32 	%r60, %r58, %r59;
	mad.lo.s32 	%r61, %r33, %r13, %r55;
	add.s32 	%r62, %r61, %r57;
	add.s32 	%r63, %r62, %r59;
	mul.wide.s32 	%rd9, %r42, 4;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.s32 	%rd11, %r60, 4;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.f32 	%f1, [%rd12];
	ld.global.f32 	%f2, [%rd10];
	mul.f32 	%f3, %f2, %f1;
	mul.wide.s32 	%rd13, %r45, 4;
	add.s64 	%rd14, %rd8, %rd13;
	add.s64 	%rd15, %rd6, %rd11;
	ld.global.f32 	%f4, [%rd15];
	ld.global.f32 	%f5, [%rd14];
	mul.f32 	%f6, %f5, %f4;
	sub.f32 	%f7, %f3, %f6;
	mul.wide.s32 	%rd16, %r51, 4;
	add.s64 	%rd17, %rd5, %rd16;
	st.global.f32 	[%rd17], %f7;
	mul.wide.s32 	%rd18, %r63, 4;
	add.s64 	%rd19, %rd7, %rd18;
	ld.global.f32 	%f8, [%rd19];
	ld.global.f32 	%f9, [%rd14];
	add.s64 	%rd20, %rd6, %rd18;
	ld.global.f32 	%f10, [%rd20];
	ld.global.f32 	%f11, [%rd10];
	mul.f32 	%f12, %f11, %f10;
	fma.rn.f32 	%f13, %f9, %f8, %f12;
	mul.wide.s32 	%rd21, %r54, 4;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.f32 	[%rd22], %f13;

$L__BB6_2:
	ret;

}
	// .globl	apply_rope_nd2_f16
.visible .entry apply_rope_nd2_f16(
	.param .u64 apply_rope_nd2_f16_param_0,
	.param .u64 apply_rope_nd2_f16_param_1,
	.param .u64 apply_rope_nd2_f16_param_2,
	.param .u64 apply_rope_nd2_f16_param_3,
	.param .u32 apply_rope_nd2_f16_param_4,
	.param .u32 apply_rope_nd2_f16_param_5,
	.param .u32 apply_rope_nd2_f16_param_6,
	.param .u32 apply_rope_nd2_f16_param_7,
	.param .u32 apply_rope_nd2_f16_param_8,
	.param .u32 apply_rope_nd2_f16_param_9,
	.param .u32 apply_rope_nd2_f16_param_10,
	.param .u32 apply_rope_nd2_f16_param_11
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [apply_rope_nd2_f16_param_0];
	ld.param.u64 	%rd2, [apply_rope_nd2_f16_param_1];
	ld.param.u64 	%rd3, [apply_rope_nd2_f16_param_2];
	ld.param.u64 	%rd4, [apply_rope_nd2_f16_param_3];
	ld.param.u32 	%r10, [apply_rope_nd2_f16_param_4];
	ld.param.u32 	%r4, [apply_rope_nd2_f16_param_6];
	ld.param.u32 	%r5, [apply_rope_nd2_f16_param_7];
	ld.param.u32 	%r6, [apply_rope_nd2_f16_param_8];
	ld.param.u32 	%r7, [apply_rope_nd2_f16_param_9];
	ld.param.u32 	%r8, [apply_rope_nd2_f16_param_10];
	ld.param.u32 	%r9, [apply_rope_nd2_f16_param_11];
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r12, %r11, %r13;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r2, %r15, %r14, %r16;
	ld.param.u32 	%r17, [apply_rope_nd2_f16_param_5];
	shr.u32 	%r18, %r17, 31;
	add.s32 	%r19, %r17, %r18;
	shr.s32 	%r3, %r19, 1;
	setp.ge.s32 	%p1, %r1, %r3;
	setp.ge.s32 	%p2, %r2, %r10;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB7_2;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd1;
	add.s32 	%r20, %r3, %r1;
	mul.lo.s32 	%r21, %r2, %r4;
	mad.lo.s32 	%r22, %r1, %r5, %r21;
	mad.lo.s32 	%r23, %r20, %r5, %r21;
	mul.lo.s32 	%r24, %r2, %r8;
	mad.lo.s32 	%r25, %r1, %r9, %r24;
	mad.lo.s32 	%r26, %r20, %r9, %r24;
	mul.lo.s32 	%r27, %r2, %r6;
	mad.lo.s32 	%r28, %r1, %r7, %r27;
	mad.lo.s32 	%r29, %r20, %r7, %r27;
	mul.wide.s32 	%rd9, %r22, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u16 	%rs2, [%rd10];
	mul.wide.s32 	%rd11, %r28, 2;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.u16 	%rs3, [%rd12];
	// begin inline asm
	{mul.f16 %rs1,%rs2,%rs3;
}
	// end inline asm
	mul.wide.s32 	%rd13, %r23, 2;
	add.s64 	%rd14, %rd8, %rd13;
	ld.global.u16 	%rs5, [%rd14];
	add.s64 	%rd15, %rd6, %rd11;
	ld.global.u16 	%rs6, [%rd15];
	// begin inline asm
	{mul.f16 %rs4,%rs5,%rs6;
}
	// end inline asm
	// begin inline asm
	{sub.f16 %rs7,%rs1,%rs4;
}
	// end inline asm
	mul.wide.s32 	%rd16, %r25, 2;
	add.s64 	%rd17, %rd5, %rd16;
	st.global.u16 	[%rd17], %rs7;
	ld.global.u16 	%rs11, [%rd14];
	mul.wide.s32 	%rd18, %r29, 2;
	add.s64 	%rd19, %rd7, %rd18;
	ld.global.u16 	%rs12, [%rd19];
	// begin inline asm
	{mul.f16 %rs10,%rs11,%rs12;
}
	// end inline asm
	ld.global.u16 	%rs14, [%rd10];
	add.s64 	%rd20, %rd6, %rd18;
	ld.global.u16 	%rs15, [%rd20];
	// begin inline asm
	{mul.f16 %rs13,%rs14,%rs15;
}
	// end inline asm
	// begin inline asm
	{add.f16 %rs16,%rs10,%rs13;
}
	// end inline asm
	mul.wide.s32 	%rd21, %r26, 2;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.u16 	[%rd22], %rs16;

$L__BB7_2:
	ret;

}
	// .globl	apply_rope_nd3_f16
.visible .entry apply_rope_nd3_f16(
	.param .u64 apply_rope_nd3_f16_param_0,
	.param .u64 apply_rope_nd3_f16_param_1,
	.param .u64 apply_rope_nd3_f16_param_2,
	.param .u64 apply_rope_nd3_f16_param_3,
	.param .u32 apply_rope_nd3_f16_param_4,
	.param .u32 apply_rope_nd3_f16_param_5,
	.param .u32 apply_rope_nd3_f16_param_6,
	.param .u32 apply_rope_nd3_f16_param_7,
	.param .u32 apply_rope_nd3_f16_param_8,
	.param .u32 apply_rope_nd3_f16_param_9,
	.param .u32 apply_rope_nd3_f16_param_10,
	.param .u32 apply_rope_nd3_f16_param_11,
	.param .u32 apply_rope_nd3_f16_param_12,
	.param .u32 apply_rope_nd3_f16_param_13,
	.param .u32 apply_rope_nd3_f16_param_14,
	.param .u32 apply_rope_nd3_f16_param_15
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [apply_rope_nd3_f16_param_0];
	ld.param.u64 	%rd2, [apply_rope_nd3_f16_param_1];
	ld.param.u64 	%rd3, [apply_rope_nd3_f16_param_2];
	ld.param.u64 	%rd4, [apply_rope_nd3_f16_param_3];
	ld.param.u32 	%r14, [apply_rope_nd3_f16_param_4];
	ld.param.u32 	%r15, [apply_rope_nd3_f16_param_5];
	ld.param.u32 	%r5, [apply_rope_nd3_f16_param_7];
	ld.param.u32 	%r6, [apply_rope_nd3_f16_param_8];
	ld.param.u32 	%r7, [apply_rope_nd3_f16_param_9];
	ld.param.u32 	%r8, [apply_rope_nd3_f16_param_10];
	ld.param.u32 	%r9, [apply_rope_nd3_f16_param_11];
	ld.param.u32 	%r10, [apply_rope_nd3_f16_param_12];
	ld.param.u32 	%r11, [apply_rope_nd3_f16_param_13];
	ld.param.u32 	%r12, [apply_rope_nd3_f16_param_14];
	ld.param.u32 	%r13, [apply_rope_nd3_f16_param_15];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.y;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r2, %r20, %r19, %r21;
	mov.u32 	%r22, %ntid.z;
	mov.u32 	%r23, %ctaid.z;
	mov.u32 	%r24, %tid.z;
	mad.lo.s32 	%r3, %r23, %r22, %r24;
	ld.param.u32 	%r25, [apply_rope_nd3_f16_param_6];
	shr.u32 	%r26, %r25, 31;
	add.s32 	%r27, %r25, %r26;
	shr.s32 	%r4, %r27, 1;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.ge.s32 	%p2, %r2, %r15;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r3, %r14;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB8_2;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd1;
	add.s32 	%r28, %r4, %r1;
	mul.lo.s32 	%r29, %r3, %r5;
	mad.lo.s32 	%r30, %r2, %r6, %r29;
	mad.lo.s32 	%r31, %r1, %r7, %r30;
	mad.lo.s32 	%r32, %r28, %r7, %r30;
	mul.lo.s32 	%r33, %r3, %r11;
	mad.lo.s32 	%r34, %r2, %r12, %r33;
	mad.lo.s32 	%r35, %r1, %r13, %r34;
	mad.lo.s32 	%r36, %r28, %r13, %r34;
	mul.lo.s32 	%r37, %r3, %r8;
	mad.lo.s32 	%r38, %r2, %r9, %r37;
	mad.lo.s32 	%r39, %r1, %r10, %r38;
	mad.lo.s32 	%r40, %r28, %r10, %r38;
	mul.wide.s32 	%rd9, %r31, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u16 	%rs2, [%rd10];
	mul.wide.s32 	%rd11, %r39, 2;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.u16 	%rs3, [%rd12];
	// begin inline asm
	{mul.f16 %rs1,%rs2,%rs3;
}
	// end inline asm
	mul.wide.s32 	%rd13, %r32, 2;
	add.s64 	%rd14, %rd8, %rd13;
	ld.global.u16 	%rs5, [%rd14];
	add.s64 	%rd15, %rd6, %rd11;
	ld.global.u16 	%rs6, [%rd15];
	// begin inline asm
	{mul.f16 %rs4,%rs5,%rs6;
}
	// end inline asm
	// begin inline asm
	{sub.f16 %rs7,%rs1,%rs4;
}
	// end inline asm
	mul.wide.s32 	%rd16, %r35, 2;
	add.s64 	%rd17, %rd5, %rd16;
	st.global.u16 	[%rd17], %rs7;
	ld.global.u16 	%rs11, [%rd14];
	mul.wide.s32 	%rd18, %r40, 2;
	add.s64 	%rd19, %rd7, %rd18;
	ld.global.u16 	%rs12, [%rd19];
	// begin inline asm
	{mul.f16 %rs10,%rs11,%rs12;
}
	// end inline asm
	ld.global.u16 	%rs14, [%rd10];
	add.s64 	%rd20, %rd6, %rd18;
	ld.global.u16 	%rs15, [%rd20];
	// begin inline asm
	{mul.f16 %rs13,%rs14,%rs15;
}
	// end inline asm
	// begin inline asm
	{add.f16 %rs16,%rs10,%rs13;
}
	// end inline asm
	mul.wide.s32 	%rd21, %r36, 2;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.u16 	[%rd22], %rs16;

$L__BB8_2:
	ret;

}
	// .globl	apply_rope_nd4_f16
.visible .entry apply_rope_nd4_f16(
	.param .u64 apply_rope_nd4_f16_param_0,
	.param .u64 apply_rope_nd4_f16_param_1,
	.param .u64 apply_rope_nd4_f16_param_2,
	.param .u64 apply_rope_nd4_f16_param_3,
	.param .u32 apply_rope_nd4_f16_param_4,
	.param .u32 apply_rope_nd4_f16_param_5,
	.param .u32 apply_rope_nd4_f16_param_6,
	.param .u32 apply_rope_nd4_f16_param_7,
	.param .u32 apply_rope_nd4_f16_param_8,
	.param .u32 apply_rope_nd4_f16_param_9,
	.param .u32 apply_rope_nd4_f16_param_10,
	.param .u32 apply_rope_nd4_f16_param_11,
	.param .u32 apply_rope_nd4_f16_param_12,
	.param .u32 apply_rope_nd4_f16_param_13,
	.param .u32 apply_rope_nd4_f16_param_14,
	.param .u32 apply_rope_nd4_f16_param_15,
	.param .u32 apply_rope_nd4_f16_param_16,
	.param .u32 apply_rope_nd4_f16_param_17,
	.param .u32 apply_rope_nd4_f16_param_18,
	.param .u32 apply_rope_nd4_f16_param_19
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [apply_rope_nd4_f16_param_0];
	ld.param.u64 	%rd2, [apply_rope_nd4_f16_param_1];
	ld.param.u64 	%rd3, [apply_rope_nd4_f16_param_2];
	ld.param.u64 	%rd4, [apply_rope_nd4_f16_param_3];
	ld.param.u32 	%r18, [apply_rope_nd4_f16_param_4];
	ld.param.u32 	%r5, [apply_rope_nd4_f16_param_5];
	ld.param.u32 	%r19, [apply_rope_nd4_f16_param_6];
	ld.param.u32 	%r6, [apply_rope_nd4_f16_param_8];
	ld.param.u32 	%r7, [apply_rope_nd4_f16_param_9];
	ld.param.u32 	%r8, [apply_rope_nd4_f16_param_10];
	ld.param.u32 	%r9, [apply_rope_nd4_f16_param_11];
	ld.param.u32 	%r10, [apply_rope_nd4_f16_param_12];
	ld.param.u32 	%r11, [apply_rope_nd4_f16_param_13];
	ld.param.u32 	%r12, [apply_rope_nd4_f16_param_14];
	ld.param.u32 	%r13, [apply_rope_nd4_f16_param_15];
	ld.param.u32 	%r14, [apply_rope_nd4_f16_param_16];
	ld.param.u32 	%r15, [apply_rope_nd4_f16_param_17];
	ld.param.u32 	%r16, [apply_rope_nd4_f16_param_18];
	ld.param.u32 	%r17, [apply_rope_nd4_f16_param_19];
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r21, %r20, %r22;
	mov.u32 	%r23, %ntid.y;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %tid.y;
	mad.lo.s32 	%r2, %r24, %r23, %r25;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %ctaid.z;
	mov.u32 	%r28, %tid.z;
	mad.lo.s32 	%r3, %r27, %r26, %r28;
	ld.param.u32 	%r29, [apply_rope_nd4_f16_param_7];
	shr.u32 	%r30, %r29, 31;
	add.s32 	%r31, %r29, %r30;
	shr.s32 	%r4, %r31, 1;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.ge.s32 	%p2, %r2, %r19;
	or.pred  	%p3, %p2, %p1;
	mul.lo.s32 	%r32, %r5, %r18;
	setp.ge.s32 	%p4, %r3, %r32;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB9_2;

	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd2;
	cvta.to.global.u64 	%rd8, %rd1;
	add.s32 	%r33, %r4, %r1;
	mul.lo.s32 	%r34, %r2, %r8;
	mad.lo.s32 	%r35, %r1, %r9, %r34;
	div.s32 	%r36, %r3, %r5;
	mul.lo.s32 	%r37, %r36, %r5;
	sub.s32 	%r38, %r3, %r37;
	mul.lo.s32 	%r39, %r38, %r7;
	add.s32 	%r40, %r35, %r39;
	mul.lo.s32 	%r41, %r36, %r6;
	add.s32 	%r42, %r40, %r41;
	mad.lo.s32 	%r43, %r33, %r9, %r34;
	add.s32 	%r44, %r43, %r39;
	add.s32 	%r45, %r44, %r41;
	mul.lo.s32 	%r46, %r2, %r16;
	mad.lo.s32 	%r47, %r1, %r17, %r46;
	mul.lo.s32 	%r48, %r38, %r15;
	add.s32 	%r49, %r47, %r48;
	mul.lo.s32 	%r50, %r36, %r14;
	add.s32 	%r51, %r49, %r50;
	mad.lo.s32 	%r52, %r33, %r17, %r46;
	add.s32 	%r53, %r52, %r48;
	add.s32 	%r54, %r53, %r50;
	mul.lo.s32 	%r55, %r2, %r12;
	mad.lo.s32 	%r56, %r1, %r13, %r55;
	mul.lo.s32 	%r57, %r38, %r11;
	add.s32 	%r58, %r56, %r57;
	mul.lo.s32 	%r59, %r36, %r10;
	add.s32 	%r60, %r58, %r59;
	mad.lo.s32 	%r61, %r33, %r13, %r55;
	add.s32 	%r62, %r61, %r57;
	add.s32 	%r63, %r62, %r59;
	mul.wide.s32 	%rd9, %r42, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u16 	%rs2, [%rd10];
	mul.wide.s32 	%rd11, %r60, 2;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.u16 	%rs3, [%rd12];
	// begin inline asm
	{mul.f16 %rs1,%rs2,%rs3;
}
	// end inline asm
	mul.wide.s32 	%rd13, %r45, 2;
	add.s64 	%rd14, %rd8, %rd13;
	ld.global.u16 	%rs5, [%rd14];
	add.s64 	%rd15, %rd6, %rd11;
	ld.global.u16 	%rs6, [%rd15];
	// begin inline asm
	{mul.f16 %rs4,%rs5,%rs6;
}
	// end inline asm
	// begin inline asm
	{sub.f16 %rs7,%rs1,%rs4;
}
	// end inline asm
	mul.wide.s32 	%rd16, %r51, 2;
	add.s64 	%rd17, %rd5, %rd16;
	st.global.u16 	[%rd17], %rs7;
	ld.global.u16 	%rs11, [%rd14];
	mul.wide.s32 	%rd18, %r63, 2;
	add.s64 	%rd19, %rd7, %rd18;
	ld.global.u16 	%rs12, [%rd19];
	// begin inline asm
	{mul.f16 %rs10,%rs11,%rs12;
}
	// end inline asm
	ld.global.u16 	%rs14, [%rd10];
	add.s64 	%rd20, %rd6, %rd18;
	ld.global.u16 	%rs15, [%rd20];
	// begin inline asm
	{mul.f16 %rs13,%rs14,%rs15;
}
	// end inline asm
	// begin inline asm
	{add.f16 %rs16,%rs10,%rs13;
}
	// end inline asm
	mul.wide.s32 	%rd21, %r54, 2;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.u16 	[%rd22], %rs16;

$L__BB9_2:
	ret;

}
	// .globl	rms_norm_small_f32
.visible .entry rms_norm_small_f32(
	.param .u64 rms_norm_small_f32_param_0,
	.param .u64 rms_norm_small_f32_param_1,
	.param .u32 rms_norm_small_f32_param_2,
	.param .u32 rms_norm_small_f32_param_3,
	.param .u32 rms_norm_small_f32_param_4,
	.param .u32 rms_norm_small_f32_param_5,
	.param .u32 rms_norm_small_f32_param_6,
	.param .u32 rms_norm_small_f32_param_7,
	.param .f32 rms_norm_small_f32_param_8
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<26>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [rms_norm_small_f32_param_0];
	ld.param.u64 	%rd3, [rms_norm_small_f32_param_1];
	ld.param.u32 	%r9, [rms_norm_small_f32_param_3];
	ld.param.u32 	%r11, [rms_norm_small_f32_param_4];
	ld.param.u32 	%r12, [rms_norm_small_f32_param_5];
	ld.param.u32 	%r10, [rms_norm_small_f32_param_6];
	ld.param.u32 	%r13, [rms_norm_small_f32_param_7];
	ld.param.f32 	%f6, [rms_norm_small_f32_param_8];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r14, %ctaid.x;
	div.u32 	%r15, %r14, %r11;
	mul.lo.s32 	%r16, %r15, %r11;
	sub.s32 	%r17, %r14, %r16;
	mul.lo.s32 	%r18, %r17, %r13;
	mad.lo.s32 	%r1, %r15, %r12, %r18;
	mov.u32 	%r39, %tid.x;
	setp.ge.s32 	%p1, %r39, %r9;
	mov.f32 	%f25, 0f00000000;
	@%p1 bra 	$L__BB10_3;

	mov.f32 	%f25, 0f00000000;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r38, %r39;

$L__BB10_2:
	mad.lo.s32 	%r19, %r38, %r10, %r1;
	mul.wide.s32 	%rd5, %r19, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.f32 	%f9, [%rd6];
	fma.rn.f32 	%f25, %f9, %f9, %f25;
	add.s32 	%r38, %r38, %r3;
	setp.lt.s32 	%p2, %r38, %r9;
	@%p2 bra 	$L__BB10_2;

$L__BB10_3:
	mov.b32 	%r20, %f25;
	mov.u32 	%r21, 31;
	mov.u32 	%r22, 16;
	mov.u32 	%r23, -1;
	shfl.sync.bfly.b32 	%r24|%p3, %r20, %r22, %r21, %r23;
	mov.b32 	%f10, %r24;
	add.f32 	%f11, %f25, %f10;
	mov.b32 	%r25, %f11;
	mov.u32 	%r26, 8;
	shfl.sync.bfly.b32 	%r27|%p4, %r25, %r26, %r21, %r23;
	mov.b32 	%f12, %r27;
	add.f32 	%f13, %f11, %f12;
	mov.b32 	%r28, %f13;
	mov.u32 	%r29, 4;
	shfl.sync.bfly.b32 	%r30|%p5, %r28, %r29, %r21, %r23;
	mov.b32 	%f14, %r30;
	add.f32 	%f15, %f13, %f14;
	mov.b32 	%r31, %f15;
	mov.u32 	%r32, 2;
	shfl.sync.bfly.b32 	%r33|%p6, %r31, %r32, %r21, %r23;
	mov.b32 	%f16, %r33;
	add.f32 	%f17, %f15, %f16;
	mov.b32 	%r34, %f17;
	mov.u32 	%r35, 1;
	shfl.sync.bfly.b32 	%r36|%p7, %r34, %r35, %r21, %r23;
	mov.b32 	%f18, %r36;
	add.f32 	%f4, %f17, %f18;
	@%p1 bra 	$L__BB10_6;

	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd2, %rd3;
	cvt.rn.f32.s32 	%f19, %r9;
	div.rn.f32 	%f20, %f4, %f19;
	add.f32 	%f21, %f20, %f6;
	rsqrt.approx.f32 	%f5, %f21;

$L__BB10_5:
	mad.lo.s32 	%r37, %r39, %r10, %r1;
	mul.wide.s32 	%rd7, %r37, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f22, [%rd8];
	mul.f32 	%f23, %f5, %f22;
	add.s64 	%rd9, %rd2, %rd7;
	st.global.f32 	[%rd9], %f23;
	add.s32 	%r39, %r39, %r6;
	setp.lt.s32 	%p9, %r39, %r9;
	@%p9 bra 	$L__BB10_5;

$L__BB10_6:
	ret;

}
	// .globl	rms_norm_f32
.visible .entry rms_norm_f32(
	.param .u64 rms_norm_f32_param_0,
	.param .u64 rms_norm_f32_param_1,
	.param .u32 rms_norm_f32_param_2,
	.param .u32 rms_norm_f32_param_3,
	.param .u32 rms_norm_f32_param_4,
	.param .u32 rms_norm_f32_param_5,
	.param .u32 rms_norm_f32_param_6,
	.param .u32 rms_norm_f32_param_7,
	.param .f32 rms_norm_f32_param_8
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 4 .b8 _ZZ12rms_norm_f32E5s_sum[128];

	ld.param.u64 	%rd4, [rms_norm_f32_param_0];
	ld.param.u64 	%rd3, [rms_norm_f32_param_1];
	ld.param.u32 	%r10, [rms_norm_f32_param_3];
	ld.param.u32 	%r12, [rms_norm_f32_param_4];
	ld.param.u32 	%r13, [rms_norm_f32_param_5];
	ld.param.u32 	%r11, [rms_norm_f32_param_6];
	ld.param.u32 	%r14, [rms_norm_f32_param_7];
	ld.param.f32 	%f7, [rms_norm_f32_param_8];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r15, %ctaid.x;
	div.u32 	%r16, %r15, %r12;
	mul.lo.s32 	%r17, %r16, %r12;
	sub.s32 	%r18, %r15, %r17;
	mul.lo.s32 	%r19, %r18, %r14;
	mad.lo.s32 	%r1, %r16, %r13, %r19;
	mov.u32 	%r64, %tid.x;
	setp.ge.s32 	%p1, %r64, %r10;
	mov.f32 	%f36, 0f00000000;
	@%p1 bra 	$L__BB11_3;

	mov.f32 	%f36, 0f00000000;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r63, %r64;

$L__BB11_2:
	mad.lo.s32 	%r20, %r63, %r11, %r1;
	mul.wide.s32 	%rd5, %r20, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.f32 	%f10, [%rd6];
	fma.rn.f32 	%f36, %f10, %f10, %f36;
	add.s32 	%r63, %r63, %r3;
	setp.lt.s32 	%p2, %r63, %r10;
	@%p2 bra 	$L__BB11_2;

$L__BB11_3:
	mov.b32 	%r21, %f36;
	mov.u32 	%r22, 31;
	mov.u32 	%r23, 16;
	mov.u32 	%r24, -1;
	shfl.sync.bfly.b32 	%r25|%p3, %r21, %r23, %r22, %r24;
	mov.b32 	%f11, %r25;
	add.f32 	%f12, %f36, %f11;
	mov.b32 	%r26, %f12;
	mov.u32 	%r27, 8;
	shfl.sync.bfly.b32 	%r28|%p4, %r26, %r27, %r22, %r24;
	mov.b32 	%f13, %r28;
	add.f32 	%f14, %f12, %f13;
	mov.b32 	%r29, %f14;
	mov.u32 	%r30, 4;
	shfl.sync.bfly.b32 	%r31|%p5, %r29, %r30, %r22, %r24;
	mov.b32 	%f15, %r31;
	add.f32 	%f16, %f14, %f15;
	mov.b32 	%r32, %f16;
	mov.u32 	%r33, 2;
	shfl.sync.bfly.b32 	%r34|%p6, %r32, %r33, %r22, %r24;
	mov.b32 	%f17, %r34;
	add.f32 	%f18, %f16, %f17;
	mov.b32 	%r35, %f18;
	mov.u32 	%r36, 1;
	shfl.sync.bfly.b32 	%r37|%p7, %r35, %r36, %r22, %r24;
	mov.b32 	%f19, %r37;
	add.f32 	%f4, %f18, %f19;
	and.b32  	%r6, %r64, 31;
	setp.ne.s32 	%p8, %r6, 0;
	@%p8 bra 	$L__BB11_5;

	shr.u32 	%r38, %r64, 3;
	and.b32  	%r39, %r38, 536870908;
	mov.u32 	%r40, _ZZ12rms_norm_f32E5s_sum;
	add.s32 	%r41, %r40, %r39;
	st.shared.f32 	[%r41], %f4;

$L__BB11_5:
	bar.sync 	0;
	shl.b32 	%r42, %r6, 2;
	mov.u32 	%r43, _ZZ12rms_norm_f32E5s_sum;
	add.s32 	%r44, %r43, %r42;
	ld.shared.f32 	%f20, [%r44];
	mov.b32 	%r46, %f20;
	shfl.sync.bfly.b32 	%r50|%p10, %r46, %r23, %r22, %r24;
	mov.b32 	%f21, %r50;
	add.f32 	%f22, %f20, %f21;
	mov.b32 	%r51, %f22;
	shfl.sync.bfly.b32 	%r53|%p11, %r51, %r27, %r22, %r24;
	mov.b32 	%f23, %r53;
	add.f32 	%f24, %f22, %f23;
	mov.b32 	%r54, %f24;
	shfl.sync.bfly.b32 	%r56|%p12, %r54, %r30, %r22, %r24;
	mov.b32 	%f25, %r56;
	add.f32 	%f26, %f24, %f25;
	mov.b32 	%r57, %f26;
	shfl.sync.bfly.b32 	%r58|%p13, %r57, %r33, %r22, %r24;
	mov.b32 	%f27, %r58;
	add.f32 	%f28, %f26, %f27;
	mov.b32 	%r59, %f28;
	shfl.sync.bfly.b32 	%r61|%p14, %r59, %r36, %r22, %r24;
	mov.b32 	%f29, %r61;
	add.f32 	%f5, %f28, %f29;
	@%p1 bra 	$L__BB11_8;

	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd2, %rd3;
	cvt.rn.f32.s32 	%f30, %r10;
	div.rn.f32 	%f31, %f5, %f30;
	add.f32 	%f32, %f31, %f7;
	rsqrt.approx.f32 	%f6, %f32;

$L__BB11_7:
	mad.lo.s32 	%r62, %r64, %r11, %r1;
	mul.wide.s32 	%rd7, %r62, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f33, [%rd8];
	mul.f32 	%f34, %f6, %f33;
	add.s64 	%rd9, %rd2, %rd7;
	st.global.f32 	[%rd9], %f34;
	add.s32 	%r64, %r64, %r7;
	setp.lt.s32 	%p15, %r64, %r10;
	@%p15 bra 	$L__BB11_7;

$L__BB11_8:
	ret;

}
	// .globl	rms_norm_small_f16
.visible .entry rms_norm_small_f16(
	.param .u64 rms_norm_small_f16_param_0,
	.param .u64 rms_norm_small_f16_param_1,
	.param .u32 rms_norm_small_f16_param_2,
	.param .u32 rms_norm_small_f16_param_3,
	.param .u32 rms_norm_small_f16_param_4,
	.param .u32 rms_norm_small_f16_param_5,
	.param .u32 rms_norm_small_f16_param_6,
	.param .u32 rms_norm_small_f16_param_7,
	.param .align 2 .b8 rms_norm_small_f16_param_8[2]
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<10>;


	ld.param.u16 	%rs1, [rms_norm_small_f16_param_8];
	ld.param.u64 	%rd4, [rms_norm_small_f16_param_0];
	ld.param.u64 	%rd3, [rms_norm_small_f16_param_1];
	ld.param.u32 	%r9, [rms_norm_small_f16_param_3];
	ld.param.u32 	%r11, [rms_norm_small_f16_param_4];
	ld.param.u32 	%r12, [rms_norm_small_f16_param_5];
	ld.param.u32 	%r10, [rms_norm_small_f16_param_6];
	ld.param.u32 	%r13, [rms_norm_small_f16_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r14, %ctaid.x;
	div.u32 	%r15, %r14, %r11;
	mul.lo.s32 	%r16, %r15, %r11;
	sub.s32 	%r17, %r14, %r16;
	mul.lo.s32 	%r18, %r17, %r13;
	mad.lo.s32 	%r1, %r15, %r12, %r18;
	mov.u32 	%r39, %tid.x;
	setp.ge.s32 	%p1, %r39, %r9;
	mov.f32 	%f24, 0f00000000;
	@%p1 bra 	$L__BB12_3;

	mov.f32 	%f24, 0f00000000;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r38, %r39;

$L__BB12_2:
	mad.lo.s32 	%r19, %r38, %r10, %r1;
	mul.wide.s32 	%rd5, %r19, 2;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.u16 	%rs2, [%rd6];
	// begin inline asm
	{  cvt.f32.f16 %f8, %rs2;}

	// end inline asm
	fma.rn.f32 	%f24, %f8, %f8, %f24;
	add.s32 	%r38, %r38, %r3;
	setp.lt.s32 	%p2, %r38, %r9;
	@%p2 bra 	$L__BB12_2;

$L__BB12_3:
	mov.b32 	%r20, %f24;
	mov.u32 	%r21, 31;
	mov.u32 	%r22, 16;
	mov.u32 	%r23, -1;
	shfl.sync.bfly.b32 	%r24|%p3, %r20, %r22, %r21, %r23;
	mov.b32 	%f10, %r24;
	add.f32 	%f11, %f24, %f10;
	mov.b32 	%r25, %f11;
	mov.u32 	%r26, 8;
	shfl.sync.bfly.b32 	%r27|%p4, %r25, %r26, %r21, %r23;
	mov.b32 	%f12, %r27;
	add.f32 	%f13, %f11, %f12;
	mov.b32 	%r28, %f13;
	mov.u32 	%r29, 4;
	shfl.sync.bfly.b32 	%r30|%p5, %r28, %r29, %r21, %r23;
	mov.b32 	%f14, %r30;
	add.f32 	%f15, %f13, %f14;
	mov.b32 	%r31, %f15;
	mov.u32 	%r32, 2;
	shfl.sync.bfly.b32 	%r33|%p6, %r31, %r32, %r21, %r23;
	mov.b32 	%f16, %r33;
	add.f32 	%f17, %f15, %f16;
	mov.b32 	%r34, %f17;
	mov.u32 	%r35, 1;
	shfl.sync.bfly.b32 	%r36|%p7, %r34, %r35, %r21, %r23;
	mov.b32 	%f18, %r36;
	add.f32 	%f19, %f17, %f18;
	// begin inline asm
	{  cvt.f32.f16 %f9, %rs1;}

	// end inline asm
	cvt.rn.f32.s32 	%f20, %r9;
	div.rn.f32 	%f21, %f19, %f20;
	add.f32 	%f4, %f21, %f9;
	@%p1 bra 	$L__BB12_6;

	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd2, %rd3;
	rsqrt.approx.f32 	%f5, %f4;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs4, %f5;}

	// end inline asm

$L__BB12_5:
	mad.lo.s32 	%r37, %r39, %r10, %r1;
	mul.wide.s32 	%rd7, %r37, 2;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u16 	%rs7, [%rd8];
	// begin inline asm
	{mul.f16 %rs5,%rs4,%rs7;
}
	// end inline asm
	add.s64 	%rd9, %rd2, %rd7;
	st.global.u16 	[%rd9], %rs5;
	add.s32 	%r39, %r39, %r6;
	setp.lt.s32 	%p9, %r39, %r9;
	@%p9 bra 	$L__BB12_5;

$L__BB12_6:
	ret;

}
	// .globl	rms_norm_f16
.visible .entry rms_norm_f16(
	.param .u64 rms_norm_f16_param_0,
	.param .u64 rms_norm_f16_param_1,
	.param .u32 rms_norm_f16_param_2,
	.param .u32 rms_norm_f16_param_3,
	.param .u32 rms_norm_f16_param_4,
	.param .u32 rms_norm_f16_param_5,
	.param .u32 rms_norm_f16_param_6,
	.param .u32 rms_norm_f16_param_7,
	.param .align 2 .b8 rms_norm_f16_param_8[2]
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 4 .b8 _ZZ12rms_norm_f16E5s_sum[128];

	ld.param.u16 	%rs1, [rms_norm_f16_param_8];
	ld.param.u64 	%rd4, [rms_norm_f16_param_0];
	ld.param.u64 	%rd3, [rms_norm_f16_param_1];
	ld.param.u32 	%r10, [rms_norm_f16_param_3];
	ld.param.u32 	%r12, [rms_norm_f16_param_4];
	ld.param.u32 	%r13, [rms_norm_f16_param_5];
	ld.param.u32 	%r11, [rms_norm_f16_param_6];
	ld.param.u32 	%r14, [rms_norm_f16_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r15, %ctaid.x;
	div.u32 	%r16, %r15, %r12;
	mul.lo.s32 	%r17, %r16, %r12;
	sub.s32 	%r18, %r15, %r17;
	mul.lo.s32 	%r19, %r18, %r14;
	mad.lo.s32 	%r1, %r16, %r13, %r19;
	mov.u32 	%r64, %tid.x;
	setp.ge.s32 	%p1, %r64, %r10;
	mov.f32 	%f35, 0f00000000;
	@%p1 bra 	$L__BB13_3;

	mov.f32 	%f35, 0f00000000;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r63, %r64;

$L__BB13_2:
	mad.lo.s32 	%r20, %r63, %r11, %r1;
	mul.wide.s32 	%rd5, %r20, 2;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.u16 	%rs2, [%rd6];
	// begin inline asm
	{  cvt.f32.f16 %f9, %rs2;}

	// end inline asm
	fma.rn.f32 	%f35, %f9, %f9, %f35;
	add.s32 	%r63, %r63, %r3;
	setp.lt.s32 	%p2, %r63, %r10;
	@%p2 bra 	$L__BB13_2;

$L__BB13_3:
	mov.b32 	%r21, %f35;
	mov.u32 	%r22, 31;
	mov.u32 	%r23, 16;
	mov.u32 	%r24, -1;
	shfl.sync.bfly.b32 	%r25|%p3, %r21, %r23, %r22, %r24;
	mov.b32 	%f10, %r25;
	add.f32 	%f11, %f35, %f10;
	mov.b32 	%r26, %f11;
	mov.u32 	%r27, 8;
	shfl.sync.bfly.b32 	%r28|%p4, %r26, %r27, %r22, %r24;
	mov.b32 	%f12, %r28;
	add.f32 	%f13, %f11, %f12;
	mov.b32 	%r29, %f13;
	mov.u32 	%r30, 4;
	shfl.sync.bfly.b32 	%r31|%p5, %r29, %r30, %r22, %r24;
	mov.b32 	%f14, %r31;
	add.f32 	%f15, %f13, %f14;
	mov.b32 	%r32, %f15;
	mov.u32 	%r33, 2;
	shfl.sync.bfly.b32 	%r34|%p6, %r32, %r33, %r22, %r24;
	mov.b32 	%f16, %r34;
	add.f32 	%f17, %f15, %f16;
	mov.b32 	%r35, %f17;
	mov.u32 	%r36, 1;
	shfl.sync.bfly.b32 	%r37|%p7, %r35, %r36, %r22, %r24;
	mov.b32 	%f18, %r37;
	add.f32 	%f4, %f17, %f18;
	and.b32  	%r6, %r64, 31;
	setp.ne.s32 	%p8, %r6, 0;
	@%p8 bra 	$L__BB13_5;

	shr.u32 	%r38, %r64, 3;
	and.b32  	%r39, %r38, 536870908;
	mov.u32 	%r40, _ZZ12rms_norm_f16E5s_sum;
	add.s32 	%r41, %r40, %r39;
	st.shared.f32 	[%r41], %f4;

$L__BB13_5:
	bar.sync 	0;
	shl.b32 	%r42, %r6, 2;
	mov.u32 	%r43, _ZZ12rms_norm_f16E5s_sum;
	add.s32 	%r44, %r43, %r42;
	ld.shared.f32 	%f20, [%r44];
	mov.b32 	%r46, %f20;
	shfl.sync.bfly.b32 	%r50|%p10, %r46, %r23, %r22, %r24;
	mov.b32 	%f21, %r50;
	add.f32 	%f22, %f20, %f21;
	mov.b32 	%r51, %f22;
	shfl.sync.bfly.b32 	%r53|%p11, %r51, %r27, %r22, %r24;
	mov.b32 	%f23, %r53;
	add.f32 	%f24, %f22, %f23;
	mov.b32 	%r54, %f24;
	shfl.sync.bfly.b32 	%r56|%p12, %r54, %r30, %r22, %r24;
	mov.b32 	%f25, %r56;
	add.f32 	%f26, %f24, %f25;
	mov.b32 	%r57, %f26;
	shfl.sync.bfly.b32 	%r58|%p13, %r57, %r33, %r22, %r24;
	mov.b32 	%f27, %r58;
	add.f32 	%f28, %f26, %f27;
	mov.b32 	%r59, %f28;
	shfl.sync.bfly.b32 	%r61|%p14, %r59, %r36, %r22, %r24;
	mov.b32 	%f29, %r61;
	add.f32 	%f30, %f28, %f29;
	// begin inline asm
	{  cvt.f32.f16 %f19, %rs1;}

	// end inline asm
	cvt.rn.f32.s32 	%f31, %r10;
	div.rn.f32 	%f32, %f30, %f31;
	add.f32 	%f5, %f32, %f19;
	@%p1 bra 	$L__BB13_8;

	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd2, %rd3;
	rsqrt.approx.f32 	%f6, %f5;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs4, %f6;}

	// end inline asm

$L__BB13_7:
	mad.lo.s32 	%r62, %r64, %r11, %r1;
	mul.wide.s32 	%rd7, %r62, 2;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u16 	%rs7, [%rd8];
	// begin inline asm
	{mul.f16 %rs5,%rs4,%rs7;
}
	// end inline asm
	add.s64 	%rd9, %rd2, %rd7;
	st.global.u16 	[%rd9], %rs5;
	add.s32 	%r64, %r64, %r7;
	setp.lt.s32 	%p15, %r64, %r10;
	@%p15 bra 	$L__BB13_7;

$L__BB13_8:
	ret;

}
	// .globl	softmax_small_f32
.visible .entry softmax_small_f32(
	.param .u64 softmax_small_f32_param_0,
	.param .u64 softmax_small_f32_param_1,
	.param .u32 softmax_small_f32_param_2,
	.param .u32 softmax_small_f32_param_3,
	.param .u32 softmax_small_f32_param_4,
	.param .u32 softmax_small_f32_param_5,
	.param .u32 softmax_small_f32_param_6,
	.param .u32 softmax_small_f32_param_7
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd4, [softmax_small_f32_param_0];
	ld.param.u64 	%rd5, [softmax_small_f32_param_1];
	ld.param.u32 	%r11, [softmax_small_f32_param_3];
	ld.param.u32 	%r13, [softmax_small_f32_param_4];
	ld.param.u32 	%r14, [softmax_small_f32_param_5];
	ld.param.u32 	%r12, [softmax_small_f32_param_6];
	ld.param.u32 	%r15, [softmax_small_f32_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r16, %ctaid.x;
	div.u32 	%r17, %r16, %r13;
	mul.lo.s32 	%r18, %r17, %r13;
	sub.s32 	%r19, %r16, %r18;
	mul.lo.s32 	%r20, %r19, %r15;
	mad.lo.s32 	%r21, %r17, %r14, %r20;
	cvt.s64.s32 	%rd3, %r21;
	mov.u32 	%r63, %tid.x;
	setp.ge.s32 	%p1, %r63, %r11;
	mov.f32 	%f54, 0fFF800000;
	@%p1 bra 	$L__BB14_3;

	mov.f32 	%f54, 0fFF800000;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r61, %r63;

$L__BB14_2:
	mul.lo.s32 	%r22, %r61, %r12;
	cvt.s64.s32 	%rd6, %r22;
	add.s64 	%rd7, %rd6, %rd3;
	shl.b64 	%rd8, %rd7, 2;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.f32 	%f12, [%rd9];
	max.f32 	%f54, %f54, %f12;
	add.s32 	%r61, %r61, %r2;
	setp.lt.s32 	%p2, %r61, %r11;
	@%p2 bra 	$L__BB14_2;

$L__BB14_3:
	mov.b32 	%r23, %f54;
	mov.u32 	%r24, 31;
	mov.u32 	%r25, 16;
	mov.u32 	%r26, -1;
	shfl.sync.bfly.b32 	%r27|%p3, %r23, %r25, %r24, %r26;
	mov.b32 	%f14, %r27;
	max.f32 	%f15, %f54, %f14;
	mov.b32 	%r28, %f15;
	mov.u32 	%r29, 8;
	shfl.sync.bfly.b32 	%r30|%p4, %r28, %r29, %r24, %r26;
	mov.b32 	%f16, %r30;
	max.f32 	%f17, %f15, %f16;
	mov.b32 	%r31, %f17;
	mov.u32 	%r32, 4;
	shfl.sync.bfly.b32 	%r33|%p5, %r31, %r32, %r24, %r26;
	mov.b32 	%f18, %r33;
	max.f32 	%f19, %f17, %f18;
	mov.b32 	%r34, %f19;
	mov.u32 	%r35, 2;
	shfl.sync.bfly.b32 	%r36|%p6, %r34, %r35, %r24, %r26;
	mov.b32 	%f20, %r36;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r37, %f21;
	mov.u32 	%r38, 1;
	shfl.sync.bfly.b32 	%r39|%p7, %r37, %r38, %r24, %r26;
	mov.b32 	%f22, %r39;
	max.f32 	%f4, %f21, %f22;
	mov.f32 	%f56, 0f00000000;
	@%p1 bra 	$L__BB14_6;

	mov.f32 	%f56, 0f00000000;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r62, %r63;

$L__BB14_5:
	mul.lo.s32 	%r40, %r62, %r12;
	cvt.s64.s32 	%rd10, %r40;
	add.s64 	%rd11, %rd10, %rd3;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.f32 	%f24, [%rd13];
	sub.f32 	%f25, %f24, %f4;
	mov.f32 	%f26, 0f3F000000;
	mov.f32 	%f27, 0f3BBB989D;
	fma.rn.f32 	%f28, %f25, %f27, %f26;
	cvt.sat.f32.f32 	%f29, %f28;
	mov.f32 	%f30, 0f4B400001;
	mov.f32 	%f31, 0f437C0000;
	fma.rm.f32 	%f32, %f29, %f31, %f30;
	add.f32 	%f33, %f32, 0fCB40007F;
	neg.f32 	%f34, %f33;
	mov.f32 	%f35, 0f3FB8AA3B;
	fma.rn.f32 	%f36, %f25, %f35, %f34;
	mov.f32 	%f37, 0f32A57060;
	fma.rn.f32 	%f38, %f25, %f37, %f36;
	mov.b32 	%r41, %f32;
	shl.b32 	%r42, %r41, 23;
	mov.b32 	%f39, %r42;
	ex2.approx.ftz.f32 	%f40, %f38;
	mul.f32 	%f41, %f40, %f39;
	add.f32 	%f56, %f56, %f41;
	add.s64 	%rd14, %rd2, %rd12;
	st.global.f32 	[%rd14], %f41;
	add.s32 	%r62, %r62, %r5;
	setp.lt.s32 	%p9, %r62, %r11;
	@%p9 bra 	$L__BB14_5;

$L__BB14_6:
	mov.b32 	%r43, %f56;
	shfl.sync.bfly.b32 	%r47|%p10, %r43, %r25, %r24, %r26;
	mov.b32 	%f42, %r47;
	add.f32 	%f43, %f56, %f42;
	mov.b32 	%r48, %f43;
	shfl.sync.bfly.b32 	%r50|%p11, %r48, %r29, %r24, %r26;
	mov.b32 	%f44, %r50;
	add.f32 	%f45, %f43, %f44;
	mov.b32 	%r51, %f45;
	shfl.sync.bfly.b32 	%r53|%p12, %r51, %r32, %r24, %r26;
	mov.b32 	%f46, %r53;
	add.f32 	%f47, %f45, %f46;
	mov.b32 	%r54, %f47;
	shfl.sync.bfly.b32 	%r56|%p13, %r54, %r35, %r24, %r26;
	mov.b32 	%f48, %r56;
	add.f32 	%f49, %f47, %f48;
	mov.b32 	%r57, %f49;
	shfl.sync.bfly.b32 	%r59|%p14, %r57, %r38, %r24, %r26;
	mov.b32 	%f50, %r59;
	add.f32 	%f8, %f49, %f50;
	@%p1 bra 	$L__BB14_9;

	mov.u32 	%r8, %ntid.x;
	rcp.rn.f32 	%f9, %f8;

$L__BB14_8:
	mul.lo.s32 	%r60, %r63, %r12;
	cvt.s64.s32 	%rd15, %r60;
	add.s64 	%rd16, %rd15, %rd3;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.f32 	%f51, [%rd18];
	mul.f32 	%f52, %f9, %f51;
	st.global.f32 	[%rd18], %f52;
	add.s32 	%r63, %r63, %r8;
	setp.lt.s32 	%p16, %r63, %r11;
	@%p16 bra 	$L__BB14_8;

$L__BB14_9:
	ret;

}
	// .globl	softmax_f32
.visible .entry softmax_f32(
	.param .u64 softmax_f32_param_0,
	.param .u64 softmax_f32_param_1,
	.param .u32 softmax_f32_param_2,
	.param .u32 softmax_f32_param_3,
	.param .u32 softmax_f32_param_4,
	.param .u32 softmax_f32_param_5,
	.param .u32 softmax_f32_param_6,
	.param .u32 softmax_f32_param_7
)
{
	.reg .pred 	%p<31>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<114>;
	.reg .b64 	%rd<19>;
	// demoted variable
	.shared .align 4 .b8 _ZZ11softmax_f32E5s_max[128];
	// demoted variable
	.shared .align 4 .b8 _ZZ11softmax_f32E5s_sum[128];

	ld.param.u64 	%rd4, [softmax_f32_param_0];
	ld.param.u64 	%rd5, [softmax_f32_param_1];
	ld.param.u32 	%r15, [softmax_f32_param_3];
	ld.param.u32 	%r17, [softmax_f32_param_4];
	ld.param.u32 	%r18, [softmax_f32_param_5];
	ld.param.u32 	%r16, [softmax_f32_param_6];
	ld.param.u32 	%r19, [softmax_f32_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r20, %ctaid.x;
	div.u32 	%r21, %r20, %r17;
	mul.lo.s32 	%r22, %r21, %r17;
	sub.s32 	%r23, %r20, %r22;
	mul.lo.s32 	%r24, %r23, %r19;
	mad.lo.s32 	%r25, %r21, %r18, %r24;
	cvt.s64.s32 	%rd3, %r25;
	mov.u32 	%r113, %tid.x;
	shr.u32 	%r2, %r113, 5;
	and.b32  	%r3, %r113, 31;
	setp.ge.s32 	%p1, %r113, %r15;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB15_3;

	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r111, %r113;

$L__BB15_2:
	mul.lo.s32 	%r26, %r111, %r16;
	cvt.s64.s32 	%rd6, %r26;
	add.s64 	%rd7, %rd6, %rd3;
	shl.b64 	%rd8, %rd7, 2;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.f32 	%f14, [%rd9];
	max.f32 	%f76, %f76, %f14;
	add.s32 	%r111, %r111, %r4;
	setp.lt.s32 	%p2, %r111, %r15;
	@%p2 bra 	$L__BB15_2;

$L__BB15_3:
	mov.b32 	%r27, %f76;
	mov.u32 	%r28, 31;
	mov.u32 	%r29, 16;
	mov.u32 	%r30, -1;
	shfl.sync.bfly.b32 	%r31|%p3, %r27, %r29, %r28, %r30;
	mov.b32 	%f15, %r31;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r32, %f16;
	mov.u32 	%r33, 8;
	shfl.sync.bfly.b32 	%r34|%p4, %r32, %r33, %r28, %r30;
	mov.b32 	%f17, %r34;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r35, %f18;
	mov.u32 	%r36, 4;
	shfl.sync.bfly.b32 	%r37|%p5, %r35, %r36, %r28, %r30;
	mov.b32 	%f19, %r37;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r38, %f20;
	mov.u32 	%r39, 2;
	shfl.sync.bfly.b32 	%r40|%p6, %r38, %r39, %r28, %r30;
	mov.b32 	%f21, %r40;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r41, %f22;
	mov.u32 	%r42, 1;
	shfl.sync.bfly.b32 	%r43|%p7, %r41, %r42, %r28, %r30;
	mov.b32 	%f23, %r43;
	max.f32 	%f4, %f22, %f23;
	shl.b32 	%r44, %r3, 2;
	mov.u32 	%r45, _ZZ11softmax_f32E5s_max;
	add.s32 	%r7, %r45, %r44;
	setp.ne.s32 	%p8, %r2, 0;
	@%p8 bra 	$L__BB15_5;

	mov.u32 	%r46, -8388608;
	st.shared.u32 	[%r7], %r46;

$L__BB15_5:
	bar.sync 	0;
	setp.ne.s32 	%p9, %r3, 0;
	@%p9 bra 	$L__BB15_7;

	shl.b32 	%r47, %r2, 2;
	add.s32 	%r49, %r45, %r47;
	st.shared.f32 	[%r49], %f4;

$L__BB15_7:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r7];
	mov.b32 	%r50, %f25;
	mov.u32 	%r51, 31;
	mov.u32 	%r52, 16;
	mov.u32 	%r53, -1;
	shfl.sync.bfly.b32 	%r54|%p11, %r50, %r52, %r51, %r53;
	mov.b32 	%f26, %r54;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r55, %f27;
	mov.u32 	%r56, 8;
	shfl.sync.bfly.b32 	%r57|%p12, %r55, %r56, %r51, %r53;
	mov.b32 	%f28, %r57;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r58, %f29;
	mov.u32 	%r59, 4;
	shfl.sync.bfly.b32 	%r60|%p13, %r58, %r59, %r51, %r53;
	mov.b32 	%f30, %r60;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r61, %f31;
	mov.u32 	%r62, 2;
	shfl.sync.bfly.b32 	%r63|%p14, %r61, %r62, %r51, %r53;
	mov.b32 	%f32, %r63;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r64, %f33;
	mov.u32 	%r65, 1;
	shfl.sync.bfly.b32 	%r66|%p15, %r64, %r65, %r51, %r53;
	mov.b32 	%f34, %r66;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB15_10;

	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r112, %r113;

$L__BB15_9:
	mul.lo.s32 	%r67, %r112, %r16;
	cvt.s64.s32 	%rd10, %r67;
	add.s64 	%rd11, %rd10, %rd3;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.f32 	%f36, [%rd13];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r68, %f44;
	shl.b32 	%r69, %r68, 23;
	mov.b32 	%f51, %r69;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	add.s64 	%rd14, %rd2, %rd12;
	st.global.f32 	[%rd14], %f53;
	add.s32 	%r112, %r112, %r8;
	setp.lt.s32 	%p16, %r112, %r15;
	@%p16 bra 	$L__BB15_9;

$L__BB15_10:
	mov.b32 	%r70, %f78;
	shfl.sync.bfly.b32 	%r74|%p17, %r70, %r52, %r51, %r53;
	mov.b32 	%f54, %r74;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r75, %f55;
	shfl.sync.bfly.b32 	%r77|%p18, %r75, %r56, %r51, %r53;
	mov.b32 	%f56, %r77;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r78, %f57;
	shfl.sync.bfly.b32 	%r80|%p19, %r78, %r59, %r51, %r53;
	mov.b32 	%f58, %r80;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r81, %f59;
	shfl.sync.bfly.b32 	%r83|%p20, %r81, %r62, %r51, %r53;
	mov.b32 	%f60, %r83;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r84, %f61;
	shfl.sync.bfly.b32 	%r86|%p21, %r84, %r65, %r51, %r53;
	mov.b32 	%f62, %r86;
	add.f32 	%f9, %f61, %f62;
	mov.u32 	%r88, _ZZ11softmax_f32E5s_sum;
	add.s32 	%r11, %r88, %r44;
	@%p8 bra 	$L__BB15_12;

	mov.u32 	%r89, 0;
	st.shared.u32 	[%r11], %r89;

$L__BB15_12:
	bar.sync 	0;
	@%p9 bra 	$L__BB15_14;

	shl.b32 	%r90, %r2, 2;
	add.s32 	%r92, %r88, %r90;
	st.shared.f32 	[%r92], %f9;

$L__BB15_14:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r11];
	mov.b32 	%r93, %f63;
	mov.u32 	%r94, 31;
	mov.u32 	%r95, 16;
	mov.u32 	%r96, -1;
	shfl.sync.bfly.b32 	%r97|%p25, %r93, %r95, %r94, %r96;
	mov.b32 	%f64, %r97;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r98, %f65;
	mov.u32 	%r99, 8;
	shfl.sync.bfly.b32 	%r100|%p26, %r98, %r99, %r94, %r96;
	mov.b32 	%f66, %r100;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r101, %f67;
	mov.u32 	%r102, 4;
	shfl.sync.bfly.b32 	%r103|%p27, %r101, %r102, %r94, %r96;
	mov.b32 	%f68, %r103;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r104, %f69;
	mov.u32 	%r105, 2;
	shfl.sync.bfly.b32 	%r106|%p28, %r104, %r105, %r94, %r96;
	mov.b32 	%f70, %r106;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r107, %f71;
	mov.u32 	%r108, 1;
	shfl.sync.bfly.b32 	%r109|%p29, %r107, %r108, %r94, %r96;
	mov.b32 	%f72, %r109;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB15_17;

	mov.u32 	%r12, %ntid.x;
	rcp.rn.f32 	%f11, %f10;

$L__BB15_16:
	mul.lo.s32 	%r110, %r113, %r16;
	cvt.s64.s32 	%rd15, %r110;
	add.s64 	%rd16, %rd15, %rd3;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.f32 	%f73, [%rd18];
	mul.f32 	%f74, %f11, %f73;
	st.global.f32 	[%rd18], %f74;
	add.s32 	%r113, %r113, %r12;
	setp.lt.s32 	%p30, %r113, %r15;
	@%p30 bra 	$L__BB15_16;

$L__BB15_17:
	ret;

}
	// .globl	softmax_small_f16
.visible .entry softmax_small_f16(
	.param .u64 softmax_small_f16_param_0,
	.param .u64 softmax_small_f16_param_1,
	.param .u32 softmax_small_f16_param_2,
	.param .u32 softmax_small_f16_param_3,
	.param .u32 softmax_small_f16_param_4,
	.param .u32 softmax_small_f16_param_5,
	.param .u32 softmax_small_f16_param_6,
	.param .u32 softmax_small_f16_param_7
)
{
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd4, [softmax_small_f16_param_0];
	ld.param.u64 	%rd5, [softmax_small_f16_param_1];
	ld.param.u32 	%r11, [softmax_small_f16_param_3];
	ld.param.u32 	%r13, [softmax_small_f16_param_4];
	ld.param.u32 	%r14, [softmax_small_f16_param_5];
	ld.param.u32 	%r12, [softmax_small_f16_param_6];
	ld.param.u32 	%r15, [softmax_small_f16_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r16, %ctaid.x;
	div.u32 	%r17, %r16, %r13;
	mul.lo.s32 	%r18, %r17, %r13;
	sub.s32 	%r19, %r16, %r18;
	mul.lo.s32 	%r20, %r19, %r15;
	mad.lo.s32 	%r21, %r17, %r14, %r20;
	cvt.s64.s32 	%rd3, %r21;
	mov.u32 	%r63, %tid.x;
	setp.ge.s32 	%p1, %r63, %r11;
	mov.f32 	%f53, 0fFF800000;
	@%p1 bra 	$L__BB16_3;

	mov.f32 	%f53, 0fFF800000;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r61, %r63;

$L__BB16_2:
	mul.lo.s32 	%r22, %r61, %r12;
	cvt.s64.s32 	%rd6, %r22;
	add.s64 	%rd7, %rd6, %rd3;
	shl.b64 	%rd8, %rd7, 1;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.u16 	%rs1, [%rd9];
	// begin inline asm
	{  cvt.f32.f16 %f12, %rs1;}

	// end inline asm
	max.f32 	%f53, %f53, %f12;
	add.s32 	%r61, %r61, %r2;
	setp.lt.s32 	%p2, %r61, %r11;
	@%p2 bra 	$L__BB16_2;

$L__BB16_3:
	mov.b32 	%r23, %f53;
	mov.u32 	%r24, 31;
	mov.u32 	%r25, 16;
	mov.u32 	%r26, -1;
	shfl.sync.bfly.b32 	%r27|%p3, %r23, %r25, %r24, %r26;
	mov.b32 	%f14, %r27;
	max.f32 	%f15, %f53, %f14;
	mov.b32 	%r28, %f15;
	mov.u32 	%r29, 8;
	shfl.sync.bfly.b32 	%r30|%p4, %r28, %r29, %r24, %r26;
	mov.b32 	%f16, %r30;
	max.f32 	%f17, %f15, %f16;
	mov.b32 	%r31, %f17;
	mov.u32 	%r32, 4;
	shfl.sync.bfly.b32 	%r33|%p5, %r31, %r32, %r24, %r26;
	mov.b32 	%f18, %r33;
	max.f32 	%f19, %f17, %f18;
	mov.b32 	%r34, %f19;
	mov.u32 	%r35, 2;
	shfl.sync.bfly.b32 	%r36|%p6, %r34, %r35, %r24, %r26;
	mov.b32 	%f20, %r36;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r37, %f21;
	mov.u32 	%r38, 1;
	shfl.sync.bfly.b32 	%r39|%p7, %r37, %r38, %r24, %r26;
	mov.b32 	%f22, %r39;
	max.f32 	%f4, %f21, %f22;
	mov.f32 	%f55, 0f00000000;
	@%p1 bra 	$L__BB16_6;

	mov.f32 	%f55, 0f00000000;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r62, %r63;

$L__BB16_5:
	mul.lo.s32 	%r40, %r62, %r12;
	cvt.s64.s32 	%rd10, %r40;
	add.s64 	%rd11, %rd10, %rd3;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u16 	%rs2, [%rd13];
	// begin inline asm
	{  cvt.f32.f16 %f24, %rs2;}

	// end inline asm
	sub.f32 	%f26, %f24, %f4;
	mov.f32 	%f27, 0f3F000000;
	mov.f32 	%f28, 0f3BBB989D;
	fma.rn.f32 	%f29, %f26, %f28, %f27;
	cvt.sat.f32.f32 	%f30, %f29;
	mov.f32 	%f31, 0f4B400001;
	mov.f32 	%f32, 0f437C0000;
	fma.rm.f32 	%f33, %f30, %f32, %f31;
	add.f32 	%f34, %f33, 0fCB40007F;
	neg.f32 	%f35, %f34;
	mov.f32 	%f36, 0f3FB8AA3B;
	fma.rn.f32 	%f37, %f26, %f36, %f35;
	mov.f32 	%f38, 0f32A57060;
	fma.rn.f32 	%f39, %f26, %f38, %f37;
	mov.b32 	%r41, %f33;
	shl.b32 	%r42, %r41, 23;
	mov.b32 	%f40, %r42;
	ex2.approx.ftz.f32 	%f41, %f39;
	mul.f32 	%f25, %f41, %f40;
	add.f32 	%f55, %f55, %f25;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs3, %f25;}

	// end inline asm
	add.s64 	%rd14, %rd2, %rd12;
	st.global.u16 	[%rd14], %rs3;
	add.s32 	%r62, %r62, %r5;
	setp.lt.s32 	%p9, %r62, %r11;
	@%p9 bra 	$L__BB16_5;

$L__BB16_6:
	mov.b32 	%r43, %f55;
	shfl.sync.bfly.b32 	%r47|%p10, %r43, %r25, %r24, %r26;
	mov.b32 	%f42, %r47;
	add.f32 	%f43, %f55, %f42;
	mov.b32 	%r48, %f43;
	shfl.sync.bfly.b32 	%r50|%p11, %r48, %r29, %r24, %r26;
	mov.b32 	%f44, %r50;
	add.f32 	%f45, %f43, %f44;
	mov.b32 	%r51, %f45;
	shfl.sync.bfly.b32 	%r53|%p12, %r51, %r32, %r24, %r26;
	mov.b32 	%f46, %r53;
	add.f32 	%f47, %f45, %f46;
	mov.b32 	%r54, %f47;
	shfl.sync.bfly.b32 	%r56|%p13, %r54, %r35, %r24, %r26;
	mov.b32 	%f48, %r56;
	add.f32 	%f49, %f47, %f48;
	mov.b32 	%r57, %f49;
	shfl.sync.bfly.b32 	%r59|%p14, %r57, %r38, %r24, %r26;
	mov.b32 	%f50, %r59;
	add.f32 	%f8, %f49, %f50;
	@%p1 bra 	$L__BB16_9;

	mov.u32 	%r8, %ntid.x;
	rcp.rn.f32 	%f9, %f8;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs4, %f9;}

	// end inline asm

$L__BB16_8:
	mul.lo.s32 	%r60, %r63, %r12;
	cvt.s64.s32 	%rd15, %r60;
	add.s64 	%rd16, %rd15, %rd3;
	shl.b64 	%rd17, %rd16, 1;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.u16 	%rs6, [%rd18];
	// begin inline asm
	{mul.f16 %rs5,%rs6,%rs4;
}
	// end inline asm
	st.global.u16 	[%rd18], %rs5;
	add.s32 	%r63, %r63, %r8;
	setp.lt.s32 	%p16, %r63, %r11;
	@%p16 bra 	$L__BB16_8;

$L__BB16_9:
	ret;

}
	// .globl	softmax_f16
.visible .entry softmax_f16(
	.param .u64 softmax_f16_param_0,
	.param .u64 softmax_f16_param_1,
	.param .u32 softmax_f16_param_2,
	.param .u32 softmax_f16_param_3,
	.param .u32 softmax_f16_param_4,
	.param .u32 softmax_f16_param_5,
	.param .u32 softmax_f16_param_6,
	.param .u32 softmax_f16_param_7
)
{
	.reg .pred 	%p<31>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<78>;
	.reg .b32 	%r<114>;
	.reg .b64 	%rd<19>;
	// demoted variable
	.shared .align 4 .b8 _ZZ11softmax_f16E5s_max[128];
	// demoted variable
	.shared .align 4 .b8 _ZZ11softmax_f16E5s_sum[128];

	ld.param.u64 	%rd4, [softmax_f16_param_0];
	ld.param.u64 	%rd5, [softmax_f16_param_1];
	ld.param.u32 	%r15, [softmax_f16_param_3];
	ld.param.u32 	%r17, [softmax_f16_param_4];
	ld.param.u32 	%r18, [softmax_f16_param_5];
	ld.param.u32 	%r16, [softmax_f16_param_6];
	ld.param.u32 	%r19, [softmax_f16_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r20, %ctaid.x;
	div.u32 	%r21, %r20, %r17;
	mul.lo.s32 	%r22, %r21, %r17;
	sub.s32 	%r23, %r20, %r22;
	mul.lo.s32 	%r24, %r23, %r19;
	mad.lo.s32 	%r25, %r21, %r18, %r24;
	cvt.s64.s32 	%rd3, %r25;
	mov.u32 	%r113, %tid.x;
	shr.u32 	%r2, %r113, 5;
	and.b32  	%r3, %r113, 31;
	setp.ge.s32 	%p1, %r113, %r15;
	mov.f32 	%f75, 0fFF800000;
	@%p1 bra 	$L__BB17_3;

	mov.f32 	%f75, 0fFF800000;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r111, %r113;

$L__BB17_2:
	mul.lo.s32 	%r26, %r111, %r16;
	cvt.s64.s32 	%rd6, %r26;
	add.s64 	%rd7, %rd6, %rd3;
	shl.b64 	%rd8, %rd7, 1;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.u16 	%rs1, [%rd9];
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs1;}

	// end inline asm
	max.f32 	%f75, %f75, %f14;
	add.s32 	%r111, %r111, %r4;
	setp.lt.s32 	%p2, %r111, %r15;
	@%p2 bra 	$L__BB17_2;

$L__BB17_3:
	mov.b32 	%r27, %f75;
	mov.u32 	%r28, 31;
	mov.u32 	%r29, 16;
	mov.u32 	%r30, -1;
	shfl.sync.bfly.b32 	%r31|%p3, %r27, %r29, %r28, %r30;
	mov.b32 	%f15, %r31;
	max.f32 	%f16, %f75, %f15;
	mov.b32 	%r32, %f16;
	mov.u32 	%r33, 8;
	shfl.sync.bfly.b32 	%r34|%p4, %r32, %r33, %r28, %r30;
	mov.b32 	%f17, %r34;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r35, %f18;
	mov.u32 	%r36, 4;
	shfl.sync.bfly.b32 	%r37|%p5, %r35, %r36, %r28, %r30;
	mov.b32 	%f19, %r37;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r38, %f20;
	mov.u32 	%r39, 2;
	shfl.sync.bfly.b32 	%r40|%p6, %r38, %r39, %r28, %r30;
	mov.b32 	%f21, %r40;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r41, %f22;
	mov.u32 	%r42, 1;
	shfl.sync.bfly.b32 	%r43|%p7, %r41, %r42, %r28, %r30;
	mov.b32 	%f23, %r43;
	max.f32 	%f4, %f22, %f23;
	shl.b32 	%r44, %r3, 2;
	mov.u32 	%r45, _ZZ11softmax_f16E5s_max;
	add.s32 	%r7, %r45, %r44;
	setp.ne.s32 	%p8, %r2, 0;
	@%p8 bra 	$L__BB17_5;

	mov.u32 	%r46, -8388608;
	st.shared.u32 	[%r7], %r46;

$L__BB17_5:
	bar.sync 	0;
	setp.ne.s32 	%p9, %r3, 0;
	@%p9 bra 	$L__BB17_7;

	shl.b32 	%r47, %r2, 2;
	add.s32 	%r49, %r45, %r47;
	st.shared.f32 	[%r49], %f4;

$L__BB17_7:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r7];
	mov.b32 	%r50, %f25;
	mov.u32 	%r51, 31;
	mov.u32 	%r52, 16;
	mov.u32 	%r53, -1;
	shfl.sync.bfly.b32 	%r54|%p11, %r50, %r52, %r51, %r53;
	mov.b32 	%f26, %r54;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r55, %f27;
	mov.u32 	%r56, 8;
	shfl.sync.bfly.b32 	%r57|%p12, %r55, %r56, %r51, %r53;
	mov.b32 	%f28, %r57;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r58, %f29;
	mov.u32 	%r59, 4;
	shfl.sync.bfly.b32 	%r60|%p13, %r58, %r59, %r51, %r53;
	mov.b32 	%f30, %r60;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r61, %f31;
	mov.u32 	%r62, 2;
	shfl.sync.bfly.b32 	%r63|%p14, %r61, %r62, %r51, %r53;
	mov.b32 	%f32, %r63;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r64, %f33;
	mov.u32 	%r65, 1;
	shfl.sync.bfly.b32 	%r66|%p15, %r64, %r65, %r51, %r53;
	mov.b32 	%f34, %r66;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f77, 0f00000000;
	@%p1 bra 	$L__BB17_10;

	mov.f32 	%f77, 0f00000000;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r112, %r113;

$L__BB17_9:
	mul.lo.s32 	%r67, %r112, %r16;
	cvt.s64.s32 	%rd10, %r67;
	add.s64 	%rd11, %rd10, %rd3;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u16 	%rs2, [%rd13];
	// begin inline asm
	{  cvt.f32.f16 %f36, %rs2;}

	// end inline asm
	sub.f32 	%f38, %f36, %f5;
	mov.f32 	%f39, 0f3F000000;
	mov.f32 	%f40, 0f3BBB989D;
	fma.rn.f32 	%f41, %f38, %f40, %f39;
	cvt.sat.f32.f32 	%f42, %f41;
	mov.f32 	%f43, 0f4B400001;
	mov.f32 	%f44, 0f437C0000;
	fma.rm.f32 	%f45, %f42, %f44, %f43;
	add.f32 	%f46, %f45, 0fCB40007F;
	neg.f32 	%f47, %f46;
	mov.f32 	%f48, 0f3FB8AA3B;
	fma.rn.f32 	%f49, %f38, %f48, %f47;
	mov.f32 	%f50, 0f32A57060;
	fma.rn.f32 	%f51, %f38, %f50, %f49;
	mov.b32 	%r68, %f45;
	shl.b32 	%r69, %r68, 23;
	mov.b32 	%f52, %r69;
	ex2.approx.ftz.f32 	%f53, %f51;
	mul.f32 	%f37, %f53, %f52;
	add.f32 	%f77, %f77, %f37;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs3, %f37;}

	// end inline asm
	add.s64 	%rd14, %rd2, %rd12;
	st.global.u16 	[%rd14], %rs3;
	add.s32 	%r112, %r112, %r8;
	setp.lt.s32 	%p16, %r112, %r15;
	@%p16 bra 	$L__BB17_9;

$L__BB17_10:
	mov.b32 	%r70, %f77;
	shfl.sync.bfly.b32 	%r74|%p17, %r70, %r52, %r51, %r53;
	mov.b32 	%f54, %r74;
	add.f32 	%f55, %f77, %f54;
	mov.b32 	%r75, %f55;
	shfl.sync.bfly.b32 	%r77|%p18, %r75, %r56, %r51, %r53;
	mov.b32 	%f56, %r77;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r78, %f57;
	shfl.sync.bfly.b32 	%r80|%p19, %r78, %r59, %r51, %r53;
	mov.b32 	%f58, %r80;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r81, %f59;
	shfl.sync.bfly.b32 	%r83|%p20, %r81, %r62, %r51, %r53;
	mov.b32 	%f60, %r83;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r84, %f61;
	shfl.sync.bfly.b32 	%r86|%p21, %r84, %r65, %r51, %r53;
	mov.b32 	%f62, %r86;
	add.f32 	%f9, %f61, %f62;
	mov.u32 	%r88, _ZZ11softmax_f16E5s_sum;
	add.s32 	%r11, %r88, %r44;
	@%p8 bra 	$L__BB17_12;

	mov.u32 	%r89, 0;
	st.shared.u32 	[%r11], %r89;

$L__BB17_12:
	bar.sync 	0;
	@%p9 bra 	$L__BB17_14;

	shl.b32 	%r90, %r2, 2;
	add.s32 	%r92, %r88, %r90;
	st.shared.f32 	[%r92], %f9;

$L__BB17_14:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r11];
	mov.b32 	%r93, %f63;
	mov.u32 	%r94, 31;
	mov.u32 	%r95, 16;
	mov.u32 	%r96, -1;
	shfl.sync.bfly.b32 	%r97|%p25, %r93, %r95, %r94, %r96;
	mov.b32 	%f64, %r97;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r98, %f65;
	mov.u32 	%r99, 8;
	shfl.sync.bfly.b32 	%r100|%p26, %r98, %r99, %r94, %r96;
	mov.b32 	%f66, %r100;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r101, %f67;
	mov.u32 	%r102, 4;
	shfl.sync.bfly.b32 	%r103|%p27, %r101, %r102, %r94, %r96;
	mov.b32 	%f68, %r103;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r104, %f69;
	mov.u32 	%r105, 2;
	shfl.sync.bfly.b32 	%r106|%p28, %r104, %r105, %r94, %r96;
	mov.b32 	%f70, %r106;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r107, %f71;
	mov.u32 	%r108, 1;
	shfl.sync.bfly.b32 	%r109|%p29, %r107, %r108, %r94, %r96;
	mov.b32 	%f72, %r109;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB17_17;

	mov.u32 	%r12, %ntid.x;
	rcp.rn.f32 	%f11, %f10;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs4, %f11;}

	// end inline asm

$L__BB17_16:
	mul.lo.s32 	%r110, %r113, %r16;
	cvt.s64.s32 	%rd15, %r110;
	add.s64 	%rd16, %rd15, %rd3;
	shl.b64 	%rd17, %rd16, 1;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.u16 	%rs6, [%rd18];
	// begin inline asm
	{mul.f16 %rs5,%rs6,%rs4;
}
	// end inline asm
	st.global.u16 	[%rd18], %rs5;
	add.s32 	%r113, %r113, %r12;
	setp.lt.s32 	%p30, %r113, %r15;
	@%p30 bra 	$L__BB17_16;

$L__BB17_17:
	ret;

}
	// .globl	scaled_masked_softmax_32_f32
.visible .entry scaled_masked_softmax_32_f32(
	.param .u64 scaled_masked_softmax_32_f32_param_0,
	.param .u64 scaled_masked_softmax_32_f32_param_1,
	.param .f32 scaled_masked_softmax_32_f32_param_2,
	.param .u64 scaled_masked_softmax_32_f32_param_3,
	.param .u32 scaled_masked_softmax_32_f32_param_4,
	.param .u32 scaled_masked_softmax_32_f32_param_5,
	.param .u32 scaled_masked_softmax_32_f32_param_6,
	.param .u32 scaled_masked_softmax_32_f32_param_7,
	.param .u32 scaled_masked_softmax_32_f32_param_8,
	.param .u32 scaled_masked_softmax_32_f32_param_9,
	.param .u32 scaled_masked_softmax_32_f32_param_10,
	.param .u32 scaled_masked_softmax_32_f32_param_11,
	.param .u32 scaled_masked_softmax_32_f32_param_12,
	.param .u32 scaled_masked_softmax_32_f32_param_13,
	.param .u32 scaled_masked_softmax_32_f32_param_14,
	.param .u32 scaled_masked_softmax_32_f32_param_15
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd6, [scaled_masked_softmax_32_f32_param_0];
	ld.param.u64 	%rd7, [scaled_masked_softmax_32_f32_param_1];
	ld.param.f32 	%f10, [scaled_masked_softmax_32_f32_param_2];
	ld.param.u64 	%rd8, [scaled_masked_softmax_32_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_32_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_32_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_32_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_32_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_32_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_32_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_32_f32_param_12];
	ld.param.u32 	%r45, [scaled_masked_softmax_32_f32_param_13];
	ld.param.u32 	%r46, [scaled_masked_softmax_32_f32_param_14];
	ld.param.u32 	%r47, [scaled_masked_softmax_32_f32_param_15];
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %ctaid.z;
	mov.u32 	%r109, %tid.x;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f57, 0fFF800000;
	@%p1 bra 	$L__BB18_4;

	mul.lo.s32 	%r104, %r109, %r44;
	shl.b32 	%r5, %r44, 5;
	mul.lo.s32 	%r103, %r109, %r41;
	shl.b32 	%r7, %r41, 5;
	shl.b32 	%r49, %r109, 2;
	mov.u32 	%r50, data_soft_max_f32;
	add.s32 	%r51, %r50, %r49;
	add.s32 	%r102, %r51, 128;
	setp.eq.s64 	%p2, %rd7, 0;
	mul.lo.s32 	%r52, %r2, %r42;
	mad.lo.s32 	%r53, %r1, %r43, %r52;
	cvt.u64.u32 	%rd9, %r53;
	selp.b64 	%rd1, 0, %rd9, %p2;
	mul.lo.s32 	%r54, %r2, %r39;
	mad.lo.s32 	%r55, %r1, %r40, %r54;
	cvt.u64.u32 	%rd2, %r55;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.f32 	%f57, 0fFF800000;
	mov.u32 	%r105, 0;
	mov.u32 	%r101, %r109;

$L__BB18_2:
	setp.ge.s32 	%p3, %r101, %r38;
	@%p3 bra 	$L__BB18_4;

	cvt.s64.s32 	%rd10, %r103;
	add.s64 	%rd11, %rd10, %rd2;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd13, %rd3, %rd12;
	ld.global.f32 	%f13, [%rd13];
	cvt.s64.s32 	%rd14, %r104;
	add.s64 	%rd15, %rd1, %rd14;
	cvta.to.global.u64 	%rd16, %rd7;
	shl.b64 	%rd17, %rd15, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f14, [%rd18];
	fma.rn.f32 	%f15, %f13, %f10, %f14;
	st.shared.f32 	[%r102], %f15;
	max.f32 	%f57, %f57, %f15;
	add.s32 	%r104, %r104, %r5;
	add.s32 	%r103, %r103, %r7;
	add.s32 	%r102, %r102, 128;
	add.s32 	%r101, %r101, 32;
	add.s32 	%r105, %r105, 32;
	setp.lt.s32 	%p4, %r105, %r38;
	@%p4 bra 	$L__BB18_2;

$L__BB18_4:
	mov.b32 	%r56, %f57;
	mov.u32 	%r57, 31;
	mov.u32 	%r58, 16;
	mov.u32 	%r59, -1;
	shfl.sync.bfly.b32 	%r60|%p5, %r56, %r58, %r57, %r59;
	mov.b32 	%f17, %r60;
	max.f32 	%f18, %f57, %f17;
	mov.b32 	%r61, %f18;
	mov.u32 	%r62, 8;
	shfl.sync.bfly.b32 	%r63|%p6, %r61, %r62, %r57, %r59;
	mov.b32 	%f19, %r63;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r64, %f20;
	mov.u32 	%r65, 4;
	shfl.sync.bfly.b32 	%r66|%p7, %r64, %r65, %r57, %r59;
	mov.b32 	%f21, %r66;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r67, %f22;
	mov.u32 	%r68, 2;
	shfl.sync.bfly.b32 	%r69|%p8, %r67, %r68, %r57, %r59;
	mov.b32 	%f23, %r69;
	max.f32 	%f24, %f22, %f23;
	mov.b32 	%r70, %f24;
	mov.u32 	%r71, 1;
	shfl.sync.bfly.b32 	%r72|%p9, %r70, %r71, %r57, %r59;
	mov.b32 	%f25, %r72;
	max.f32 	%f4, %f24, %f25;
	mul.lo.s32 	%r73, %r2, %r45;
	mad.lo.s32 	%r19, %r1, %r46, %r73;
	mov.f32 	%f59, 0f00000000;
	@%p1 bra 	$L__BB18_8;

	shl.b32 	%r75, %r109, 2;
	mov.u32 	%r76, data_soft_max_f32;
	add.s32 	%r77, %r76, %r75;
	add.s32 	%r107, %r77, 128;
	mov.f32 	%f59, 0f00000000;
	mov.u32 	%r108, 0;
	mov.u32 	%r106, %r109;

$L__BB18_6:
	setp.ge.s32 	%p11, %r106, %r38;
	@%p11 bra 	$L__BB18_8;

	ld.shared.f32 	%f27, [%r107];
	sub.f32 	%f28, %f27, %f4;
	mov.f32 	%f29, 0f3F000000;
	mov.f32 	%f30, 0f3BBB989D;
	fma.rn.f32 	%f31, %f28, %f30, %f29;
	cvt.sat.f32.f32 	%f32, %f31;
	mov.f32 	%f33, 0f4B400001;
	mov.f32 	%f34, 0f437C0000;
	fma.rm.f32 	%f35, %f32, %f34, %f33;
	add.f32 	%f36, %f35, 0fCB40007F;
	neg.f32 	%f37, %f36;
	mov.f32 	%f38, 0f3FB8AA3B;
	fma.rn.f32 	%f39, %f28, %f38, %f37;
	mov.f32 	%f40, 0f32A57060;
	fma.rn.f32 	%f41, %f28, %f40, %f39;
	mov.b32 	%r78, %f35;
	shl.b32 	%r79, %r78, 23;
	mov.b32 	%f42, %r79;
	ex2.approx.ftz.f32 	%f43, %f41;
	mul.f32 	%f44, %f43, %f42;
	add.f32 	%f59, %f59, %f44;
	st.shared.f32 	[%r107], %f44;
	add.s32 	%r107, %r107, 128;
	add.s32 	%r106, %r106, 32;
	add.s32 	%r108, %r108, 32;
	setp.lt.s32 	%p12, %r108, %r38;
	@%p12 bra 	$L__BB18_6;

$L__BB18_8:
	mov.b32 	%r80, %f59;
	shfl.sync.bfly.b32 	%r84|%p13, %r80, %r58, %r57, %r59;
	mov.b32 	%f45, %r84;
	add.f32 	%f46, %f59, %f45;
	mov.b32 	%r85, %f46;
	shfl.sync.bfly.b32 	%r87|%p14, %r85, %r62, %r57, %r59;
	mov.b32 	%f47, %r87;
	add.f32 	%f48, %f46, %f47;
	mov.b32 	%r88, %f48;
	shfl.sync.bfly.b32 	%r90|%p15, %r88, %r65, %r57, %r59;
	mov.b32 	%f49, %r90;
	add.f32 	%f50, %f48, %f49;
	mov.b32 	%r91, %f50;
	shfl.sync.bfly.b32 	%r93|%p16, %r91, %r68, %r57, %r59;
	mov.b32 	%f51, %r93;
	add.f32 	%f52, %f50, %f51;
	mov.b32 	%r94, %f52;
	shfl.sync.bfly.b32 	%r96|%p17, %r94, %r71, %r57, %r59;
	mov.b32 	%f53, %r96;
	add.f32 	%f8, %f52, %f53;
	@%p1 bra 	$L__BB18_12;

	mul.lo.s32 	%r111, %r109, %r47;
	shl.b32 	%r28, %r47, 5;
	shl.b32 	%r98, %r109, 2;
	mov.u32 	%r99, data_soft_max_f32;
	add.s32 	%r100, %r99, %r98;
	add.s32 	%r110, %r100, 128;
	cvt.u64.u32 	%rd4, %r19;
	cvta.to.global.u64 	%rd5, %rd8;
	rcp.rn.f32 	%f9, %f8;
	mov.u32 	%r112, 0;

$L__BB18_10:
	setp.ge.s32 	%p19, %r109, %r38;
	@%p19 bra 	$L__BB18_12;

	ld.shared.f32 	%f54, [%r110];
	mul.f32 	%f55, %f9, %f54;
	cvt.s64.s32 	%rd19, %r111;
	add.s64 	%rd20, %rd19, %rd4;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.f32 	[%rd22], %f55;
	add.s32 	%r111, %r111, %r28;
	add.s32 	%r110, %r110, 128;
	add.s32 	%r109, %r109, 32;
	add.s32 	%r112, %r112, 32;
	setp.lt.s32 	%p20, %r112, %r38;
	@%p20 bra 	$L__BB18_10;

$L__BB18_12:
	ret;

}
	// .globl	scaled_masked_softmax_64_f32
.visible .entry scaled_masked_softmax_64_f32(
	.param .u64 scaled_masked_softmax_64_f32_param_0,
	.param .u64 scaled_masked_softmax_64_f32_param_1,
	.param .f32 scaled_masked_softmax_64_f32_param_2,
	.param .u64 scaled_masked_softmax_64_f32_param_3,
	.param .u32 scaled_masked_softmax_64_f32_param_4,
	.param .u32 scaled_masked_softmax_64_f32_param_5,
	.param .u32 scaled_masked_softmax_64_f32_param_6,
	.param .u32 scaled_masked_softmax_64_f32_param_7,
	.param .u32 scaled_masked_softmax_64_f32_param_8,
	.param .u32 scaled_masked_softmax_64_f32_param_9,
	.param .u32 scaled_masked_softmax_64_f32_param_10,
	.param .u32 scaled_masked_softmax_64_f32_param_11,
	.param .u32 scaled_masked_softmax_64_f32_param_12,
	.param .u32 scaled_masked_softmax_64_f32_param_13,
	.param .u32 scaled_masked_softmax_64_f32_param_14,
	.param .u32 scaled_masked_softmax_64_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_64_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_64_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_64_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_64_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_64_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_64_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_64_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_64_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_64_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_64_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_64_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_64_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_64_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_64_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB19_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB19_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB19_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 6;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 6;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 256;
	add.s32 	%r157, %r157, 64;
	add.s32 	%r161, %r161, 64;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB19_2;

$L__BB19_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB19_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB19_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB19_8;

	st.shared.f32 	[%r17], %f4;

$L__BB19_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB19_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB19_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB19_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 256;
	add.s32 	%r162, %r162, 64;
	add.s32 	%r164, %r164, 64;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB19_10;

$L__BB19_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB19_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB19_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB19_16;

	st.shared.f32 	[%r17], %f9;

$L__BB19_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB19_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 6;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB19_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB19_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 256;
	add.s32 	%r165, %r165, 64;
	add.s32 	%r168, %r168, 64;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB19_18;

$L__BB19_20:
	ret;

}
	// .globl	scaled_masked_softmax_128_f32
.visible .entry scaled_masked_softmax_128_f32(
	.param .u64 scaled_masked_softmax_128_f32_param_0,
	.param .u64 scaled_masked_softmax_128_f32_param_1,
	.param .f32 scaled_masked_softmax_128_f32_param_2,
	.param .u64 scaled_masked_softmax_128_f32_param_3,
	.param .u32 scaled_masked_softmax_128_f32_param_4,
	.param .u32 scaled_masked_softmax_128_f32_param_5,
	.param .u32 scaled_masked_softmax_128_f32_param_6,
	.param .u32 scaled_masked_softmax_128_f32_param_7,
	.param .u32 scaled_masked_softmax_128_f32_param_8,
	.param .u32 scaled_masked_softmax_128_f32_param_9,
	.param .u32 scaled_masked_softmax_128_f32_param_10,
	.param .u32 scaled_masked_softmax_128_f32_param_11,
	.param .u32 scaled_masked_softmax_128_f32_param_12,
	.param .u32 scaled_masked_softmax_128_f32_param_13,
	.param .u32 scaled_masked_softmax_128_f32_param_14,
	.param .u32 scaled_masked_softmax_128_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<167>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_128_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_128_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_128_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_128_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_128_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_128_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_128_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_128_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_128_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_128_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_128_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_128_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_128_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_128_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB20_4;

	mov.u32 	%r155, %tid.x;
	mul.lo.s32 	%r158, %r155, %r44;
	mul.lo.s32 	%r157, %r155, %r41;
	shl.b32 	%r52, %r155, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r156, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r159, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB20_2:
	setp.ge.s32 	%p2, %r155, %r38;
	@%p2 bra 	$L__BB20_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r157;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r158;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r156], %f17;
	max.f32 	%f79, %f79, %f17;
	mad.lo.s32 	%r158, %r44, 126, %r158;
	mad.lo.s32 	%r157, %r41, 126, %r157;
	add.s32 	%r156, %r156, 504;
	add.s32 	%r155, %r155, 126;
	add.s32 	%r159, %r159, 126;
	setp.lt.s32 	%p4, %r159, %r38;
	@%p4 bra 	$L__BB20_2;

$L__BB20_4:
	mov.b32 	%r61, %f79;
	mov.u32 	%r62, 31;
	mov.u32 	%r63, 16;
	mov.u32 	%r64, -1;
	shfl.sync.bfly.b32 	%r65|%p5, %r61, %r63, %r62, %r64;
	mov.b32 	%f18, %r65;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r66, %f19;
	mov.u32 	%r67, 8;
	shfl.sync.bfly.b32 	%r68|%p6, %r66, %r67, %r62, %r64;
	mov.b32 	%f20, %r68;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r69, %f21;
	mov.u32 	%r70, 4;
	shfl.sync.bfly.b32 	%r71|%p7, %r69, %r70, %r62, %r64;
	mov.b32 	%f22, %r71;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r72, %f23;
	mov.u32 	%r73, 2;
	shfl.sync.bfly.b32 	%r74|%p8, %r72, %r73, %r62, %r64;
	mov.b32 	%f24, %r74;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r75, %f25;
	mov.u32 	%r76, 1;
	shfl.sync.bfly.b32 	%r77|%p9, %r75, %r76, %r62, %r64;
	mov.b32 	%f26, %r77;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r163, %tid.x;
	shr.u32 	%r79, %r163, 5;
	setp.ne.s32 	%p10, %r79, 0;
	shl.b32 	%r80, %r163, 2;
	and.b32  	%r81, %r80, 124;
	mov.u32 	%r82, data_soft_max_f32;
	add.s32 	%r16, %r82, %r81;
	@%p10 bra 	$L__BB20_6;

	mov.u32 	%r83, -8388608;
	st.shared.u32 	[%r16], %r83;

$L__BB20_6:
	bar.sync 	0;
	and.b32  	%r85, %r163, 31;
	setp.ne.s32 	%p11, %r85, 0;
	shr.u32 	%r86, %r163, 3;
	and.b32  	%r87, %r86, 536870908;
	add.s32 	%r17, %r82, %r87;
	@%p11 bra 	$L__BB20_8;

	st.shared.f32 	[%r17], %f4;

$L__BB20_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r89, %f28;
	mov.u32 	%r90, 31;
	mov.u32 	%r91, 16;
	mov.u32 	%r92, -1;
	shfl.sync.bfly.b32 	%r93|%p13, %r89, %r91, %r90, %r92;
	mov.b32 	%f29, %r93;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r94, %f30;
	mov.u32 	%r95, 8;
	shfl.sync.bfly.b32 	%r96|%p14, %r94, %r95, %r90, %r92;
	mov.b32 	%f31, %r96;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r97, %f32;
	mov.u32 	%r98, 4;
	shfl.sync.bfly.b32 	%r99|%p15, %r97, %r98, %r90, %r92;
	mov.b32 	%f33, %r99;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r100, %f34;
	mov.u32 	%r101, 2;
	shfl.sync.bfly.b32 	%r102|%p16, %r100, %r101, %r90, %r92;
	mov.b32 	%f35, %r102;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r103, %f36;
	mov.u32 	%r104, 1;
	shfl.sync.bfly.b32 	%r105|%p17, %r103, %r104, %r90, %r92;
	mov.b32 	%f37, %r105;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB20_12;

	mov.u32 	%r160, %tid.x;
	shl.b32 	%r107, %r160, 2;
	add.s32 	%r109, %r82, %r107;
	add.s32 	%r161, %r109, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r162, 0;

$L__BB20_10:
	setp.ge.s32 	%p18, %r160, %r38;
	@%p18 bra 	$L__BB20_12;

	ld.shared.f32 	%f39, [%r161];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r110, %f47;
	shl.b32 	%r111, %r110, 23;
	mov.b32 	%f54, %r111;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r161], %f56;
	add.s32 	%r161, %r161, 504;
	add.s32 	%r160, %r160, 126;
	add.s32 	%r162, %r162, 126;
	setp.lt.s32 	%p19, %r162, %r38;
	@%p19 bra 	$L__BB20_10;

$L__BB20_12:
	mov.b32 	%r114, %f81;
	shfl.sync.bfly.b32 	%r118|%p21, %r114, %r91, %r90, %r92;
	mov.b32 	%f57, %r118;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r119, %f58;
	shfl.sync.bfly.b32 	%r121|%p22, %r119, %r95, %r90, %r92;
	mov.b32 	%f59, %r121;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r122, %f60;
	shfl.sync.bfly.b32 	%r124|%p23, %r122, %r98, %r90, %r92;
	mov.b32 	%f61, %r124;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r125, %f62;
	shfl.sync.bfly.b32 	%r127|%p24, %r125, %r101, %r90, %r92;
	mov.b32 	%f63, %r127;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r128, %f64;
	shfl.sync.bfly.b32 	%r130|%p25, %r128, %r104, %r90, %r92;
	mov.b32 	%f65, %r130;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB20_14;

	mov.u32 	%r131, 0;
	st.shared.u32 	[%r16], %r131;

$L__BB20_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB20_16;

	st.shared.f32 	[%r17], %f9;

$L__BB20_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r134, %f66;
	mov.u32 	%r135, 31;
	mov.u32 	%r136, 16;
	mov.u32 	%r137, -1;
	shfl.sync.bfly.b32 	%r138|%p28, %r134, %r136, %r135, %r137;
	mov.b32 	%f67, %r138;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r139, %f68;
	mov.u32 	%r140, 8;
	shfl.sync.bfly.b32 	%r141|%p29, %r139, %r140, %r135, %r137;
	mov.b32 	%f69, %r141;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r142, %f70;
	mov.u32 	%r143, 4;
	shfl.sync.bfly.b32 	%r144|%p30, %r142, %r143, %r135, %r137;
	mov.b32 	%f71, %r144;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r145, %f72;
	mov.u32 	%r146, 2;
	shfl.sync.bfly.b32 	%r147|%p31, %r145, %r146, %r135, %r137;
	mov.b32 	%f73, %r147;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r148, %f74;
	mov.u32 	%r149, 1;
	shfl.sync.bfly.b32 	%r150|%p32, %r148, %r149, %r135, %r137;
	mov.b32 	%f75, %r150;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB20_20;

	mul.lo.s32 	%r165, %r163, %r45;
	mul.lo.s32 	%r28, %r45, 126;
	add.s32 	%r154, %r82, %r80;
	add.s32 	%r164, %r154, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r166, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB20_18:
	setp.ge.s32 	%p33, %r163, %r38;
	@%p33 bra 	$L__BB20_20;

	ld.shared.f32 	%f76, [%r164];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r165;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r165, %r165, %r28;
	add.s32 	%r164, %r164, 504;
	add.s32 	%r163, %r163, 126;
	add.s32 	%r166, %r166, 126;
	setp.lt.s32 	%p34, %r166, %r38;
	@%p34 bra 	$L__BB20_18;

$L__BB20_20:
	ret;

}
	// .globl	scaled_masked_softmax_256_f32
.visible .entry scaled_masked_softmax_256_f32(
	.param .u64 scaled_masked_softmax_256_f32_param_0,
	.param .u64 scaled_masked_softmax_256_f32_param_1,
	.param .f32 scaled_masked_softmax_256_f32_param_2,
	.param .u64 scaled_masked_softmax_256_f32_param_3,
	.param .u32 scaled_masked_softmax_256_f32_param_4,
	.param .u32 scaled_masked_softmax_256_f32_param_5,
	.param .u32 scaled_masked_softmax_256_f32_param_6,
	.param .u32 scaled_masked_softmax_256_f32_param_7,
	.param .u32 scaled_masked_softmax_256_f32_param_8,
	.param .u32 scaled_masked_softmax_256_f32_param_9,
	.param .u32 scaled_masked_softmax_256_f32_param_10,
	.param .u32 scaled_masked_softmax_256_f32_param_11,
	.param .u32 scaled_masked_softmax_256_f32_param_12,
	.param .u32 scaled_masked_softmax_256_f32_param_13,
	.param .u32 scaled_masked_softmax_256_f32_param_14,
	.param .u32 scaled_masked_softmax_256_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_256_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_256_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_256_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_256_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_256_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_256_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_256_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_256_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_256_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_256_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_256_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_256_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_256_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_256_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB21_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB21_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB21_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 8;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 8;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 1024;
	add.s32 	%r157, %r157, 256;
	add.s32 	%r161, %r161, 256;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB21_2;

$L__BB21_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB21_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB21_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB21_8;

	st.shared.f32 	[%r17], %f4;

$L__BB21_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB21_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB21_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB21_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 1024;
	add.s32 	%r162, %r162, 256;
	add.s32 	%r164, %r164, 256;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB21_10;

$L__BB21_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB21_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB21_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB21_16;

	st.shared.f32 	[%r17], %f9;

$L__BB21_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB21_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 8;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB21_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB21_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 1024;
	add.s32 	%r165, %r165, 256;
	add.s32 	%r168, %r168, 256;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB21_18;

$L__BB21_20:
	ret;

}
	// .globl	scaled_masked_softmax_512_f32
.visible .entry scaled_masked_softmax_512_f32(
	.param .u64 scaled_masked_softmax_512_f32_param_0,
	.param .u64 scaled_masked_softmax_512_f32_param_1,
	.param .f32 scaled_masked_softmax_512_f32_param_2,
	.param .u64 scaled_masked_softmax_512_f32_param_3,
	.param .u32 scaled_masked_softmax_512_f32_param_4,
	.param .u32 scaled_masked_softmax_512_f32_param_5,
	.param .u32 scaled_masked_softmax_512_f32_param_6,
	.param .u32 scaled_masked_softmax_512_f32_param_7,
	.param .u32 scaled_masked_softmax_512_f32_param_8,
	.param .u32 scaled_masked_softmax_512_f32_param_9,
	.param .u32 scaled_masked_softmax_512_f32_param_10,
	.param .u32 scaled_masked_softmax_512_f32_param_11,
	.param .u32 scaled_masked_softmax_512_f32_param_12,
	.param .u32 scaled_masked_softmax_512_f32_param_13,
	.param .u32 scaled_masked_softmax_512_f32_param_14,
	.param .u32 scaled_masked_softmax_512_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_512_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_512_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_512_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_512_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_512_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_512_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_512_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_512_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_512_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_512_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_512_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_512_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_512_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_512_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB22_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB22_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB22_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 9;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 9;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 2048;
	add.s32 	%r157, %r157, 512;
	add.s32 	%r161, %r161, 512;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB22_2;

$L__BB22_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB22_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB22_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB22_8;

	st.shared.f32 	[%r17], %f4;

$L__BB22_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB22_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB22_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB22_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 2048;
	add.s32 	%r162, %r162, 512;
	add.s32 	%r164, %r164, 512;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB22_10;

$L__BB22_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB22_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB22_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB22_16;

	st.shared.f32 	[%r17], %f9;

$L__BB22_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB22_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 9;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB22_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB22_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 2048;
	add.s32 	%r165, %r165, 512;
	add.s32 	%r168, %r168, 512;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB22_18;

$L__BB22_20:
	ret;

}
	// .globl	scaled_masked_softmax_1024_f32
.visible .entry scaled_masked_softmax_1024_f32(
	.param .u64 scaled_masked_softmax_1024_f32_param_0,
	.param .u64 scaled_masked_softmax_1024_f32_param_1,
	.param .f32 scaled_masked_softmax_1024_f32_param_2,
	.param .u64 scaled_masked_softmax_1024_f32_param_3,
	.param .u32 scaled_masked_softmax_1024_f32_param_4,
	.param .u32 scaled_masked_softmax_1024_f32_param_5,
	.param .u32 scaled_masked_softmax_1024_f32_param_6,
	.param .u32 scaled_masked_softmax_1024_f32_param_7,
	.param .u32 scaled_masked_softmax_1024_f32_param_8,
	.param .u32 scaled_masked_softmax_1024_f32_param_9,
	.param .u32 scaled_masked_softmax_1024_f32_param_10,
	.param .u32 scaled_masked_softmax_1024_f32_param_11,
	.param .u32 scaled_masked_softmax_1024_f32_param_12,
	.param .u32 scaled_masked_softmax_1024_f32_param_13,
	.param .u32 scaled_masked_softmax_1024_f32_param_14,
	.param .u32 scaled_masked_softmax_1024_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_1024_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_1024_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_1024_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_1024_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_1024_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_1024_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_1024_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_1024_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_1024_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_1024_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_1024_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_1024_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_1024_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_1024_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB23_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB23_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB23_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 10;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 10;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB23_2;

$L__BB23_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB23_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB23_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB23_8;

	st.shared.f32 	[%r17], %f4;

$L__BB23_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB23_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB23_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB23_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB23_10;

$L__BB23_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB23_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB23_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB23_16;

	st.shared.f32 	[%r17], %f9;

$L__BB23_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB23_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 10;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB23_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB23_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB23_18;

$L__BB23_20:
	ret;

}
	// .globl	scaled_masked_softmax_2048_f32
.visible .entry scaled_masked_softmax_2048_f32(
	.param .u64 scaled_masked_softmax_2048_f32_param_0,
	.param .u64 scaled_masked_softmax_2048_f32_param_1,
	.param .f32 scaled_masked_softmax_2048_f32_param_2,
	.param .u64 scaled_masked_softmax_2048_f32_param_3,
	.param .u32 scaled_masked_softmax_2048_f32_param_4,
	.param .u32 scaled_masked_softmax_2048_f32_param_5,
	.param .u32 scaled_masked_softmax_2048_f32_param_6,
	.param .u32 scaled_masked_softmax_2048_f32_param_7,
	.param .u32 scaled_masked_softmax_2048_f32_param_8,
	.param .u32 scaled_masked_softmax_2048_f32_param_9,
	.param .u32 scaled_masked_softmax_2048_f32_param_10,
	.param .u32 scaled_masked_softmax_2048_f32_param_11,
	.param .u32 scaled_masked_softmax_2048_f32_param_12,
	.param .u32 scaled_masked_softmax_2048_f32_param_13,
	.param .u32 scaled_masked_softmax_2048_f32_param_14,
	.param .u32 scaled_masked_softmax_2048_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_2048_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_2048_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_2048_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_2048_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_2048_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_2048_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_2048_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_2048_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_2048_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_2048_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_2048_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_2048_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_2048_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_2048_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB24_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB24_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB24_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 10;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 10;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB24_2;

$L__BB24_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB24_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB24_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB24_8;

	st.shared.f32 	[%r17], %f4;

$L__BB24_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB24_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB24_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB24_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB24_10;

$L__BB24_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB24_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB24_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB24_16;

	st.shared.f32 	[%r17], %f9;

$L__BB24_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB24_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 10;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB24_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB24_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB24_18;

$L__BB24_20:
	ret;

}
	// .globl	scaled_masked_softmax_4096_f32
.visible .entry scaled_masked_softmax_4096_f32(
	.param .u64 scaled_masked_softmax_4096_f32_param_0,
	.param .u64 scaled_masked_softmax_4096_f32_param_1,
	.param .f32 scaled_masked_softmax_4096_f32_param_2,
	.param .u64 scaled_masked_softmax_4096_f32_param_3,
	.param .u32 scaled_masked_softmax_4096_f32_param_4,
	.param .u32 scaled_masked_softmax_4096_f32_param_5,
	.param .u32 scaled_masked_softmax_4096_f32_param_6,
	.param .u32 scaled_masked_softmax_4096_f32_param_7,
	.param .u32 scaled_masked_softmax_4096_f32_param_8,
	.param .u32 scaled_masked_softmax_4096_f32_param_9,
	.param .u32 scaled_masked_softmax_4096_f32_param_10,
	.param .u32 scaled_masked_softmax_4096_f32_param_11,
	.param .u32 scaled_masked_softmax_4096_f32_param_12,
	.param .u32 scaled_masked_softmax_4096_f32_param_13,
	.param .u32 scaled_masked_softmax_4096_f32_param_14,
	.param .u32 scaled_masked_softmax_4096_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_4096_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_4096_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_4096_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_4096_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_4096_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_4096_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_4096_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_4096_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_4096_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_4096_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_4096_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_4096_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_4096_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_4096_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB25_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB25_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB25_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 10;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 10;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB25_2;

$L__BB25_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB25_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB25_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB25_8;

	st.shared.f32 	[%r17], %f4;

$L__BB25_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB25_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB25_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB25_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB25_10;

$L__BB25_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB25_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB25_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB25_16;

	st.shared.f32 	[%r17], %f9;

$L__BB25_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB25_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 10;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB25_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB25_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB25_18;

$L__BB25_20:
	ret;

}
	// .globl	scaled_masked_softmax_8192_f32
.visible .entry scaled_masked_softmax_8192_f32(
	.param .u64 scaled_masked_softmax_8192_f32_param_0,
	.param .u64 scaled_masked_softmax_8192_f32_param_1,
	.param .f32 scaled_masked_softmax_8192_f32_param_2,
	.param .u64 scaled_masked_softmax_8192_f32_param_3,
	.param .u32 scaled_masked_softmax_8192_f32_param_4,
	.param .u32 scaled_masked_softmax_8192_f32_param_5,
	.param .u32 scaled_masked_softmax_8192_f32_param_6,
	.param .u32 scaled_masked_softmax_8192_f32_param_7,
	.param .u32 scaled_masked_softmax_8192_f32_param_8,
	.param .u32 scaled_masked_softmax_8192_f32_param_9,
	.param .u32 scaled_masked_softmax_8192_f32_param_10,
	.param .u32 scaled_masked_softmax_8192_f32_param_11,
	.param .u32 scaled_masked_softmax_8192_f32_param_12,
	.param .u32 scaled_masked_softmax_8192_f32_param_13,
	.param .u32 scaled_masked_softmax_8192_f32_param_14,
	.param .u32 scaled_masked_softmax_8192_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_8192_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_8192_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_8192_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_8192_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_8192_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_8192_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_8192_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_8192_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_8192_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_8192_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_8192_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_8192_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_8192_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_8192_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB26_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB26_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB26_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 10;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 10;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB26_2;

$L__BB26_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB26_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB26_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB26_8;

	st.shared.f32 	[%r17], %f4;

$L__BB26_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB26_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB26_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB26_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB26_10;

$L__BB26_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB26_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB26_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB26_16;

	st.shared.f32 	[%r17], %f9;

$L__BB26_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB26_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 10;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB26_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB26_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB26_18;

$L__BB26_20:
	ret;

}
	// .globl	scaled_masked_softmax_16384_f32
.visible .entry scaled_masked_softmax_16384_f32(
	.param .u64 scaled_masked_softmax_16384_f32_param_0,
	.param .u64 scaled_masked_softmax_16384_f32_param_1,
	.param .f32 scaled_masked_softmax_16384_f32_param_2,
	.param .u64 scaled_masked_softmax_16384_f32_param_3,
	.param .u32 scaled_masked_softmax_16384_f32_param_4,
	.param .u32 scaled_masked_softmax_16384_f32_param_5,
	.param .u32 scaled_masked_softmax_16384_f32_param_6,
	.param .u32 scaled_masked_softmax_16384_f32_param_7,
	.param .u32 scaled_masked_softmax_16384_f32_param_8,
	.param .u32 scaled_masked_softmax_16384_f32_param_9,
	.param .u32 scaled_masked_softmax_16384_f32_param_10,
	.param .u32 scaled_masked_softmax_16384_f32_param_11,
	.param .u32 scaled_masked_softmax_16384_f32_param_12,
	.param .u32 scaled_masked_softmax_16384_f32_param_13,
	.param .u32 scaled_masked_softmax_16384_f32_param_14,
	.param .u32 scaled_masked_softmax_16384_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_16384_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_16384_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_16384_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_16384_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_16384_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_16384_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_16384_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_16384_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_16384_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_16384_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_16384_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_16384_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_16384_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_16384_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB27_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB27_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB27_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 10;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 10;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB27_2;

$L__BB27_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB27_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB27_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB27_8;

	st.shared.f32 	[%r17], %f4;

$L__BB27_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB27_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB27_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB27_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB27_10;

$L__BB27_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB27_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB27_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB27_16;

	st.shared.f32 	[%r17], %f9;

$L__BB27_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB27_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 10;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB27_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB27_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB27_18;

$L__BB27_20:
	ret;

}
	// .globl	scaled_masked_softmax_32768_f32
.visible .entry scaled_masked_softmax_32768_f32(
	.param .u64 scaled_masked_softmax_32768_f32_param_0,
	.param .u64 scaled_masked_softmax_32768_f32_param_1,
	.param .f32 scaled_masked_softmax_32768_f32_param_2,
	.param .u64 scaled_masked_softmax_32768_f32_param_3,
	.param .u32 scaled_masked_softmax_32768_f32_param_4,
	.param .u32 scaled_masked_softmax_32768_f32_param_5,
	.param .u32 scaled_masked_softmax_32768_f32_param_6,
	.param .u32 scaled_masked_softmax_32768_f32_param_7,
	.param .u32 scaled_masked_softmax_32768_f32_param_8,
	.param .u32 scaled_masked_softmax_32768_f32_param_9,
	.param .u32 scaled_masked_softmax_32768_f32_param_10,
	.param .u32 scaled_masked_softmax_32768_f32_param_11,
	.param .u32 scaled_masked_softmax_32768_f32_param_12,
	.param .u32 scaled_masked_softmax_32768_f32_param_13,
	.param .u32 scaled_masked_softmax_32768_f32_param_14,
	.param .u32 scaled_masked_softmax_32768_f32_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [scaled_masked_softmax_32768_f32_param_0];
	ld.param.u64 	%rd3, [scaled_masked_softmax_32768_f32_param_1];
	ld.param.f32 	%f12, [scaled_masked_softmax_32768_f32_param_2];
	ld.param.u64 	%rd4, [scaled_masked_softmax_32768_f32_param_3];
	ld.param.u32 	%r38, [scaled_masked_softmax_32768_f32_param_6];
	ld.param.u32 	%r39, [scaled_masked_softmax_32768_f32_param_7];
	ld.param.u32 	%r40, [scaled_masked_softmax_32768_f32_param_8];
	ld.param.u32 	%r41, [scaled_masked_softmax_32768_f32_param_9];
	ld.param.u32 	%r42, [scaled_masked_softmax_32768_f32_param_10];
	ld.param.u32 	%r43, [scaled_masked_softmax_32768_f32_param_11];
	ld.param.u32 	%r44, [scaled_masked_softmax_32768_f32_param_12];
	ld.param.u32 	%r46, [scaled_masked_softmax_32768_f32_param_13];
	ld.param.u32 	%r47, [scaled_masked_softmax_32768_f32_param_14];
	ld.param.u32 	%r45, [scaled_masked_softmax_32768_f32_param_15];
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ctaid.z;
	mul.lo.s32 	%r50, %r49, %r46;
	mad.lo.s32 	%r1, %r48, %r47, %r50;
	setp.lt.s32 	%p1, %r38, 1;
	mov.f32 	%f79, 0fFF800000;
	@%p1 bra 	$L__BB28_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r44;
	mul.lo.s32 	%r159, %r157, %r41;
	shl.b32 	%r52, %r157, 2;
	mov.u32 	%r53, data_soft_max_f32;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r158, %r54, 128;
	mov.f32 	%f79, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd15, %rd3;

$L__BB28_2:
	setp.ge.s32 	%p2, %r157, %r38;
	@%p2 bra 	$L__BB28_4;

	mul.lo.s32 	%r57, %r49, %r39;
	mad.lo.s32 	%r58, %r48, %r40, %r57;
	cvt.u64.u32 	%rd5, %r58;
	cvt.s64.s32 	%rd6, %r159;
	add.s64 	%rd7, %rd6, %rd5;
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f15, [%rd10];
	mul.lo.s32 	%r59, %r49, %r42;
	mad.lo.s32 	%r60, %r48, %r43, %r59;
	cvt.u64.u32 	%rd11, %r60;
	setp.eq.s64 	%p3, %rd3, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	cvt.s64.s32 	%rd13, %r160;
	add.s64 	%rd14, %rd12, %rd13;
	shl.b64 	%rd16, %rd14, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.f32 	%f16, [%rd17];
	fma.rn.f32 	%f17, %f15, %f12, %f16;
	st.shared.f32 	[%r158], %f17;
	max.f32 	%f79, %f79, %f17;
	shl.b32 	%r61, %r44, 10;
	add.s32 	%r160, %r160, %r61;
	shl.b32 	%r62, %r41, 10;
	add.s32 	%r159, %r159, %r62;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r38;
	@%p4 bra 	$L__BB28_2;

$L__BB28_4:
	mov.b32 	%r63, %f79;
	mov.u32 	%r64, 31;
	mov.u32 	%r65, 16;
	mov.u32 	%r66, -1;
	shfl.sync.bfly.b32 	%r67|%p5, %r63, %r65, %r64, %r66;
	mov.b32 	%f18, %r67;
	max.f32 	%f19, %f79, %f18;
	mov.b32 	%r68, %f19;
	mov.u32 	%r69, 8;
	shfl.sync.bfly.b32 	%r70|%p6, %r68, %r69, %r64, %r66;
	mov.b32 	%f20, %r70;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r71, %f21;
	mov.u32 	%r72, 4;
	shfl.sync.bfly.b32 	%r73|%p7, %r71, %r72, %r64, %r66;
	mov.b32 	%f22, %r73;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r74, %f23;
	mov.u32 	%r75, 2;
	shfl.sync.bfly.b32 	%r76|%p8, %r74, %r75, %r64, %r66;
	mov.b32 	%f24, %r76;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r77, %f25;
	mov.u32 	%r78, 1;
	shfl.sync.bfly.b32 	%r79|%p9, %r77, %r78, %r64, %r66;
	mov.b32 	%f26, %r79;
	max.f32 	%f4, %f25, %f26;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r81, %r165, 5;
	setp.ne.s32 	%p10, %r81, 0;
	shl.b32 	%r82, %r165, 2;
	and.b32  	%r83, %r82, 124;
	mov.u32 	%r84, data_soft_max_f32;
	add.s32 	%r16, %r84, %r83;
	@%p10 bra 	$L__BB28_6;

	mov.u32 	%r85, -8388608;
	st.shared.u32 	[%r16], %r85;

$L__BB28_6:
	bar.sync 	0;
	and.b32  	%r87, %r165, 31;
	setp.ne.s32 	%p11, %r87, 0;
	shr.u32 	%r88, %r165, 3;
	and.b32  	%r89, %r88, 536870908;
	add.s32 	%r17, %r84, %r89;
	@%p11 bra 	$L__BB28_8;

	st.shared.f32 	[%r17], %f4;

$L__BB28_8:
	bar.sync 	0;
	ld.shared.f32 	%f28, [%r16];
	mov.b32 	%r91, %f28;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.bfly.b32 	%r95|%p13, %r91, %r93, %r92, %r94;
	mov.b32 	%f29, %r95;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r96, %f30;
	mov.u32 	%r97, 8;
	shfl.sync.bfly.b32 	%r98|%p14, %r96, %r97, %r92, %r94;
	mov.b32 	%f31, %r98;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r99, %f32;
	mov.u32 	%r100, 4;
	shfl.sync.bfly.b32 	%r101|%p15, %r99, %r100, %r92, %r94;
	mov.b32 	%f33, %r101;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r102, %f34;
	mov.u32 	%r103, 2;
	shfl.sync.bfly.b32 	%r104|%p16, %r102, %r103, %r92, %r94;
	mov.b32 	%f35, %r104;
	max.f32 	%f36, %f34, %f35;
	mov.b32 	%r105, %f36;
	mov.u32 	%r106, 1;
	shfl.sync.bfly.b32 	%r107|%p17, %r105, %r106, %r92, %r94;
	mov.b32 	%f37, %r107;
	max.f32 	%f5, %f36, %f37;
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB28_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r109, %r162, 2;
	add.s32 	%r111, %r84, %r109;
	add.s32 	%r163, %r111, 128;
	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB28_10:
	setp.ge.s32 	%p18, %r162, %r38;
	@%p18 bra 	$L__BB28_12;

	ld.shared.f32 	%f39, [%r163];
	sub.f32 	%f40, %f39, %f5;
	mov.f32 	%f41, 0f3F000000;
	mov.f32 	%f42, 0f3BBB989D;
	fma.rn.f32 	%f43, %f40, %f42, %f41;
	cvt.sat.f32.f32 	%f44, %f43;
	mov.f32 	%f45, 0f4B400001;
	mov.f32 	%f46, 0f437C0000;
	fma.rm.f32 	%f47, %f44, %f46, %f45;
	add.f32 	%f48, %f47, 0fCB40007F;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FB8AA3B;
	fma.rn.f32 	%f51, %f40, %f50, %f49;
	mov.f32 	%f52, 0f32A57060;
	fma.rn.f32 	%f53, %f40, %f52, %f51;
	mov.b32 	%r112, %f47;
	shl.b32 	%r113, %r112, 23;
	mov.b32 	%f54, %r113;
	ex2.approx.ftz.f32 	%f55, %f53;
	mul.f32 	%f56, %f55, %f54;
	add.f32 	%f81, %f81, %f56;
	st.shared.f32 	[%r163], %f56;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r38;
	@%p19 bra 	$L__BB28_10;

$L__BB28_12:
	mov.b32 	%r116, %f81;
	shfl.sync.bfly.b32 	%r120|%p21, %r116, %r93, %r92, %r94;
	mov.b32 	%f57, %r120;
	add.f32 	%f58, %f81, %f57;
	mov.b32 	%r121, %f58;
	shfl.sync.bfly.b32 	%r123|%p22, %r121, %r97, %r92, %r94;
	mov.b32 	%f59, %r123;
	add.f32 	%f60, %f58, %f59;
	mov.b32 	%r124, %f60;
	shfl.sync.bfly.b32 	%r126|%p23, %r124, %r100, %r92, %r94;
	mov.b32 	%f61, %r126;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r127, %f62;
	shfl.sync.bfly.b32 	%r129|%p24, %r127, %r103, %r92, %r94;
	mov.b32 	%f63, %r129;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r130, %f64;
	shfl.sync.bfly.b32 	%r132|%p25, %r130, %r106, %r92, %r94;
	mov.b32 	%f65, %r132;
	add.f32 	%f9, %f64, %f65;
	bar.sync 	0;
	@%p10 bra 	$L__BB28_14;

	mov.u32 	%r133, 0;
	st.shared.u32 	[%r16], %r133;

$L__BB28_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB28_16;

	st.shared.f32 	[%r17], %f9;

$L__BB28_16:
	bar.sync 	0;
	ld.shared.f32 	%f66, [%r16];
	mov.b32 	%r136, %f66;
	mov.u32 	%r137, 31;
	mov.u32 	%r138, 16;
	mov.u32 	%r139, -1;
	shfl.sync.bfly.b32 	%r140|%p28, %r136, %r138, %r137, %r139;
	mov.b32 	%f67, %r140;
	add.f32 	%f68, %f66, %f67;
	mov.b32 	%r141, %f68;
	mov.u32 	%r142, 8;
	shfl.sync.bfly.b32 	%r143|%p29, %r141, %r142, %r137, %r139;
	mov.b32 	%f69, %r143;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r144, %f70;
	mov.u32 	%r145, 4;
	shfl.sync.bfly.b32 	%r146|%p30, %r144, %r145, %r137, %r139;
	mov.b32 	%f71, %r146;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r147, %f72;
	mov.u32 	%r148, 2;
	shfl.sync.bfly.b32 	%r149|%p31, %r147, %r148, %r137, %r139;
	mov.b32 	%f73, %r149;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r150, %f74;
	mov.u32 	%r151, 1;
	shfl.sync.bfly.b32 	%r152|%p32, %r150, %r151, %r137, %r139;
	mov.b32 	%f75, %r152;
	add.f32 	%f10, %f74, %f75;
	@%p1 bra 	$L__BB28_20;

	mul.lo.s32 	%r167, %r165, %r45;
	shl.b32 	%r28, %r45, 10;
	add.s32 	%r156, %r84, %r82;
	add.s32 	%r166, %r156, 128;
	cvt.u64.u32 	%rd1, %r1;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd4;

$L__BB28_18:
	setp.ge.s32 	%p33, %r165, %r38;
	@%p33 bra 	$L__BB28_20;

	ld.shared.f32 	%f76, [%r166];
	mul.f32 	%f77, %f11, %f76;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f77;
	add.s32 	%r167, %r167, %r28;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r38;
	@%p34 bra 	$L__BB28_18;

$L__BB28_20:
	ret;

}
	// .globl	scaled_masked_softmax_0_f32
.visible .entry scaled_masked_softmax_0_f32(
	.param .u64 scaled_masked_softmax_0_f32_param_0,
	.param .u64 scaled_masked_softmax_0_f32_param_1,
	.param .f32 scaled_masked_softmax_0_f32_param_2,
	.param .u64 scaled_masked_softmax_0_f32_param_3,
	.param .u32 scaled_masked_softmax_0_f32_param_4,
	.param .u32 scaled_masked_softmax_0_f32_param_5,
	.param .u32 scaled_masked_softmax_0_f32_param_6,
	.param .u32 scaled_masked_softmax_0_f32_param_7,
	.param .u32 scaled_masked_softmax_0_f32_param_8,
	.param .u32 scaled_masked_softmax_0_f32_param_9,
	.param .u32 scaled_masked_softmax_0_f32_param_10,
	.param .u32 scaled_masked_softmax_0_f32_param_11,
	.param .u32 scaled_masked_softmax_0_f32_param_12,
	.param .u32 scaled_masked_softmax_0_f32_param_13,
	.param .u32 scaled_masked_softmax_0_f32_param_14,
	.param .u32 scaled_masked_softmax_0_f32_param_15
)
{
	.reg .pred 	%p<37>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<144>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd1, [scaled_masked_softmax_0_f32_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_0_f32_param_1];
	ld.param.f32 	%f14, [scaled_masked_softmax_0_f32_param_2];
	ld.param.u64 	%rd3, [scaled_masked_softmax_0_f32_param_3];
	ld.param.u32 	%r15, [scaled_masked_softmax_0_f32_param_6];
	ld.param.u32 	%r16, [scaled_masked_softmax_0_f32_param_7];
	ld.param.u32 	%r17, [scaled_masked_softmax_0_f32_param_8];
	ld.param.u32 	%r18, [scaled_masked_softmax_0_f32_param_9];
	ld.param.u32 	%r19, [scaled_masked_softmax_0_f32_param_10];
	ld.param.u32 	%r20, [scaled_masked_softmax_0_f32_param_11];
	ld.param.u32 	%r21, [scaled_masked_softmax_0_f32_param_12];
	ld.param.u32 	%r22, [scaled_masked_softmax_0_f32_param_13];
	ld.param.u32 	%r23, [scaled_masked_softmax_0_f32_param_14];
	ld.param.u32 	%r24, [scaled_masked_softmax_0_f32_param_15];
	setp.lt.s32 	%p1, %r15, 1;
	mov.f32 	%f81, 0fFF800000;
	@%p1 bra 	$L__BB29_4;

	mov.f32 	%f81, 0fFF800000;
	mov.u32 	%r141, 0;
	mov.u32 	%r1, %tid.x;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB29_2:
	add.s32 	%r3, %r141, %r1;
	setp.ge.s32 	%p2, %r3, %r15;
	@%p2 bra 	$L__BB29_4;

	mul.lo.s32 	%r26, %r3, %r18;
	cvt.s64.s32 	%rd4, %r26;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %ctaid.z;
	mul.lo.s32 	%r29, %r28, %r16;
	mad.lo.s32 	%r30, %r27, %r17, %r29;
	cvt.u64.u32 	%rd5, %r30;
	add.s64 	%rd6, %rd4, %rd5;
	shl.b64 	%rd8, %rd6, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f17, [%rd9];
	mul.lo.s32 	%r31, %r3, %r21;
	cvt.s64.s32 	%rd10, %r31;
	mul.lo.s32 	%r32, %r28, %r19;
	mad.lo.s32 	%r33, %r27, %r20, %r32;
	cvt.u64.u32 	%rd11, %r33;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd15, %rd13, 2;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f32 	%f18, [%rd16];
	fma.rn.f32 	%f19, %f17, %f14, %f18;
	shl.b32 	%r34, %r3, 2;
	mov.u32 	%r35, data_soft_max_f32;
	add.s32 	%r36, %r35, %r34;
	st.shared.f32 	[%r36+128], %f19;
	max.f32 	%f81, %f81, %f19;
	mov.u32 	%r37, %ntid.x;
	add.s32 	%r141, %r141, %r37;
	setp.lt.s32 	%p4, %r141, %r15;
	@%p4 bra 	$L__BB29_2;

$L__BB29_4:
	mov.b32 	%r38, %f81;
	mov.u32 	%r39, 31;
	mov.u32 	%r40, 16;
	mov.u32 	%r41, -1;
	shfl.sync.bfly.b32 	%r42|%p5, %r38, %r40, %r39, %r41;
	mov.b32 	%f20, %r42;
	max.f32 	%f21, %f81, %f20;
	mov.b32 	%r43, %f21;
	mov.u32 	%r44, 8;
	shfl.sync.bfly.b32 	%r45|%p6, %r43, %r44, %r39, %r41;
	mov.b32 	%f22, %r45;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r46, %f23;
	mov.u32 	%r47, 4;
	shfl.sync.bfly.b32 	%r48|%p7, %r46, %r47, %r39, %r41;
	mov.b32 	%f24, %r48;
	max.f32 	%f25, %f23, %f24;
	mov.b32 	%r49, %f25;
	mov.u32 	%r50, 2;
	shfl.sync.bfly.b32 	%r51|%p8, %r49, %r50, %r39, %r41;
	mov.b32 	%f26, %r51;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r52, %f27;
	mov.u32 	%r53, 1;
	shfl.sync.bfly.b32 	%r54|%p9, %r52, %r53, %r39, %r41;
	mov.b32 	%f28, %r54;
	max.f32 	%f82, %f27, %f28;
	mov.u32 	%r55, %ntid.x;
	setp.lt.s32 	%p10, %r55, 33;
	mov.u32 	%r56, %tid.x;
	shl.b32 	%r57, %r56, 2;
	and.b32  	%r58, %r57, 124;
	mov.u32 	%r59, data_soft_max_f32;
	add.s32 	%r5, %r59, %r58;
	shr.u32 	%r60, %r56, 3;
	and.b32  	%r61, %r60, 536870908;
	add.s32 	%r6, %r59, %r61;
	@%p10 bra 	$L__BB29_10;

	shr.u32 	%r63, %r56, 5;
	setp.ne.s32 	%p11, %r63, 0;
	@%p11 bra 	$L__BB29_7;

	mov.u32 	%r64, -8388608;
	st.shared.u32 	[%r5], %r64;

$L__BB29_7:
	bar.sync 	0;
	and.b32  	%r66, %r56, 31;
	setp.ne.s32 	%p12, %r66, 0;
	@%p12 bra 	$L__BB29_9;

	st.shared.f32 	[%r6], %f82;

$L__BB29_9:
	bar.sync 	0;
	ld.shared.f32 	%f29, [%r5];
	mov.b32 	%r67, %f29;
	mov.u32 	%r68, 31;
	mov.u32 	%r69, 16;
	mov.u32 	%r70, -1;
	shfl.sync.bfly.b32 	%r71|%p13, %r67, %r69, %r68, %r70;
	mov.b32 	%f30, %r71;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r72, %f31;
	mov.u32 	%r73, 8;
	shfl.sync.bfly.b32 	%r74|%p14, %r72, %r73, %r68, %r70;
	mov.b32 	%f32, %r74;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r75, %f33;
	mov.u32 	%r76, 4;
	shfl.sync.bfly.b32 	%r77|%p15, %r75, %r76, %r68, %r70;
	mov.b32 	%f34, %r77;
	max.f32 	%f35, %f33, %f34;
	mov.b32 	%r78, %f35;
	mov.u32 	%r79, 2;
	shfl.sync.bfly.b32 	%r80|%p16, %r78, %r79, %r68, %r70;
	mov.b32 	%f36, %r80;
	max.f32 	%f37, %f35, %f36;
	mov.b32 	%r81, %f37;
	mov.u32 	%r82, 1;
	shfl.sync.bfly.b32 	%r83|%p17, %r81, %r82, %r68, %r70;
	mov.b32 	%f38, %r83;
	max.f32 	%f82, %f37, %f38;

$L__BB29_10:
	mov.f32 	%f84, 0f00000000;
	@%p1 bra 	$L__BB29_14;

	mov.f32 	%f84, 0f00000000;
	mov.u32 	%r142, 0;

$L__BB29_12:
	add.s32 	%r9, %r142, %r56;
	setp.ge.s32 	%p19, %r9, %r15;
	@%p19 bra 	$L__BB29_14;

	shl.b32 	%r85, %r9, 2;
	add.s32 	%r87, %r59, %r85;
	ld.shared.f32 	%f41, [%r87+128];
	sub.f32 	%f42, %f41, %f82;
	mov.f32 	%f43, 0f3F000000;
	mov.f32 	%f44, 0f3BBB989D;
	fma.rn.f32 	%f45, %f42, %f44, %f43;
	cvt.sat.f32.f32 	%f46, %f45;
	mov.f32 	%f47, 0f4B400001;
	mov.f32 	%f48, 0f437C0000;
	fma.rm.f32 	%f49, %f46, %f48, %f47;
	add.f32 	%f50, %f49, 0fCB40007F;
	neg.f32 	%f51, %f50;
	mov.f32 	%f52, 0f3FB8AA3B;
	fma.rn.f32 	%f53, %f42, %f52, %f51;
	mov.f32 	%f54, 0f32A57060;
	fma.rn.f32 	%f55, %f42, %f54, %f53;
	mov.b32 	%r88, %f49;
	shl.b32 	%r89, %r88, 23;
	mov.b32 	%f56, %r89;
	ex2.approx.ftz.f32 	%f57, %f55;
	mul.f32 	%f58, %f57, %f56;
	add.f32 	%f84, %f84, %f58;
	st.shared.f32 	[%r87+128], %f58;
	add.s32 	%r142, %r142, %r55;
	setp.lt.s32 	%p20, %r142, %r15;
	@%p20 bra 	$L__BB29_12;

$L__BB29_14:
	mov.b32 	%r92, %f84;
	mov.u32 	%r93, 31;
	mov.u32 	%r94, 16;
	mov.u32 	%r95, -1;
	shfl.sync.bfly.b32 	%r96|%p22, %r92, %r94, %r93, %r95;
	mov.b32 	%f59, %r96;
	add.f32 	%f60, %f84, %f59;
	mov.b32 	%r97, %f60;
	mov.u32 	%r98, 8;
	shfl.sync.bfly.b32 	%r99|%p23, %r97, %r98, %r93, %r95;
	mov.b32 	%f61, %r99;
	add.f32 	%f62, %f60, %f61;
	mov.b32 	%r100, %f62;
	mov.u32 	%r101, 4;
	shfl.sync.bfly.b32 	%r102|%p24, %r100, %r101, %r93, %r95;
	mov.b32 	%f63, %r102;
	add.f32 	%f64, %f62, %f63;
	mov.b32 	%r103, %f64;
	mov.u32 	%r104, 2;
	shfl.sync.bfly.b32 	%r105|%p25, %r103, %r104, %r93, %r95;
	mov.b32 	%f65, %r105;
	add.f32 	%f66, %f64, %f65;
	mov.b32 	%r106, %f66;
	mov.u32 	%r107, 1;
	shfl.sync.bfly.b32 	%r108|%p26, %r106, %r107, %r93, %r95;
	mov.b32 	%f67, %r108;
	add.f32 	%f85, %f66, %f67;
	@%p10 bra 	$L__BB29_20;

	bar.sync 	0;
	shr.u32 	%r110, %r56, 5;
	setp.ne.s32 	%p27, %r110, 0;
	@%p27 bra 	$L__BB29_17;

	mov.u32 	%r111, 0;
	st.shared.u32 	[%r5], %r111;

$L__BB29_17:
	bar.sync 	0;
	and.b32  	%r113, %r56, 31;
	setp.ne.s32 	%p28, %r113, 0;
	@%p28 bra 	$L__BB29_19;

	st.shared.f32 	[%r6], %f85;

$L__BB29_19:
	bar.sync 	0;
	ld.shared.f32 	%f68, [%r5];
	mov.b32 	%r114, %f68;
	mov.u32 	%r115, 31;
	mov.u32 	%r116, 16;
	mov.u32 	%r117, -1;
	shfl.sync.bfly.b32 	%r118|%p29, %r114, %r116, %r115, %r117;
	mov.b32 	%f69, %r118;
	add.f32 	%f70, %f68, %f69;
	mov.b32 	%r119, %f70;
	mov.u32 	%r120, 8;
	shfl.sync.bfly.b32 	%r121|%p30, %r119, %r120, %r115, %r117;
	mov.b32 	%f71, %r121;
	add.f32 	%f72, %f70, %f71;
	mov.b32 	%r122, %f72;
	mov.u32 	%r123, 4;
	shfl.sync.bfly.b32 	%r124|%p31, %r122, %r123, %r115, %r117;
	mov.b32 	%f73, %r124;
	add.f32 	%f74, %f72, %f73;
	mov.b32 	%r125, %f74;
	mov.u32 	%r126, 2;
	shfl.sync.bfly.b32 	%r127|%p32, %r125, %r126, %r115, %r117;
	mov.b32 	%f75, %r127;
	add.f32 	%f76, %f74, %f75;
	mov.b32 	%r128, %f76;
	mov.u32 	%r129, 1;
	shfl.sync.bfly.b32 	%r130|%p33, %r128, %r129, %r115, %r117;
	mov.b32 	%f77, %r130;
	add.f32 	%f85, %f76, %f77;

$L__BB29_20:
	@%p1 bra 	$L__BB29_24;

	rcp.rn.f32 	%f13, %f85;
	mov.u32 	%r143, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB29_22:
	add.s32 	%r13, %r143, %r56;
	setp.ge.s32 	%p35, %r13, %r15;
	@%p35 bra 	$L__BB29_24;

	shl.b32 	%r132, %r13, 2;
	add.s32 	%r134, %r59, %r132;
	ld.shared.f32 	%f78, [%r134+128];
	mul.f32 	%f79, %f13, %f78;
	mul.lo.s32 	%r135, %r13, %r24;
	cvt.s64.s32 	%rd17, %r135;
	mov.u32 	%r136, %ctaid.y;
	mov.u32 	%r137, %ctaid.z;
	mul.lo.s32 	%r138, %r137, %r22;
	mad.lo.s32 	%r139, %r136, %r23, %r138;
	cvt.u64.u32 	%rd18, %r139;
	add.s64 	%rd19, %rd17, %rd18;
	shl.b64 	%rd21, %rd19, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f79;
	add.s32 	%r143, %r143, %r55;
	setp.lt.s32 	%p36, %r143, %r15;
	@%p36 bra 	$L__BB29_22;

$L__BB29_24:
	ret;

}
	// .globl	scaled_masked_softmax_32_f16
.visible .entry scaled_masked_softmax_32_f16(
	.param .u64 scaled_masked_softmax_32_f16_param_0,
	.param .u64 scaled_masked_softmax_32_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_32_f16_param_2[2],
	.param .u64 scaled_masked_softmax_32_f16_param_3,
	.param .u32 scaled_masked_softmax_32_f16_param_4,
	.param .u32 scaled_masked_softmax_32_f16_param_5,
	.param .u32 scaled_masked_softmax_32_f16_param_6,
	.param .u32 scaled_masked_softmax_32_f16_param_7,
	.param .u32 scaled_masked_softmax_32_f16_param_8,
	.param .u32 scaled_masked_softmax_32_f16_param_9,
	.param .u32 scaled_masked_softmax_32_f16_param_10,
	.param .u32 scaled_masked_softmax_32_f16_param_11,
	.param .u32 scaled_masked_softmax_32_f16_param_12,
	.param .u32 scaled_masked_softmax_32_f16_param_13,
	.param .u32 scaled_masked_softmax_32_f16_param_14,
	.param .u32 scaled_masked_softmax_32_f16_param_15
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_32_f16_param_2];
	ld.param.u64 	%rd6, [scaled_masked_softmax_32_f16_param_0];
	ld.param.u64 	%rd7, [scaled_masked_softmax_32_f16_param_1];
	ld.param.u64 	%rd8, [scaled_masked_softmax_32_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_32_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_32_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_32_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_32_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_32_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_32_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_32_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_32_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_32_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_32_f16_param_15];
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %ctaid.z;
	mov.u32 	%r109, %tid.x;
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f54, 0fFF800000;
	@%p1 bra 	$L__BB30_4;

	mul.lo.s32 	%r104, %r109, %r43;
	mul.lo.s32 	%r103, %r109, %r40;
	shl.b32 	%r6, %r40, 5;
	shl.b32 	%r48, %r109, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r102, %r50, 128;
	setp.eq.s64 	%p2, %rd7, 0;
	mul.lo.s32 	%r51, %r2, %r41;
	mad.lo.s32 	%r52, %r1, %r42, %r51;
	cvt.u64.u32 	%rd9, %r52;
	selp.b64 	%rd1, 0, %rd9, %p2;
	mul.lo.s32 	%r53, %r2, %r38;
	mad.lo.s32 	%r54, %r1, %r39, %r53;
	cvt.u64.u32 	%rd2, %r54;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.f32 	%f54, 0fFF800000;
	mov.u32 	%r105, 0;
	mov.u32 	%r101, %r109;

$L__BB30_2:
	setp.ge.s32 	%p3, %r101, %r37;
	@%p3 bra 	$L__BB30_4;

	cvt.s64.s32 	%rd10, %r103;
	add.s64 	%rd11, %rd10, %rd2;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd3, %rd12;
	ld.global.u16 	%rs4, [%rd13];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	cvt.s64.s32 	%rd14, %r104;
	add.s64 	%rd15, %rd1, %rd14;
	cvta.to.global.u64 	%rd16, %rd7;
	shl.b64 	%rd17, %rd15, 1;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u16 	%rs8, [%rd18];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f12, %rs6;}

	// end inline asm
	st.shared.f32 	[%r102], %f12;
	max.f32 	%f54, %f54, %f12;
	shl.b32 	%r55, %r43, 5;
	add.s32 	%r104, %r104, %r55;
	add.s32 	%r103, %r103, %r6;
	add.s32 	%r102, %r102, 128;
	add.s32 	%r101, %r101, 32;
	add.s32 	%r105, %r105, 32;
	setp.lt.s32 	%p4, %r105, %r37;
	@%p4 bra 	$L__BB30_2;

$L__BB30_4:
	mov.b32 	%r56, %f54;
	mov.u32 	%r57, 31;
	mov.u32 	%r58, 16;
	mov.u32 	%r59, -1;
	shfl.sync.bfly.b32 	%r60|%p5, %r56, %r58, %r57, %r59;
	mov.b32 	%f14, %r60;
	max.f32 	%f15, %f54, %f14;
	mov.b32 	%r61, %f15;
	mov.u32 	%r62, 8;
	shfl.sync.bfly.b32 	%r63|%p6, %r61, %r62, %r57, %r59;
	mov.b32 	%f16, %r63;
	max.f32 	%f17, %f15, %f16;
	mov.b32 	%r64, %f17;
	mov.u32 	%r65, 4;
	shfl.sync.bfly.b32 	%r66|%p7, %r64, %r65, %r57, %r59;
	mov.b32 	%f18, %r66;
	max.f32 	%f19, %f17, %f18;
	mov.b32 	%r67, %f19;
	mov.u32 	%r68, 2;
	shfl.sync.bfly.b32 	%r69|%p8, %r67, %r68, %r57, %r59;
	mov.b32 	%f20, %r69;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r70, %f21;
	mov.u32 	%r71, 1;
	shfl.sync.bfly.b32 	%r72|%p9, %r70, %r71, %r57, %r59;
	mov.b32 	%f22, %r72;
	max.f32 	%f4, %f21, %f22;
	mul.lo.s32 	%r73, %r2, %r44;
	mad.lo.s32 	%r18, %r1, %r45, %r73;
	mov.f32 	%f56, 0f00000000;
	@%p1 bra 	$L__BB30_8;

	shl.b32 	%r75, %r109, 2;
	mov.u32 	%r76, data_soft_max_f32;
	add.s32 	%r77, %r76, %r75;
	add.s32 	%r107, %r77, 128;
	mov.f32 	%f56, 0f00000000;
	mov.u32 	%r108, 0;
	mov.u32 	%r106, %r109;

$L__BB30_6:
	setp.ge.s32 	%p11, %r106, %r37;
	@%p11 bra 	$L__BB30_8;

	ld.shared.f32 	%f24, [%r107];
	sub.f32 	%f25, %f24, %f4;
	mov.f32 	%f26, 0f3F000000;
	mov.f32 	%f27, 0f3BBB989D;
	fma.rn.f32 	%f28, %f25, %f27, %f26;
	cvt.sat.f32.f32 	%f29, %f28;
	mov.f32 	%f30, 0f4B400001;
	mov.f32 	%f31, 0f437C0000;
	fma.rm.f32 	%f32, %f29, %f31, %f30;
	add.f32 	%f33, %f32, 0fCB40007F;
	neg.f32 	%f34, %f33;
	mov.f32 	%f35, 0f3FB8AA3B;
	fma.rn.f32 	%f36, %f25, %f35, %f34;
	mov.f32 	%f37, 0f32A57060;
	fma.rn.f32 	%f38, %f25, %f37, %f36;
	mov.b32 	%r78, %f32;
	shl.b32 	%r79, %r78, 23;
	mov.b32 	%f39, %r79;
	ex2.approx.ftz.f32 	%f40, %f38;
	mul.f32 	%f41, %f40, %f39;
	add.f32 	%f56, %f56, %f41;
	st.shared.f32 	[%r107], %f41;
	add.s32 	%r107, %r107, 128;
	add.s32 	%r106, %r106, 32;
	add.s32 	%r108, %r108, 32;
	setp.lt.s32 	%p12, %r108, %r37;
	@%p12 bra 	$L__BB30_6;

$L__BB30_8:
	mov.b32 	%r80, %f56;
	shfl.sync.bfly.b32 	%r84|%p13, %r80, %r58, %r57, %r59;
	mov.b32 	%f42, %r84;
	add.f32 	%f43, %f56, %f42;
	mov.b32 	%r85, %f43;
	shfl.sync.bfly.b32 	%r87|%p14, %r85, %r62, %r57, %r59;
	mov.b32 	%f44, %r87;
	add.f32 	%f45, %f43, %f44;
	mov.b32 	%r88, %f45;
	shfl.sync.bfly.b32 	%r90|%p15, %r88, %r65, %r57, %r59;
	mov.b32 	%f46, %r90;
	add.f32 	%f47, %f45, %f46;
	mov.b32 	%r91, %f47;
	shfl.sync.bfly.b32 	%r93|%p16, %r91, %r68, %r57, %r59;
	mov.b32 	%f48, %r93;
	add.f32 	%f49, %f47, %f48;
	mov.b32 	%r94, %f49;
	shfl.sync.bfly.b32 	%r96|%p17, %r94, %r71, %r57, %r59;
	mov.b32 	%f50, %r96;
	add.f32 	%f8, %f49, %f50;
	@%p1 bra 	$L__BB30_12;

	mul.lo.s32 	%r111, %r109, %r46;
	shl.b32 	%r27, %r46, 5;
	shl.b32 	%r98, %r109, 2;
	mov.u32 	%r99, data_soft_max_f32;
	add.s32 	%r100, %r99, %r98;
	add.s32 	%r110, %r100, 128;
	cvt.u64.u32 	%rd4, %r18;
	cvta.to.global.u64 	%rd5, %rd8;
	rcp.rn.f32 	%f9, %f8;
	mov.u32 	%r112, 0;

$L__BB30_10:
	setp.ge.s32 	%p19, %r109, %r37;
	@%p19 bra 	$L__BB30_12;

	cvt.s64.s32 	%rd19, %r111;
	add.s64 	%rd20, %rd19, %rd4;
	ld.shared.f32 	%f52, [%r110];
	mul.f32 	%f51, %f9, %f52;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f51;}

	// end inline asm
	shl.b64 	%rd21, %rd20, 1;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r111, %r111, %r27;
	add.s32 	%r110, %r110, 128;
	add.s32 	%r109, %r109, 32;
	add.s32 	%r112, %r112, 32;
	setp.lt.s32 	%p20, %r112, %r37;
	@%p20 bra 	$L__BB30_10;

$L__BB30_12:
	ret;

}
	// .globl	scaled_masked_softmax_64_f16
.visible .entry scaled_masked_softmax_64_f16(
	.param .u64 scaled_masked_softmax_64_f16_param_0,
	.param .u64 scaled_masked_softmax_64_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_64_f16_param_2[2],
	.param .u64 scaled_masked_softmax_64_f16_param_3,
	.param .u32 scaled_masked_softmax_64_f16_param_4,
	.param .u32 scaled_masked_softmax_64_f16_param_5,
	.param .u32 scaled_masked_softmax_64_f16_param_6,
	.param .u32 scaled_masked_softmax_64_f16_param_7,
	.param .u32 scaled_masked_softmax_64_f16_param_8,
	.param .u32 scaled_masked_softmax_64_f16_param_9,
	.param .u32 scaled_masked_softmax_64_f16_param_10,
	.param .u32 scaled_masked_softmax_64_f16_param_11,
	.param .u32 scaled_masked_softmax_64_f16_param_12,
	.param .u32 scaled_masked_softmax_64_f16_param_13,
	.param .u32 scaled_masked_softmax_64_f16_param_14,
	.param .u32 scaled_masked_softmax_64_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_64_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_64_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_64_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_64_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_64_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_64_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_64_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_64_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_64_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_64_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_64_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_64_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_64_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_64_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB31_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB31_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB31_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 6;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 6;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 256;
	add.s32 	%r157, %r157, 64;
	add.s32 	%r161, %r161, 64;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB31_2;

$L__BB31_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB31_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB31_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB31_8;

	st.shared.f32 	[%r16], %f4;

$L__BB31_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB31_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB31_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB31_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 256;
	add.s32 	%r162, %r162, 64;
	add.s32 	%r164, %r164, 64;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB31_10;

$L__BB31_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB31_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB31_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB31_16;

	st.shared.f32 	[%r16], %f9;

$L__BB31_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB31_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 6;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB31_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB31_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 256;
	add.s32 	%r165, %r165, 64;
	add.s32 	%r168, %r168, 64;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB31_18;

$L__BB31_20:
	ret;

}
	// .globl	scaled_masked_softmax_128_f16
.visible .entry scaled_masked_softmax_128_f16(
	.param .u64 scaled_masked_softmax_128_f16_param_0,
	.param .u64 scaled_masked_softmax_128_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_128_f16_param_2[2],
	.param .u64 scaled_masked_softmax_128_f16_param_3,
	.param .u32 scaled_masked_softmax_128_f16_param_4,
	.param .u32 scaled_masked_softmax_128_f16_param_5,
	.param .u32 scaled_masked_softmax_128_f16_param_6,
	.param .u32 scaled_masked_softmax_128_f16_param_7,
	.param .u32 scaled_masked_softmax_128_f16_param_8,
	.param .u32 scaled_masked_softmax_128_f16_param_9,
	.param .u32 scaled_masked_softmax_128_f16_param_10,
	.param .u32 scaled_masked_softmax_128_f16_param_11,
	.param .u32 scaled_masked_softmax_128_f16_param_12,
	.param .u32 scaled_masked_softmax_128_f16_param_13,
	.param .u32 scaled_masked_softmax_128_f16_param_14,
	.param .u32 scaled_masked_softmax_128_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<167>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_128_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_128_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_128_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_128_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_128_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_128_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_128_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_128_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_128_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_128_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_128_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_128_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_128_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_128_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB32_4;

	mov.u32 	%r155, %tid.x;
	mul.lo.s32 	%r158, %r155, %r43;
	mul.lo.s32 	%r157, %r155, %r40;
	shl.b32 	%r48, %r155, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r156, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r159, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB32_2:
	setp.ge.s32 	%p2, %r155, %r37;
	@%p2 bra 	$L__BB32_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r157;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r158;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r156], %f14;
	max.f32 	%f76, %f76, %f14;
	mad.lo.s32 	%r158, %r43, 126, %r158;
	mad.lo.s32 	%r157, %r40, 126, %r157;
	add.s32 	%r156, %r156, 504;
	add.s32 	%r155, %r155, 126;
	add.s32 	%r159, %r159, 126;
	setp.lt.s32 	%p4, %r159, %r37;
	@%p4 bra 	$L__BB32_2;

$L__BB32_4:
	mov.b32 	%r57, %f76;
	mov.u32 	%r58, 31;
	mov.u32 	%r59, 16;
	mov.u32 	%r60, -1;
	shfl.sync.bfly.b32 	%r61|%p5, %r57, %r59, %r58, %r60;
	mov.b32 	%f15, %r61;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r62, %f16;
	mov.u32 	%r63, 8;
	shfl.sync.bfly.b32 	%r64|%p6, %r62, %r63, %r58, %r60;
	mov.b32 	%f17, %r64;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r65, %f18;
	mov.u32 	%r66, 4;
	shfl.sync.bfly.b32 	%r67|%p7, %r65, %r66, %r58, %r60;
	mov.b32 	%f19, %r67;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r68, %f20;
	mov.u32 	%r69, 2;
	shfl.sync.bfly.b32 	%r70|%p8, %r68, %r69, %r58, %r60;
	mov.b32 	%f21, %r70;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r71, %f22;
	mov.u32 	%r72, 1;
	shfl.sync.bfly.b32 	%r73|%p9, %r71, %r72, %r58, %r60;
	mov.b32 	%f23, %r73;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r163, %tid.x;
	shr.u32 	%r75, %r163, 5;
	setp.ne.s32 	%p10, %r75, 0;
	shl.b32 	%r76, %r163, 2;
	and.b32  	%r77, %r76, 124;
	mov.u32 	%r78, data_soft_max_f32;
	add.s32 	%r15, %r78, %r77;
	@%p10 bra 	$L__BB32_6;

	mov.u32 	%r79, -8388608;
	st.shared.u32 	[%r15], %r79;

$L__BB32_6:
	bar.sync 	0;
	and.b32  	%r81, %r163, 31;
	setp.ne.s32 	%p11, %r81, 0;
	shr.u32 	%r82, %r163, 3;
	and.b32  	%r83, %r82, 536870908;
	add.s32 	%r16, %r78, %r83;
	@%p11 bra 	$L__BB32_8;

	st.shared.f32 	[%r16], %f4;

$L__BB32_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r85, %f25;
	mov.u32 	%r86, 31;
	mov.u32 	%r87, 16;
	mov.u32 	%r88, -1;
	shfl.sync.bfly.b32 	%r89|%p13, %r85, %r87, %r86, %r88;
	mov.b32 	%f26, %r89;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r90, %f27;
	mov.u32 	%r91, 8;
	shfl.sync.bfly.b32 	%r92|%p14, %r90, %r91, %r86, %r88;
	mov.b32 	%f28, %r92;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r93, %f29;
	mov.u32 	%r94, 4;
	shfl.sync.bfly.b32 	%r95|%p15, %r93, %r94, %r86, %r88;
	mov.b32 	%f30, %r95;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r96, %f31;
	mov.u32 	%r97, 2;
	shfl.sync.bfly.b32 	%r98|%p16, %r96, %r97, %r86, %r88;
	mov.b32 	%f32, %r98;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r99, %f33;
	mov.u32 	%r100, 1;
	shfl.sync.bfly.b32 	%r101|%p17, %r99, %r100, %r86, %r88;
	mov.b32 	%f34, %r101;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB32_12;

	mov.u32 	%r160, %tid.x;
	shl.b32 	%r103, %r160, 2;
	add.s32 	%r105, %r78, %r103;
	add.s32 	%r161, %r105, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r162, 0;

$L__BB32_10:
	setp.ge.s32 	%p18, %r160, %r37;
	@%p18 bra 	$L__BB32_12;

	ld.shared.f32 	%f36, [%r161];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r106, %f44;
	shl.b32 	%r107, %r106, 23;
	mov.b32 	%f51, %r107;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r161], %f53;
	add.s32 	%r161, %r161, 504;
	add.s32 	%r160, %r160, 126;
	add.s32 	%r162, %r162, 126;
	setp.lt.s32 	%p19, %r162, %r37;
	@%p19 bra 	$L__BB32_10;

$L__BB32_12:
	mov.b32 	%r110, %f78;
	shfl.sync.bfly.b32 	%r114|%p21, %r110, %r87, %r86, %r88;
	mov.b32 	%f54, %r114;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r115, %f55;
	shfl.sync.bfly.b32 	%r117|%p22, %r115, %r91, %r86, %r88;
	mov.b32 	%f56, %r117;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r118, %f57;
	shfl.sync.bfly.b32 	%r120|%p23, %r118, %r94, %r86, %r88;
	mov.b32 	%f58, %r120;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r121, %f59;
	shfl.sync.bfly.b32 	%r123|%p24, %r121, %r97, %r86, %r88;
	mov.b32 	%f60, %r123;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r124, %f61;
	shfl.sync.bfly.b32 	%r126|%p25, %r124, %r100, %r86, %r88;
	mov.b32 	%f62, %r126;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB32_14;

	mov.u32 	%r127, 0;
	st.shared.u32 	[%r15], %r127;

$L__BB32_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB32_16;

	st.shared.f32 	[%r16], %f9;

$L__BB32_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r130, %f63;
	mov.u32 	%r131, 31;
	mov.u32 	%r132, 16;
	mov.u32 	%r133, -1;
	shfl.sync.bfly.b32 	%r134|%p28, %r130, %r132, %r131, %r133;
	mov.b32 	%f64, %r134;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r135, %f65;
	mov.u32 	%r136, 8;
	shfl.sync.bfly.b32 	%r137|%p29, %r135, %r136, %r131, %r133;
	mov.b32 	%f66, %r137;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r138, %f67;
	mov.u32 	%r139, 4;
	shfl.sync.bfly.b32 	%r140|%p30, %r138, %r139, %r131, %r133;
	mov.b32 	%f68, %r140;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r141, %f69;
	mov.u32 	%r142, 2;
	shfl.sync.bfly.b32 	%r143|%p31, %r141, %r142, %r131, %r133;
	mov.b32 	%f70, %r143;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r144, %f71;
	mov.u32 	%r145, 1;
	shfl.sync.bfly.b32 	%r146|%p32, %r144, %r145, %r131, %r133;
	mov.b32 	%f72, %r146;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB32_20;

	mul.lo.s32 	%r165, %r163, %r46;
	mul.lo.s32 	%r27, %r46, 126;
	add.s32 	%r150, %r78, %r76;
	add.s32 	%r164, %r150, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r166, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB32_18:
	setp.ge.s32 	%p33, %r163, %r37;
	@%p33 bra 	$L__BB32_20;

	mov.u32 	%r151, %ctaid.y;
	mov.u32 	%r152, %ctaid.z;
	mul.lo.s32 	%r153, %r152, %r44;
	mad.lo.s32 	%r154, %r151, %r45, %r153;
	cvt.u64.u32 	%rd17, %r154;
	cvt.s64.s32 	%rd18, %r165;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r164];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r165, %r165, %r27;
	add.s32 	%r164, %r164, 504;
	add.s32 	%r163, %r163, 126;
	add.s32 	%r166, %r166, 126;
	setp.lt.s32 	%p34, %r166, %r37;
	@%p34 bra 	$L__BB32_18;

$L__BB32_20:
	ret;

}
	// .globl	scaled_masked_softmax_256_f16
.visible .entry scaled_masked_softmax_256_f16(
	.param .u64 scaled_masked_softmax_256_f16_param_0,
	.param .u64 scaled_masked_softmax_256_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_256_f16_param_2[2],
	.param .u64 scaled_masked_softmax_256_f16_param_3,
	.param .u32 scaled_masked_softmax_256_f16_param_4,
	.param .u32 scaled_masked_softmax_256_f16_param_5,
	.param .u32 scaled_masked_softmax_256_f16_param_6,
	.param .u32 scaled_masked_softmax_256_f16_param_7,
	.param .u32 scaled_masked_softmax_256_f16_param_8,
	.param .u32 scaled_masked_softmax_256_f16_param_9,
	.param .u32 scaled_masked_softmax_256_f16_param_10,
	.param .u32 scaled_masked_softmax_256_f16_param_11,
	.param .u32 scaled_masked_softmax_256_f16_param_12,
	.param .u32 scaled_masked_softmax_256_f16_param_13,
	.param .u32 scaled_masked_softmax_256_f16_param_14,
	.param .u32 scaled_masked_softmax_256_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_256_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_256_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_256_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_256_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_256_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_256_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_256_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_256_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_256_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_256_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_256_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_256_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_256_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_256_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB33_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB33_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB33_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 8;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 8;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 1024;
	add.s32 	%r157, %r157, 256;
	add.s32 	%r161, %r161, 256;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB33_2;

$L__BB33_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB33_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB33_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB33_8;

	st.shared.f32 	[%r16], %f4;

$L__BB33_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB33_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB33_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB33_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 1024;
	add.s32 	%r162, %r162, 256;
	add.s32 	%r164, %r164, 256;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB33_10;

$L__BB33_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB33_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB33_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB33_16;

	st.shared.f32 	[%r16], %f9;

$L__BB33_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB33_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 8;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB33_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB33_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 1024;
	add.s32 	%r165, %r165, 256;
	add.s32 	%r168, %r168, 256;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB33_18;

$L__BB33_20:
	ret;

}
	// .globl	scaled_masked_softmax_512_f16
.visible .entry scaled_masked_softmax_512_f16(
	.param .u64 scaled_masked_softmax_512_f16_param_0,
	.param .u64 scaled_masked_softmax_512_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_512_f16_param_2[2],
	.param .u64 scaled_masked_softmax_512_f16_param_3,
	.param .u32 scaled_masked_softmax_512_f16_param_4,
	.param .u32 scaled_masked_softmax_512_f16_param_5,
	.param .u32 scaled_masked_softmax_512_f16_param_6,
	.param .u32 scaled_masked_softmax_512_f16_param_7,
	.param .u32 scaled_masked_softmax_512_f16_param_8,
	.param .u32 scaled_masked_softmax_512_f16_param_9,
	.param .u32 scaled_masked_softmax_512_f16_param_10,
	.param .u32 scaled_masked_softmax_512_f16_param_11,
	.param .u32 scaled_masked_softmax_512_f16_param_12,
	.param .u32 scaled_masked_softmax_512_f16_param_13,
	.param .u32 scaled_masked_softmax_512_f16_param_14,
	.param .u32 scaled_masked_softmax_512_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_512_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_512_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_512_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_512_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_512_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_512_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_512_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_512_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_512_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_512_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_512_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_512_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_512_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_512_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB34_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB34_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB34_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 9;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 9;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 2048;
	add.s32 	%r157, %r157, 512;
	add.s32 	%r161, %r161, 512;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB34_2;

$L__BB34_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB34_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB34_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB34_8;

	st.shared.f32 	[%r16], %f4;

$L__BB34_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB34_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB34_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB34_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 2048;
	add.s32 	%r162, %r162, 512;
	add.s32 	%r164, %r164, 512;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB34_10;

$L__BB34_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB34_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB34_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB34_16;

	st.shared.f32 	[%r16], %f9;

$L__BB34_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB34_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 9;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB34_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB34_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 2048;
	add.s32 	%r165, %r165, 512;
	add.s32 	%r168, %r168, 512;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB34_18;

$L__BB34_20:
	ret;

}
	// .globl	scaled_masked_softmax_1024_f16
.visible .entry scaled_masked_softmax_1024_f16(
	.param .u64 scaled_masked_softmax_1024_f16_param_0,
	.param .u64 scaled_masked_softmax_1024_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_1024_f16_param_2[2],
	.param .u64 scaled_masked_softmax_1024_f16_param_3,
	.param .u32 scaled_masked_softmax_1024_f16_param_4,
	.param .u32 scaled_masked_softmax_1024_f16_param_5,
	.param .u32 scaled_masked_softmax_1024_f16_param_6,
	.param .u32 scaled_masked_softmax_1024_f16_param_7,
	.param .u32 scaled_masked_softmax_1024_f16_param_8,
	.param .u32 scaled_masked_softmax_1024_f16_param_9,
	.param .u32 scaled_masked_softmax_1024_f16_param_10,
	.param .u32 scaled_masked_softmax_1024_f16_param_11,
	.param .u32 scaled_masked_softmax_1024_f16_param_12,
	.param .u32 scaled_masked_softmax_1024_f16_param_13,
	.param .u32 scaled_masked_softmax_1024_f16_param_14,
	.param .u32 scaled_masked_softmax_1024_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_1024_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_1024_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_1024_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_1024_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_1024_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_1024_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_1024_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_1024_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_1024_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_1024_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_1024_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_1024_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_1024_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_1024_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB35_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB35_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB35_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 10;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 10;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB35_2;

$L__BB35_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB35_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB35_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB35_8;

	st.shared.f32 	[%r16], %f4;

$L__BB35_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB35_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB35_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB35_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB35_10;

$L__BB35_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB35_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB35_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB35_16;

	st.shared.f32 	[%r16], %f9;

$L__BB35_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB35_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 10;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB35_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB35_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB35_18;

$L__BB35_20:
	ret;

}
	// .globl	scaled_masked_softmax_2048_f16
.visible .entry scaled_masked_softmax_2048_f16(
	.param .u64 scaled_masked_softmax_2048_f16_param_0,
	.param .u64 scaled_masked_softmax_2048_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_2048_f16_param_2[2],
	.param .u64 scaled_masked_softmax_2048_f16_param_3,
	.param .u32 scaled_masked_softmax_2048_f16_param_4,
	.param .u32 scaled_masked_softmax_2048_f16_param_5,
	.param .u32 scaled_masked_softmax_2048_f16_param_6,
	.param .u32 scaled_masked_softmax_2048_f16_param_7,
	.param .u32 scaled_masked_softmax_2048_f16_param_8,
	.param .u32 scaled_masked_softmax_2048_f16_param_9,
	.param .u32 scaled_masked_softmax_2048_f16_param_10,
	.param .u32 scaled_masked_softmax_2048_f16_param_11,
	.param .u32 scaled_masked_softmax_2048_f16_param_12,
	.param .u32 scaled_masked_softmax_2048_f16_param_13,
	.param .u32 scaled_masked_softmax_2048_f16_param_14,
	.param .u32 scaled_masked_softmax_2048_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_2048_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_2048_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_2048_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_2048_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_2048_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_2048_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_2048_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_2048_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_2048_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_2048_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_2048_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_2048_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_2048_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_2048_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB36_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB36_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB36_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 10;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 10;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB36_2;

$L__BB36_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB36_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB36_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB36_8;

	st.shared.f32 	[%r16], %f4;

$L__BB36_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB36_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB36_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB36_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB36_10;

$L__BB36_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB36_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB36_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB36_16;

	st.shared.f32 	[%r16], %f9;

$L__BB36_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB36_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 10;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB36_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB36_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB36_18;

$L__BB36_20:
	ret;

}
	// .globl	scaled_masked_softmax_4096_f16
.visible .entry scaled_masked_softmax_4096_f16(
	.param .u64 scaled_masked_softmax_4096_f16_param_0,
	.param .u64 scaled_masked_softmax_4096_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_4096_f16_param_2[2],
	.param .u64 scaled_masked_softmax_4096_f16_param_3,
	.param .u32 scaled_masked_softmax_4096_f16_param_4,
	.param .u32 scaled_masked_softmax_4096_f16_param_5,
	.param .u32 scaled_masked_softmax_4096_f16_param_6,
	.param .u32 scaled_masked_softmax_4096_f16_param_7,
	.param .u32 scaled_masked_softmax_4096_f16_param_8,
	.param .u32 scaled_masked_softmax_4096_f16_param_9,
	.param .u32 scaled_masked_softmax_4096_f16_param_10,
	.param .u32 scaled_masked_softmax_4096_f16_param_11,
	.param .u32 scaled_masked_softmax_4096_f16_param_12,
	.param .u32 scaled_masked_softmax_4096_f16_param_13,
	.param .u32 scaled_masked_softmax_4096_f16_param_14,
	.param .u32 scaled_masked_softmax_4096_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_4096_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_4096_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_4096_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_4096_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_4096_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_4096_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_4096_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_4096_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_4096_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_4096_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_4096_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_4096_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_4096_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_4096_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB37_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB37_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB37_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 10;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 10;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB37_2;

$L__BB37_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB37_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB37_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB37_8;

	st.shared.f32 	[%r16], %f4;

$L__BB37_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB37_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB37_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB37_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB37_10;

$L__BB37_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB37_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB37_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB37_16;

	st.shared.f32 	[%r16], %f9;

$L__BB37_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB37_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 10;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB37_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB37_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB37_18;

$L__BB37_20:
	ret;

}
	// .globl	scaled_masked_softmax_8192_f16
.visible .entry scaled_masked_softmax_8192_f16(
	.param .u64 scaled_masked_softmax_8192_f16_param_0,
	.param .u64 scaled_masked_softmax_8192_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_8192_f16_param_2[2],
	.param .u64 scaled_masked_softmax_8192_f16_param_3,
	.param .u32 scaled_masked_softmax_8192_f16_param_4,
	.param .u32 scaled_masked_softmax_8192_f16_param_5,
	.param .u32 scaled_masked_softmax_8192_f16_param_6,
	.param .u32 scaled_masked_softmax_8192_f16_param_7,
	.param .u32 scaled_masked_softmax_8192_f16_param_8,
	.param .u32 scaled_masked_softmax_8192_f16_param_9,
	.param .u32 scaled_masked_softmax_8192_f16_param_10,
	.param .u32 scaled_masked_softmax_8192_f16_param_11,
	.param .u32 scaled_masked_softmax_8192_f16_param_12,
	.param .u32 scaled_masked_softmax_8192_f16_param_13,
	.param .u32 scaled_masked_softmax_8192_f16_param_14,
	.param .u32 scaled_masked_softmax_8192_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_8192_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_8192_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_8192_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_8192_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_8192_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_8192_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_8192_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_8192_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_8192_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_8192_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_8192_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_8192_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_8192_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_8192_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB38_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB38_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB38_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 10;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 10;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB38_2;

$L__BB38_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB38_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB38_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB38_8;

	st.shared.f32 	[%r16], %f4;

$L__BB38_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB38_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB38_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB38_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB38_10;

$L__BB38_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB38_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB38_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB38_16;

	st.shared.f32 	[%r16], %f9;

$L__BB38_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB38_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 10;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB38_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB38_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB38_18;

$L__BB38_20:
	ret;

}
	// .globl	scaled_masked_softmax_16384_f16
.visible .entry scaled_masked_softmax_16384_f16(
	.param .u64 scaled_masked_softmax_16384_f16_param_0,
	.param .u64 scaled_masked_softmax_16384_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_16384_f16_param_2[2],
	.param .u64 scaled_masked_softmax_16384_f16_param_3,
	.param .u32 scaled_masked_softmax_16384_f16_param_4,
	.param .u32 scaled_masked_softmax_16384_f16_param_5,
	.param .u32 scaled_masked_softmax_16384_f16_param_6,
	.param .u32 scaled_masked_softmax_16384_f16_param_7,
	.param .u32 scaled_masked_softmax_16384_f16_param_8,
	.param .u32 scaled_masked_softmax_16384_f16_param_9,
	.param .u32 scaled_masked_softmax_16384_f16_param_10,
	.param .u32 scaled_masked_softmax_16384_f16_param_11,
	.param .u32 scaled_masked_softmax_16384_f16_param_12,
	.param .u32 scaled_masked_softmax_16384_f16_param_13,
	.param .u32 scaled_masked_softmax_16384_f16_param_14,
	.param .u32 scaled_masked_softmax_16384_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_16384_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_16384_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_16384_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_16384_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_16384_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_16384_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_16384_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_16384_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_16384_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_16384_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_16384_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_16384_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_16384_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_16384_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB39_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB39_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB39_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 10;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 10;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB39_2;

$L__BB39_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB39_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB39_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB39_8;

	st.shared.f32 	[%r16], %f4;

$L__BB39_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB39_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB39_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB39_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB39_10;

$L__BB39_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB39_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB39_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB39_16;

	st.shared.f32 	[%r16], %f9;

$L__BB39_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB39_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 10;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB39_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB39_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB39_18;

$L__BB39_20:
	ret;

}
	// .globl	scaled_masked_softmax_32768_f16
.visible .entry scaled_masked_softmax_32768_f16(
	.param .u64 scaled_masked_softmax_32768_f16_param_0,
	.param .u64 scaled_masked_softmax_32768_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_32768_f16_param_2[2],
	.param .u64 scaled_masked_softmax_32768_f16_param_3,
	.param .u32 scaled_masked_softmax_32768_f16_param_4,
	.param .u32 scaled_masked_softmax_32768_f16_param_5,
	.param .u32 scaled_masked_softmax_32768_f16_param_6,
	.param .u32 scaled_masked_softmax_32768_f16_param_7,
	.param .u32 scaled_masked_softmax_32768_f16_param_8,
	.param .u32 scaled_masked_softmax_32768_f16_param_9,
	.param .u32 scaled_masked_softmax_32768_f16_param_10,
	.param .u32 scaled_masked_softmax_32768_f16_param_11,
	.param .u32 scaled_masked_softmax_32768_f16_param_12,
	.param .u32 scaled_masked_softmax_32768_f16_param_13,
	.param .u32 scaled_masked_softmax_32768_f16_param_14,
	.param .u32 scaled_masked_softmax_32768_f16_param_15
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_32768_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_32768_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_32768_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_32768_f16_param_3];
	ld.param.u32 	%r37, [scaled_masked_softmax_32768_f16_param_6];
	ld.param.u32 	%r38, [scaled_masked_softmax_32768_f16_param_7];
	ld.param.u32 	%r39, [scaled_masked_softmax_32768_f16_param_8];
	ld.param.u32 	%r40, [scaled_masked_softmax_32768_f16_param_9];
	ld.param.u32 	%r41, [scaled_masked_softmax_32768_f16_param_10];
	ld.param.u32 	%r42, [scaled_masked_softmax_32768_f16_param_11];
	ld.param.u32 	%r43, [scaled_masked_softmax_32768_f16_param_12];
	ld.param.u32 	%r44, [scaled_masked_softmax_32768_f16_param_13];
	ld.param.u32 	%r45, [scaled_masked_softmax_32768_f16_param_14];
	ld.param.u32 	%r46, [scaled_masked_softmax_32768_f16_param_15];
	setp.lt.s32 	%p1, %r37, 1;
	mov.f32 	%f76, 0fFF800000;
	@%p1 bra 	$L__BB40_4;

	mov.u32 	%r157, %tid.x;
	mul.lo.s32 	%r160, %r157, %r43;
	mul.lo.s32 	%r159, %r157, %r40;
	shl.b32 	%r48, %r157, 2;
	mov.u32 	%r49, data_soft_max_f32;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r158, %r50, 128;
	mov.f32 	%f76, 0fFF800000;
	mov.u32 	%r161, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB40_2:
	setp.ge.s32 	%p2, %r157, %r37;
	@%p2 bra 	$L__BB40_4;

	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ctaid.z;
	mul.lo.s32 	%r53, %r52, %r38;
	mad.lo.s32 	%r54, %r51, %r39, %r53;
	cvt.u64.u32 	%rd4, %r54;
	cvt.s64.s32 	%rd5, %r159;
	add.s64 	%rd6, %rd5, %rd4;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r55, %r52, %r41;
	mad.lo.s32 	%r56, %r51, %r42, %r55;
	cvt.u64.u32 	%rd10, %r56;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd11, 0, %rd10, %p3;
	cvt.s64.s32 	%rd12, %r160;
	add.s64 	%rd13, %rd11, %rd12;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f14, %rs6;}

	// end inline asm
	st.shared.f32 	[%r158], %f14;
	max.f32 	%f76, %f76, %f14;
	shl.b32 	%r57, %r43, 10;
	add.s32 	%r160, %r160, %r57;
	shl.b32 	%r58, %r40, 10;
	add.s32 	%r159, %r159, %r58;
	add.s32 	%r158, %r158, 4096;
	add.s32 	%r157, %r157, 1024;
	add.s32 	%r161, %r161, 1024;
	setp.lt.s32 	%p4, %r161, %r37;
	@%p4 bra 	$L__BB40_2;

$L__BB40_4:
	mov.b32 	%r59, %f76;
	mov.u32 	%r60, 31;
	mov.u32 	%r61, 16;
	mov.u32 	%r62, -1;
	shfl.sync.bfly.b32 	%r63|%p5, %r59, %r61, %r60, %r62;
	mov.b32 	%f15, %r63;
	max.f32 	%f16, %f76, %f15;
	mov.b32 	%r64, %f16;
	mov.u32 	%r65, 8;
	shfl.sync.bfly.b32 	%r66|%p6, %r64, %r65, %r60, %r62;
	mov.b32 	%f17, %r66;
	max.f32 	%f18, %f16, %f17;
	mov.b32 	%r67, %f18;
	mov.u32 	%r68, 4;
	shfl.sync.bfly.b32 	%r69|%p7, %r67, %r68, %r60, %r62;
	mov.b32 	%f19, %r69;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r70, %f20;
	mov.u32 	%r71, 2;
	shfl.sync.bfly.b32 	%r72|%p8, %r70, %r71, %r60, %r62;
	mov.b32 	%f21, %r72;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r73, %f22;
	mov.u32 	%r74, 1;
	shfl.sync.bfly.b32 	%r75|%p9, %r73, %r74, %r60, %r62;
	mov.b32 	%f23, %r75;
	max.f32 	%f4, %f22, %f23;
	mov.u32 	%r165, %tid.x;
	shr.u32 	%r77, %r165, 5;
	setp.ne.s32 	%p10, %r77, 0;
	shl.b32 	%r78, %r165, 2;
	and.b32  	%r79, %r78, 124;
	mov.u32 	%r80, data_soft_max_f32;
	add.s32 	%r15, %r80, %r79;
	@%p10 bra 	$L__BB40_6;

	mov.u32 	%r81, -8388608;
	st.shared.u32 	[%r15], %r81;

$L__BB40_6:
	bar.sync 	0;
	and.b32  	%r83, %r165, 31;
	setp.ne.s32 	%p11, %r83, 0;
	shr.u32 	%r84, %r165, 3;
	and.b32  	%r85, %r84, 536870908;
	add.s32 	%r16, %r80, %r85;
	@%p11 bra 	$L__BB40_8;

	st.shared.f32 	[%r16], %f4;

$L__BB40_8:
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r15];
	mov.b32 	%r87, %f25;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, 16;
	mov.u32 	%r90, -1;
	shfl.sync.bfly.b32 	%r91|%p13, %r87, %r89, %r88, %r90;
	mov.b32 	%f26, %r91;
	max.f32 	%f27, %f25, %f26;
	mov.b32 	%r92, %f27;
	mov.u32 	%r93, 8;
	shfl.sync.bfly.b32 	%r94|%p14, %r92, %r93, %r88, %r90;
	mov.b32 	%f28, %r94;
	max.f32 	%f29, %f27, %f28;
	mov.b32 	%r95, %f29;
	mov.u32 	%r96, 4;
	shfl.sync.bfly.b32 	%r97|%p15, %r95, %r96, %r88, %r90;
	mov.b32 	%f30, %r97;
	max.f32 	%f31, %f29, %f30;
	mov.b32 	%r98, %f31;
	mov.u32 	%r99, 2;
	shfl.sync.bfly.b32 	%r100|%p16, %r98, %r99, %r88, %r90;
	mov.b32 	%f32, %r100;
	max.f32 	%f33, %f31, %f32;
	mov.b32 	%r101, %f33;
	mov.u32 	%r102, 1;
	shfl.sync.bfly.b32 	%r103|%p17, %r101, %r102, %r88, %r90;
	mov.b32 	%f34, %r103;
	max.f32 	%f5, %f33, %f34;
	mov.f32 	%f78, 0f00000000;
	@%p1 bra 	$L__BB40_12;

	mov.u32 	%r162, %tid.x;
	shl.b32 	%r105, %r162, 2;
	add.s32 	%r107, %r80, %r105;
	add.s32 	%r163, %r107, 128;
	mov.f32 	%f78, 0f00000000;
	mov.u32 	%r164, 0;

$L__BB40_10:
	setp.ge.s32 	%p18, %r162, %r37;
	@%p18 bra 	$L__BB40_12;

	ld.shared.f32 	%f36, [%r163];
	sub.f32 	%f37, %f36, %f5;
	mov.f32 	%f38, 0f3F000000;
	mov.f32 	%f39, 0f3BBB989D;
	fma.rn.f32 	%f40, %f37, %f39, %f38;
	cvt.sat.f32.f32 	%f41, %f40;
	mov.f32 	%f42, 0f4B400001;
	mov.f32 	%f43, 0f437C0000;
	fma.rm.f32 	%f44, %f41, %f43, %f42;
	add.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	mov.f32 	%f47, 0f3FB8AA3B;
	fma.rn.f32 	%f48, %f37, %f47, %f46;
	mov.f32 	%f49, 0f32A57060;
	fma.rn.f32 	%f50, %f37, %f49, %f48;
	mov.b32 	%r108, %f44;
	shl.b32 	%r109, %r108, 23;
	mov.b32 	%f51, %r109;
	ex2.approx.ftz.f32 	%f52, %f50;
	mul.f32 	%f53, %f52, %f51;
	add.f32 	%f78, %f78, %f53;
	st.shared.f32 	[%r163], %f53;
	add.s32 	%r163, %r163, 4096;
	add.s32 	%r162, %r162, 1024;
	add.s32 	%r164, %r164, 1024;
	setp.lt.s32 	%p19, %r164, %r37;
	@%p19 bra 	$L__BB40_10;

$L__BB40_12:
	mov.b32 	%r112, %f78;
	shfl.sync.bfly.b32 	%r116|%p21, %r112, %r89, %r88, %r90;
	mov.b32 	%f54, %r116;
	add.f32 	%f55, %f78, %f54;
	mov.b32 	%r117, %f55;
	shfl.sync.bfly.b32 	%r119|%p22, %r117, %r93, %r88, %r90;
	mov.b32 	%f56, %r119;
	add.f32 	%f57, %f55, %f56;
	mov.b32 	%r120, %f57;
	shfl.sync.bfly.b32 	%r122|%p23, %r120, %r96, %r88, %r90;
	mov.b32 	%f58, %r122;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r123, %f59;
	shfl.sync.bfly.b32 	%r125|%p24, %r123, %r99, %r88, %r90;
	mov.b32 	%f60, %r125;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r126, %f61;
	shfl.sync.bfly.b32 	%r128|%p25, %r126, %r102, %r88, %r90;
	mov.b32 	%f62, %r128;
	add.f32 	%f9, %f61, %f62;
	bar.sync 	0;
	@%p10 bra 	$L__BB40_14;

	mov.u32 	%r129, 0;
	st.shared.u32 	[%r15], %r129;

$L__BB40_14:
	bar.sync 	0;
	@%p11 bra 	$L__BB40_16;

	st.shared.f32 	[%r16], %f9;

$L__BB40_16:
	bar.sync 	0;
	ld.shared.f32 	%f63, [%r15];
	mov.b32 	%r132, %f63;
	mov.u32 	%r133, 31;
	mov.u32 	%r134, 16;
	mov.u32 	%r135, -1;
	shfl.sync.bfly.b32 	%r136|%p28, %r132, %r134, %r133, %r135;
	mov.b32 	%f64, %r136;
	add.f32 	%f65, %f63, %f64;
	mov.b32 	%r137, %f65;
	mov.u32 	%r138, 8;
	shfl.sync.bfly.b32 	%r139|%p29, %r137, %r138, %r133, %r135;
	mov.b32 	%f66, %r139;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r140, %f67;
	mov.u32 	%r141, 4;
	shfl.sync.bfly.b32 	%r142|%p30, %r140, %r141, %r133, %r135;
	mov.b32 	%f68, %r142;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r143, %f69;
	mov.u32 	%r144, 2;
	shfl.sync.bfly.b32 	%r145|%p31, %r143, %r144, %r133, %r135;
	mov.b32 	%f70, %r145;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r146, %f71;
	mov.u32 	%r147, 1;
	shfl.sync.bfly.b32 	%r148|%p32, %r146, %r147, %r133, %r135;
	mov.b32 	%f72, %r148;
	add.f32 	%f10, %f71, %f72;
	@%p1 bra 	$L__BB40_20;

	mul.lo.s32 	%r167, %r165, %r46;
	shl.b32 	%r27, %r46, 10;
	add.s32 	%r152, %r80, %r78;
	add.s32 	%r166, %r152, 128;
	rcp.rn.f32 	%f11, %f10;
	mov.u32 	%r168, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB40_18:
	setp.ge.s32 	%p33, %r165, %r37;
	@%p33 bra 	$L__BB40_20;

	mov.u32 	%r153, %ctaid.y;
	mov.u32 	%r154, %ctaid.z;
	mul.lo.s32 	%r155, %r154, %r44;
	mad.lo.s32 	%r156, %r153, %r45, %r155;
	cvt.u64.u32 	%rd17, %r156;
	cvt.s64.s32 	%rd18, %r167;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f74, [%r166];
	mul.f32 	%f73, %f11, %f74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f73;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r167, %r167, %r27;
	add.s32 	%r166, %r166, 4096;
	add.s32 	%r165, %r165, 1024;
	add.s32 	%r168, %r168, 1024;
	setp.lt.s32 	%p34, %r168, %r37;
	@%p34 bra 	$L__BB40_18;

$L__BB40_20:
	ret;

}
	// .globl	scaled_masked_softmax_0_f16
.visible .entry scaled_masked_softmax_0_f16(
	.param .u64 scaled_masked_softmax_0_f16_param_0,
	.param .u64 scaled_masked_softmax_0_f16_param_1,
	.param .align 2 .b8 scaled_masked_softmax_0_f16_param_2[2],
	.param .u64 scaled_masked_softmax_0_f16_param_3,
	.param .u32 scaled_masked_softmax_0_f16_param_4,
	.param .u32 scaled_masked_softmax_0_f16_param_5,
	.param .u32 scaled_masked_softmax_0_f16_param_6,
	.param .u32 scaled_masked_softmax_0_f16_param_7,
	.param .u32 scaled_masked_softmax_0_f16_param_8,
	.param .u32 scaled_masked_softmax_0_f16_param_9,
	.param .u32 scaled_masked_softmax_0_f16_param_10,
	.param .u32 scaled_masked_softmax_0_f16_param_11,
	.param .u32 scaled_masked_softmax_0_f16_param_12,
	.param .u32 scaled_masked_softmax_0_f16_param_13,
	.param .u32 scaled_masked_softmax_0_f16_param_14,
	.param .u32 scaled_masked_softmax_0_f16_param_15
)
{
	.reg .pred 	%p<37>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<83>;
	.reg .b32 	%r<144>;
	.reg .b64 	%rd<23>;


	ld.param.u16 	%rs2, [scaled_masked_softmax_0_f16_param_2];
	ld.param.u64 	%rd1, [scaled_masked_softmax_0_f16_param_0];
	ld.param.u64 	%rd2, [scaled_masked_softmax_0_f16_param_1];
	ld.param.u64 	%rd3, [scaled_masked_softmax_0_f16_param_3];
	ld.param.u32 	%r15, [scaled_masked_softmax_0_f16_param_6];
	ld.param.u32 	%r16, [scaled_masked_softmax_0_f16_param_7];
	ld.param.u32 	%r17, [scaled_masked_softmax_0_f16_param_8];
	ld.param.u32 	%r18, [scaled_masked_softmax_0_f16_param_9];
	ld.param.u32 	%r19, [scaled_masked_softmax_0_f16_param_10];
	ld.param.u32 	%r20, [scaled_masked_softmax_0_f16_param_11];
	ld.param.u32 	%r21, [scaled_masked_softmax_0_f16_param_12];
	ld.param.u32 	%r22, [scaled_masked_softmax_0_f16_param_13];
	ld.param.u32 	%r23, [scaled_masked_softmax_0_f16_param_14];
	ld.param.u32 	%r24, [scaled_masked_softmax_0_f16_param_15];
	setp.lt.s32 	%p1, %r15, 1;
	mov.f32 	%f78, 0fFF800000;
	@%p1 bra 	$L__BB41_4;

	mov.u32 	%r1, %tid.x;
	mov.f32 	%f78, 0fFF800000;
	mov.u32 	%r141, 0;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd14, %rd2;

$L__BB41_2:
	add.s32 	%r3, %r141, %r1;
	setp.ge.s32 	%p2, %r3, %r15;
	@%p2 bra 	$L__BB41_4;

	mul.lo.s32 	%r26, %r3, %r18;
	cvt.s64.s32 	%rd4, %r26;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %ctaid.z;
	mul.lo.s32 	%r29, %r28, %r16;
	mad.lo.s32 	%r30, %r27, %r17, %r29;
	cvt.u64.u32 	%rd5, %r30;
	add.s64 	%rd6, %rd4, %rd5;
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs4, [%rd9];
	// begin inline asm
	{mul.f16 %rs3,%rs4,%rs2;
}
	// end inline asm
	mul.lo.s32 	%r31, %r3, %r21;
	cvt.s64.s32 	%rd10, %r31;
	mul.lo.s32 	%r32, %r28, %r19;
	mad.lo.s32 	%r33, %r27, %r20, %r32;
	cvt.u64.u32 	%rd11, %r33;
	setp.eq.s64 	%p3, %rd2, 0;
	selp.b64 	%rd12, 0, %rd11, %p3;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd15, %rd13, 1;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u16 	%rs8, [%rd16];
	// begin inline asm
	{add.f16 %rs6,%rs3,%rs8;
}
	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f16, %rs6;}

	// end inline asm
	shl.b32 	%r34, %r3, 2;
	mov.u32 	%r35, data_soft_max_f32;
	add.s32 	%r36, %r35, %r34;
	st.shared.f32 	[%r36+128], %f16;
	max.f32 	%f78, %f78, %f16;
	mov.u32 	%r37, %ntid.x;
	add.s32 	%r141, %r141, %r37;
	setp.lt.s32 	%p4, %r141, %r15;
	@%p4 bra 	$L__BB41_2;

$L__BB41_4:
	mov.b32 	%r38, %f78;
	mov.u32 	%r39, 31;
	mov.u32 	%r40, 16;
	mov.u32 	%r41, -1;
	shfl.sync.bfly.b32 	%r42|%p5, %r38, %r40, %r39, %r41;
	mov.b32 	%f17, %r42;
	max.f32 	%f18, %f78, %f17;
	mov.b32 	%r43, %f18;
	mov.u32 	%r44, 8;
	shfl.sync.bfly.b32 	%r45|%p6, %r43, %r44, %r39, %r41;
	mov.b32 	%f19, %r45;
	max.f32 	%f20, %f18, %f19;
	mov.b32 	%r46, %f20;
	mov.u32 	%r47, 4;
	shfl.sync.bfly.b32 	%r48|%p7, %r46, %r47, %r39, %r41;
	mov.b32 	%f21, %r48;
	max.f32 	%f22, %f20, %f21;
	mov.b32 	%r49, %f22;
	mov.u32 	%r50, 2;
	shfl.sync.bfly.b32 	%r51|%p8, %r49, %r50, %r39, %r41;
	mov.b32 	%f23, %r51;
	max.f32 	%f24, %f22, %f23;
	mov.b32 	%r52, %f24;
	mov.u32 	%r53, 1;
	shfl.sync.bfly.b32 	%r54|%p9, %r52, %r53, %r39, %r41;
	mov.b32 	%f25, %r54;
	max.f32 	%f79, %f24, %f25;
	mov.u32 	%r55, %ntid.x;
	setp.lt.s32 	%p10, %r55, 33;
	mov.u32 	%r56, %tid.x;
	shl.b32 	%r57, %r56, 2;
	and.b32  	%r58, %r57, 124;
	mov.u32 	%r59, data_soft_max_f32;
	add.s32 	%r5, %r59, %r58;
	shr.u32 	%r60, %r56, 3;
	and.b32  	%r61, %r60, 536870908;
	add.s32 	%r6, %r59, %r61;
	@%p10 bra 	$L__BB41_10;

	shr.u32 	%r63, %r56, 5;
	setp.ne.s32 	%p11, %r63, 0;
	@%p11 bra 	$L__BB41_7;

	mov.u32 	%r64, -8388608;
	st.shared.u32 	[%r5], %r64;

$L__BB41_7:
	bar.sync 	0;
	and.b32  	%r66, %r56, 31;
	setp.ne.s32 	%p12, %r66, 0;
	@%p12 bra 	$L__BB41_9;

	st.shared.f32 	[%r6], %f79;

$L__BB41_9:
	bar.sync 	0;
	ld.shared.f32 	%f26, [%r5];
	mov.b32 	%r67, %f26;
	mov.u32 	%r68, 31;
	mov.u32 	%r69, 16;
	mov.u32 	%r70, -1;
	shfl.sync.bfly.b32 	%r71|%p13, %r67, %r69, %r68, %r70;
	mov.b32 	%f27, %r71;
	max.f32 	%f28, %f26, %f27;
	mov.b32 	%r72, %f28;
	mov.u32 	%r73, 8;
	shfl.sync.bfly.b32 	%r74|%p14, %r72, %r73, %r68, %r70;
	mov.b32 	%f29, %r74;
	max.f32 	%f30, %f28, %f29;
	mov.b32 	%r75, %f30;
	mov.u32 	%r76, 4;
	shfl.sync.bfly.b32 	%r77|%p15, %r75, %r76, %r68, %r70;
	mov.b32 	%f31, %r77;
	max.f32 	%f32, %f30, %f31;
	mov.b32 	%r78, %f32;
	mov.u32 	%r79, 2;
	shfl.sync.bfly.b32 	%r80|%p16, %r78, %r79, %r68, %r70;
	mov.b32 	%f33, %r80;
	max.f32 	%f34, %f32, %f33;
	mov.b32 	%r81, %f34;
	mov.u32 	%r82, 1;
	shfl.sync.bfly.b32 	%r83|%p17, %r81, %r82, %r68, %r70;
	mov.b32 	%f35, %r83;
	max.f32 	%f79, %f34, %f35;

$L__BB41_10:
	mov.f32 	%f81, 0f00000000;
	@%p1 bra 	$L__BB41_14;

	mov.f32 	%f81, 0f00000000;
	mov.u32 	%r142, 0;

$L__BB41_12:
	add.s32 	%r9, %r142, %r56;
	setp.ge.s32 	%p19, %r9, %r15;
	@%p19 bra 	$L__BB41_14;

	shl.b32 	%r85, %r9, 2;
	add.s32 	%r87, %r59, %r85;
	ld.shared.f32 	%f38, [%r87+128];
	sub.f32 	%f39, %f38, %f79;
	mov.f32 	%f40, 0f3F000000;
	mov.f32 	%f41, 0f3BBB989D;
	fma.rn.f32 	%f42, %f39, %f41, %f40;
	cvt.sat.f32.f32 	%f43, %f42;
	mov.f32 	%f44, 0f4B400001;
	mov.f32 	%f45, 0f437C0000;
	fma.rm.f32 	%f46, %f43, %f45, %f44;
	add.f32 	%f47, %f46, 0fCB40007F;
	neg.f32 	%f48, %f47;
	mov.f32 	%f49, 0f3FB8AA3B;
	fma.rn.f32 	%f50, %f39, %f49, %f48;
	mov.f32 	%f51, 0f32A57060;
	fma.rn.f32 	%f52, %f39, %f51, %f50;
	mov.b32 	%r88, %f46;
	shl.b32 	%r89, %r88, 23;
	mov.b32 	%f53, %r89;
	ex2.approx.ftz.f32 	%f54, %f52;
	mul.f32 	%f55, %f54, %f53;
	add.f32 	%f81, %f81, %f55;
	st.shared.f32 	[%r87+128], %f55;
	add.s32 	%r142, %r142, %r55;
	setp.lt.s32 	%p20, %r142, %r15;
	@%p20 bra 	$L__BB41_12;

$L__BB41_14:
	mov.b32 	%r92, %f81;
	mov.u32 	%r93, 31;
	mov.u32 	%r94, 16;
	mov.u32 	%r95, -1;
	shfl.sync.bfly.b32 	%r96|%p22, %r92, %r94, %r93, %r95;
	mov.b32 	%f56, %r96;
	add.f32 	%f57, %f81, %f56;
	mov.b32 	%r97, %f57;
	mov.u32 	%r98, 8;
	shfl.sync.bfly.b32 	%r99|%p23, %r97, %r98, %r93, %r95;
	mov.b32 	%f58, %r99;
	add.f32 	%f59, %f57, %f58;
	mov.b32 	%r100, %f59;
	mov.u32 	%r101, 4;
	shfl.sync.bfly.b32 	%r102|%p24, %r100, %r101, %r93, %r95;
	mov.b32 	%f60, %r102;
	add.f32 	%f61, %f59, %f60;
	mov.b32 	%r103, %f61;
	mov.u32 	%r104, 2;
	shfl.sync.bfly.b32 	%r105|%p25, %r103, %r104, %r93, %r95;
	mov.b32 	%f62, %r105;
	add.f32 	%f63, %f61, %f62;
	mov.b32 	%r106, %f63;
	mov.u32 	%r107, 1;
	shfl.sync.bfly.b32 	%r108|%p26, %r106, %r107, %r93, %r95;
	mov.b32 	%f64, %r108;
	add.f32 	%f82, %f63, %f64;
	@%p10 bra 	$L__BB41_20;

	bar.sync 	0;
	shr.u32 	%r110, %r56, 5;
	setp.ne.s32 	%p27, %r110, 0;
	@%p27 bra 	$L__BB41_17;

	mov.u32 	%r111, 0;
	st.shared.u32 	[%r5], %r111;

$L__BB41_17:
	bar.sync 	0;
	and.b32  	%r113, %r56, 31;
	setp.ne.s32 	%p28, %r113, 0;
	@%p28 bra 	$L__BB41_19;

	st.shared.f32 	[%r6], %f82;

$L__BB41_19:
	bar.sync 	0;
	ld.shared.f32 	%f65, [%r5];
	mov.b32 	%r114, %f65;
	mov.u32 	%r115, 31;
	mov.u32 	%r116, 16;
	mov.u32 	%r117, -1;
	shfl.sync.bfly.b32 	%r118|%p29, %r114, %r116, %r115, %r117;
	mov.b32 	%f66, %r118;
	add.f32 	%f67, %f65, %f66;
	mov.b32 	%r119, %f67;
	mov.u32 	%r120, 8;
	shfl.sync.bfly.b32 	%r121|%p30, %r119, %r120, %r115, %r117;
	mov.b32 	%f68, %r121;
	add.f32 	%f69, %f67, %f68;
	mov.b32 	%r122, %f69;
	mov.u32 	%r123, 4;
	shfl.sync.bfly.b32 	%r124|%p31, %r122, %r123, %r115, %r117;
	mov.b32 	%f70, %r124;
	add.f32 	%f71, %f69, %f70;
	mov.b32 	%r125, %f71;
	mov.u32 	%r126, 2;
	shfl.sync.bfly.b32 	%r127|%p32, %r125, %r126, %r115, %r117;
	mov.b32 	%f72, %r127;
	add.f32 	%f73, %f71, %f72;
	mov.b32 	%r128, %f73;
	mov.u32 	%r129, 1;
	shfl.sync.bfly.b32 	%r130|%p33, %r128, %r129, %r115, %r117;
	mov.b32 	%f74, %r130;
	add.f32 	%f82, %f73, %f74;

$L__BB41_20:
	@%p1 bra 	$L__BB41_24;

	rcp.rn.f32 	%f13, %f82;
	mov.u32 	%r143, 0;
	cvta.to.global.u64 	%rd20, %rd3;

$L__BB41_22:
	add.s32 	%r13, %r143, %r56;
	setp.ge.s32 	%p35, %r13, %r15;
	@%p35 bra 	$L__BB41_24;

	mul.lo.s32 	%r132, %r13, %r24;
	cvt.s64.s32 	%rd17, %r132;
	mov.u32 	%r133, %ctaid.y;
	mov.u32 	%r134, %ctaid.z;
	mul.lo.s32 	%r135, %r134, %r22;
	mad.lo.s32 	%r136, %r133, %r23, %r135;
	cvt.u64.u32 	%rd18, %r136;
	add.s64 	%rd19, %rd17, %rd18;
	shl.b32 	%r137, %r13, 2;
	add.s32 	%r139, %r59, %r137;
	ld.shared.f32 	%f76, [%r139+128];
	mul.f32 	%f75, %f13, %f76;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs10, %f75;}

	// end inline asm
	shl.b64 	%rd21, %rd19, 1;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u16 	[%rd22], %rs10;
	add.s32 	%r143, %r143, %r55;
	setp.lt.s32 	%p36, %r143, %r15;
	@%p36 bra 	$L__BB41_22;

$L__BB41_24:
	ret;

}

