Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  8 16:57:46 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: processer/design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[38] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.137        0.000                      0                  464        0.174        0.000                      0                  464        3.000        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         
processer/design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0              {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                     7.845        0.000                       0                     1  
processer/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                   13.137        0.000                      0                  464        0.174        0.000                      0                  464        9.500        0.000                       0                   214  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  processer/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.842ns (16.842%)  route 4.157ns (83.158%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 21.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.711     5.464    ConvAccel/inputBuffer/mem_reg_0_63_0_2/ADDRA1
    SLICE_X26Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.763 r  ConvAccel/inputBuffer/mem_reg_0_63_0_2/RAMA/O
                         net (fo=3, routed)           1.146     6.909    ConvAccel/inputBuffer/o_rdata[0]
    SLICE_X38Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.033 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[0]_i_1/O
                         net (fo=2, routed)           1.301     8.334    ConvAccel/controller/D[0]
    SLICE_X35Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.657    21.660    ConvAccel/controller/Clk
    SLICE_X35Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[0]/C
                         clock pessimism              0.000    21.660    
                         clock uncertainty           -0.084    21.576    
    SLICE_X35Y106        FDCE (Setup_fdce_C_D)       -0.105    21.471    ConvAccel/controller/MULTIPLIER_INPUT_reg[0]
  -------------------------------------------------------------------
                         required time                         21.471    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.165ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.835ns (17.578%)  route 3.915ns (82.422%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 21.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.703     5.456    ConvAccel/inputBuffer/mem_reg_0_63_0_2/ADDRB1
    SLICE_X26Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.755 r  ConvAccel/inputBuffer/mem_reg_0_63_0_2/RAMB/O
                         net (fo=3, routed)           1.176     6.931    ConvAccel/inputBuffer/o_rdata[1]
    SLICE_X36Y109        LUT5 (Prop_lut5_I1_O)        0.117     7.048 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[1]_i_1/O
                         net (fo=2, routed)           1.037     8.085    ConvAccel/controller/D[1]
    SLICE_X35Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.657    21.660    ConvAccel/controller/Clk
    SLICE_X35Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[1]/C
                         clock pessimism              0.000    21.660    
                         clock uncertainty           -0.084    21.576    
    SLICE_X35Y106        FDCE (Setup_fdce_C_D)       -0.327    21.249    ConvAccel/controller/MULTIPLIER_INPUT_reg[1]
  -------------------------------------------------------------------
                         required time                         21.249    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                 13.165    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.866ns (18.486%)  route 3.819ns (81.514%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 21.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.711     5.464    ConvAccel/inputBuffer/mem_reg_0_63_0_2/ADDRA1
    SLICE_X26Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.763 r  ConvAccel/inputBuffer/mem_reg_0_63_0_2/RAMA/O
                         net (fo=3, routed)           1.146     6.909    ConvAccel/inputBuffer/o_rdata[0]
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.148     7.057 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[16]_i_1/O
                         net (fo=2, routed)           0.962     8.019    ConvAccel/controller/D[15]
    SLICE_X37Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.653    21.656    ConvAccel/controller/Clk
    SLICE_X37Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[16]/C
                         clock pessimism              0.000    21.656    
                         clock uncertainty           -0.084    21.572    
    SLICE_X37Y111        FDCE (Setup_fdce_C_D)       -0.309    21.263    ConvAccel/controller/MULTIPLIER_INPUT_reg[16]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.842ns (17.369%)  route 4.006ns (82.631%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.711     5.464    ConvAccel/inputBuffer/mem_reg_0_63_0_2/ADDRA1
    SLICE_X26Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.763 r  ConvAccel/inputBuffer/mem_reg_0_63_0_2/RAMA/O
                         net (fo=3, routed)           1.144     6.907    ConvAccel/controller/o_rdata[0]
    SLICE_X38Y108        LUT5 (Prop_lut5_I3_O)        0.124     7.031 r  ConvAccel/controller/MULTIPLIER_INPUT[32]_i_1/O
                         net (fo=2, routed)           1.151     8.182    ConvAccel/controller/MULTIPLIER_INPUT[32]_i_1_n_0
    SLICE_X33Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.656    21.659    ConvAccel/controller/Clk
    SLICE_X33Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[32]/C
                         clock pessimism              0.000    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X33Y106        FDCE (Setup_fdce_C_D)       -0.103    21.472    ConvAccel/controller/MULTIPLIER_INPUT_reg[32]
  -------------------------------------------------------------------
                         required time                         21.472    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 13.290    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.842ns (17.975%)  route 3.842ns (82.025%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 21.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.454     5.208    ConvAccel/inputBuffer/mem_reg_0_63_3_5/ADDRB1
    SLICE_X30Y111        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.507 r  ConvAccel/inputBuffer/mem_reg_0_63_3_5/RAMB/O
                         net (fo=3, routed)           1.359     6.866    ConvAccel/inputBuffer/o_rdata[4]
    SLICE_X36Y110        LUT5 (Prop_lut5_I0_O)        0.124     6.990 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[20]_i_1/O
                         net (fo=2, routed)           1.029     8.019    ConvAccel/controller/D[19]
    SLICE_X36Y111        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.653    21.656    ConvAccel/controller/Clk
    SLICE_X36Y111        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[20]/C
                         clock pessimism              0.000    21.656    
                         clock uncertainty           -0.084    21.572    
    SLICE_X36Y111        FDCE (Setup_fdce_C_D)       -0.063    21.509    ConvAccel/controller/MULTIPLICAND_INPUT_reg[20]
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.866ns (19.327%)  route 3.615ns (80.673%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 21.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.711     5.464    ConvAccel/inputBuffer/mem_reg_0_63_0_2/ADDRA1
    SLICE_X26Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.763 r  ConvAccel/inputBuffer/mem_reg_0_63_0_2/RAMA/O
                         net (fo=3, routed)           1.146     6.909    ConvAccel/inputBuffer/o_rdata[0]
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.148     7.057 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[16]_i_1/O
                         net (fo=2, routed)           0.758     7.815    ConvAccel/controller/D[15]
    SLICE_X36Y111        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.653    21.656    ConvAccel/controller/Clk
    SLICE_X36Y111        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[16]/C
                         clock pessimism              0.000    21.656    
                         clock uncertainty           -0.084    21.572    
    SLICE_X36Y111        FDCE (Setup_fdce_C_D)       -0.262    21.310    ConvAccel/controller/MULTIPLICAND_INPUT_reg[16]
  -------------------------------------------------------------------
                         required time                         21.310    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.868ns (19.565%)  route 3.569ns (80.435%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.454     5.208    ConvAccel/inputBuffer/mem_reg_0_63_3_5/ADDRB1
    SLICE_X30Y111        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.507 r  ConvAccel/inputBuffer/mem_reg_0_63_3_5/RAMB/O
                         net (fo=3, routed)           1.359     6.866    ConvAccel/inputBuffer/o_rdata[4]
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.150     7.016 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[4]_i_1/O
                         net (fo=2, routed)           0.755     7.771    ConvAccel/controller/D[4]
    SLICE_X35Y107        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.656    21.659    ConvAccel/controller/Clk
    SLICE_X35Y107        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]/C
                         clock pessimism              0.000    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X35Y107        FDCE (Setup_fdce_C_D)       -0.286    21.289    ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.531ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.864ns (19.302%)  route 3.612ns (80.698%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 21.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.393     5.146    ConvAccel/inputBuffer/mem_reg_0_63_15_15/ADDRA1
    SLICE_X26Y111        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.445 r  ConvAccel/inputBuffer/mem_reg_0_63_15_15/RAMA/O
                         net (fo=3, routed)           1.530     6.975    ConvAccel/controller/o_rdata[15]
    SLICE_X36Y109        LUT5 (Prop_lut5_I1_O)        0.146     7.121 r  ConvAccel/controller/MULTIPLIER_INPUT[15]_i_2/O
                         net (fo=2, routed)           0.690     7.811    ConvAccel/controller/MULTIPLIER_INPUT[15]_i_2_n_0
    SLICE_X36Y109        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.654    21.657    ConvAccel/controller/Clk
    SLICE_X36Y109        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[15]/C
                         clock pessimism              0.000    21.657    
                         clock uncertainty           -0.084    21.573    
    SLICE_X36Y109        FDCE (Setup_fdce_C_D)       -0.232    21.341    ConvAccel/controller/MULTIPLIER_INPUT_reg[15]
  -------------------------------------------------------------------
                         required time                         21.341    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 13.531    

Slack (MET) :             13.553ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.868ns (19.646%)  route 3.550ns (80.354%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 21.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.419     3.754 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=30, routed)          1.454     5.208    ConvAccel/inputBuffer/mem_reg_0_63_3_5/ADDRB1
    SLICE_X30Y111        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     5.507 r  ConvAccel/inputBuffer/mem_reg_0_63_3_5/RAMB/O
                         net (fo=3, routed)           1.359     6.866    ConvAccel/inputBuffer/o_rdata[4]
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.150     7.016 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[4]_i_1/O
                         net (fo=2, routed)           0.737     7.753    ConvAccel/controller/D[4]
    SLICE_X35Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.657    21.660    ConvAccel/controller/Clk
    SLICE_X35Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[4]/C
                         clock pessimism              0.000    21.660    
                         clock uncertainty           -0.084    21.576    
    SLICE_X35Y106        FDCE (Setup_fdce_C_D)       -0.271    21.305    ConvAccel/controller/MULTIPLIER_INPUT_reg[4]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 13.553    

Slack (MET) :             13.598ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.704ns (15.529%)  route 3.829ns (84.471%))
  Logic Levels:           2  (LUT5=1 RAMD64E=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     1.806    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         2.554     2.557    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.654     3.335    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y113        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.456     3.791 r  ConvAccel/inputBuffer/rbin_reg[0]/Q
                         net (fo=31, routed)          1.547     5.337    ConvAccel/inputBuffer/mem_reg_0_63_12_14/ADDRB0
    SLICE_X30Y112        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.461 r  ConvAccel/inputBuffer/mem_reg_0_63_12_14/RAMB/O
                         net (fo=3, routed)           0.857     6.318    ConvAccel/inputBuffer/o_rdata[13]
    SLICE_X34Y111        LUT5 (Prop_lut5_I1_O)        0.124     6.442 r  ConvAccel/inputBuffer/MULTIPLIER_INPUT[13]_i_1/O
                         net (fo=2, routed)           1.426     7.868    ConvAccel/controller/D[13]
    SLICE_X35Y107        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    21.612    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.656    21.659    ConvAccel/controller/Clk
    SLICE_X35Y107        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[13]/C
                         clock pessimism              0.000    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X35Y107        FDCE (Setup_fdce_C_D)       -0.109    21.466    ConvAccel/controller/MULTIPLICAND_INPUT_reg[13]
  -------------------------------------------------------------------
                         required time                         21.466    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 13.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/inputBuffer/rbin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.916%)  route 0.172ns (48.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.883     0.885    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.045     0.930 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.334     1.264    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y111        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.405 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=65, routed)          0.172     1.577    ConvAccel/inputBuffer/o_rempty_reg_0
    SLICE_X30Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.622 r  ConvAccel/inputBuffer/rbin[2]_i_1/O
                         net (fo=1, routed)           0.000     1.622    ConvAccel/inputBuffer/rbin[2]_i_1_n_0
    SLICE_X30Y110        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.206     1.208    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.056     1.264 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.398     1.662    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X30Y110        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[2]/C
                         clock pessimism             -0.334     1.328    
    SLICE_X30Y110        FDCE (Hold_fdce_C_D)         0.120     1.448    ConvAccel/inputBuffer/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/inputBuffer/rbin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.343%)  route 0.176ns (48.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.883     0.885    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.045     0.930 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.334     1.264    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y111        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.405 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=65, routed)          0.176     1.581    ConvAccel/inputBuffer/o_rempty_reg_0
    SLICE_X30Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.626 r  ConvAccel/inputBuffer/rbin[4]_i_1/O
                         net (fo=1, routed)           0.000     1.626    ConvAccel/inputBuffer/rbinnext[4]
    SLICE_X30Y110        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.206     1.208    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.056     1.264 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.398     1.662    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X30Y110        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[4]/C
                         clock pessimism             -0.334     1.328    
    SLICE_X30Y110        FDCE (Hold_fdce_C_D)         0.121     1.449    ConvAccel/inputBuffer/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLY_START_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.746%)  route 0.074ns (26.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.641     0.643    ConvAccel/controller/Clk
    SLICE_X32Y109        FDCE                                         r  ConvAccel/controller/MULTIPLY_START_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDCE (Prop_fdce_C_Q)         0.164     0.807 r  ConvAccel/controller/MULTIPLY_START_reg[2]/Q
                         net (fo=4, routed)           0.074     0.882    ConvAccel/controller/mStart_conncetor[2]
    SLICE_X33Y109        LUT6 (Prop_lut6_I3_O)        0.045     0.927 r  ConvAccel/controller/ready_i_1__1/O
                         net (fo=1, routed)           0.000     0.927    ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg_1
    SLICE_X33Y109        FDRE                                         r  ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.912     0.914    ConvAccel/matrixAccel/genblk3[2].inputMulti/Clk
    SLICE_X33Y109        FDRE                                         r  ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg/C
                         clock pessimism             -0.258     0.656    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.091     0.747    ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/addPointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.640     0.642    ConvAccel/matrixAccel/Clk
    SLICE_X33Y110        FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDCE (Prop_fdce_C_Q)         0.141     0.783 r  ConvAccel/matrixAccel/addPointer_reg[0]/Q
                         net (fo=18, routed)          0.131     0.915    ConvAccel/matrixAccel/addPointer_reg[0]
    SLICE_X33Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.960 r  ConvAccel/matrixAccel/addPointer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.960    ConvAccel/matrixAccel/addPointer[1]_i_1_n_0
    SLICE_X33Y111        FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.911     0.913    ConvAccel/matrixAccel/Clk
    SLICE_X33Y111        FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.255     0.658    
    SLICE_X33Y111        FDCE (Hold_fdce_C_D)         0.092     0.750    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/genblk4[2].outputAdder/accumulate_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.758%)  route 0.143ns (36.242%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.638     0.640    ConvAccel/matrixAccel/genblk4[2].outputAdder/Clk
    SLICE_X37Y110        FDRE                                         r  ConvAccel/matrixAccel/genblk4[2].outputAdder/accumulate_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  ConvAccel/matrixAccel/genblk4[2].outputAdder/accumulate_reg[13]/Q
                         net (fo=2, routed)           0.143     0.924    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg_1[1]
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.045     0.969 r  ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[12]_i_4__2/O
                         net (fo=1, routed)           0.000     0.969    ConvAccel/matrixAccel/finalAdder/accumulate_reg[15]_0[1]
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.035 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.035    ConvAccel/matrixAccel/finalAdder/accumulate_reg[12]_i_1__2_n_6
    SLICE_X34Y110        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.911     0.913    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X34Y110        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]/C
                         clock pessimism             -0.238     0.675    
    SLICE_X34Y110        FDRE (Hold_fdre_C_D)         0.134     0.809    ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.752%)  route 0.126ns (33.248%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.640     0.642    ConvAccel/matrixAccel/genblk4[1].outputAdder/Clk
    SLICE_X35Y111        FDRE                                         r  ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[9]/Q
                         net (fo=2, routed)           0.126     0.909    ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[9]
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.045     0.954 r  ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate[8]_i_4__2/O
                         net (fo=1, routed)           0.000     0.954    ConvAccel/matrixAccel/finalAdder/accumulate_reg[11]_0[1]
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.020 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.020    ConvAccel/matrixAccel/finalAdder/accumulate_reg[8]_i_1__2_n_6
    SLICE_X34Y109        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.912     0.914    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X34Y109        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X34Y109        FDRE (Hold_fdre_C_D)         0.134     0.793    ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.752%)  route 0.126ns (33.248%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.641     0.643    ConvAccel/matrixAccel/genblk4[1].outputAdder/Clk
    SLICE_X35Y109        FDRE                                         r  ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[1]/Q
                         net (fo=2, routed)           0.126     0.910    ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate_reg[1]
    SLICE_X34Y107        LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  ConvAccel/matrixAccel/genblk4[1].outputAdder/accumulate[0]_i_5__2/O
                         net (fo=1, routed)           0.000     0.955    ConvAccel/matrixAccel/finalAdder/S[1]
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.021 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.021    ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]_i_2_n_6
    SLICE_X34Y107        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.912     0.914    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X34Y107        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X34Y107        FDRE (Hold_fdre_C_D)         0.134     0.793    ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rq1_wgray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.883     0.885    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.045     0.930 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.334     1.264    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y111        FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDCE (Prop_fdce_C_Q)         0.128     1.392 r  ConvAccel/inputBuffer/rq1_wgray_reg[6]/Q
                         net (fo=1, routed)           0.120     1.511    ConvAccel/inputBuffer/rq1_wgray[6]
    SLICE_X31Y111        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         1.206     1.208    processer/Clk
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.056     1.264 r  processer/rgray[5]_i_2/O
                         net (fo=28, routed)          0.383     1.647    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y111        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[6]/C
                         clock pessimism             -0.383     1.264    
    SLICE_X31Y111        FDCE (Hold_fdce_C_D)         0.019     1.283    ConvAccel/inputBuffer/rq2_wgray_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.293ns (80.658%)  route 0.070ns (19.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.641     0.643    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X34Y108        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[4]/Q
                         net (fo=3, routed)           0.070     0.877    ConvAccel/matrixAccel/finalAdder/finalsum[4]
    SLICE_X34Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.006 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.006    ConvAccel/matrixAccel/finalAdder/accumulate_reg[4]_i_1__2_n_6
    SLICE_X34Y108        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.912     0.914    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X34Y108        FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.134     0.777    ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ConvAccel/controller/Mloopcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/Mloopcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.208ns (56.312%)  route 0.161ns (43.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.641     0.643    ConvAccel/controller/Clk
    SLICE_X32Y109        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDCE (Prop_fdce_C_Q)         0.164     0.807 r  ConvAccel/controller/Mloopcnt_reg[0]/Q
                         net (fo=6, routed)           0.161     0.968    ConvAccel/controller/Mloopcnt_reg_n_0_[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I1_O)        0.044     1.012 r  ConvAccel/controller/Mloopcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.012    ConvAccel/controller/Mloopcnt[1]_i_1_n_0
    SLICE_X32Y109        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=186, routed)         0.912     0.914    ConvAccel/controller/Clk
    SLICE_X32Y109        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.131     0.774    ConvAccel/controller/Mloopcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    processer/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y44      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y43      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y42      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y110    ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y110    ConvAccel/controller/FINALADD_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y106    ConvAccel/controller/MULTIPLICAND_INPUT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y106    ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y107    ConvAccel/controller/MULTIPLICAND_INPUT_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y111    ConvAccel/inputBuffer/o_rempty_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y113    ConvAccel/inputBuffer/rbin_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y113    ConvAccel/inputBuffer/rbin_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y111    ConvAccel/inputBuffer/rbin_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y113    ConvAccel/inputBuffer/rgray_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y111    ConvAccel/inputBuffer/rgray_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y113    ConvAccel/inputBuffer/rq1_wgray_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y113    ConvAccel/inputBuffer/rq1_wgray_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y111    ConvAccel/inputBuffer/rq1_wgray_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y113    ConvAccel/inputBuffer/rq2_wgray_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y110    ConvAccel/controller/ADDst_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y110    ConvAccel/controller/FINALADD_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y108    ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y108    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y111    ConvAccel/controller/MULTIPLICAND_INPUT_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y110    ConvAccel/controller/MULTIPLICAND_INPUT_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y110    ConvAccel/controller/MULTIPLICAND_INPUT_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y111    ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y106    ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y107    ConvAccel/matrixAccel/genblk3[0].inputMulti/ready_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    processer/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



