var g_data = {"6":{"pr":"/\\tb_top#slave /SPI_slave_inst","ty":2,"dui":2,"dun":"work.SPI_slave_sva","asserts":[{"n":["assert_reset",3,28],"h":[0,1]},{"n":["assert_idle_to_chk_cmd",3,41],"h":[0,1]},{"n":["assert_idle_to_idle",3,50],"h":[0,0]},{"n":["assert_chk_cmd_to_idle",3,59],"h":[0,0]},{"n":["assert_chk_cmd_to_write",3,68],"h":[0,1]},{"n":["assert_chk_cmd_to_read_data",3,77],"h":[0,0]},{"n":["assert_chk_cmd_to_read_add",3,86],"h":[0,0]},{"n":["assert_read_add_to_idle",3,95],"h":[0,1]},{"n":["assert_read_add_to_read_add",3,104],"h":[0,1]},{"n":["assert_read_data_to_idle",3,113],"h":[0,1]},{"n":["assert_read_data_to_read_data",3,122],"h":[0,1]},{"n":["assert_write_to_idle",3,131],"h":[0,1]},{"n":["assert_write_to_write",3,140],"h":[0,1]},{"n":["assert_idle",3,155],"h":[0,1]},{"n":["assert_chk_cmd",3,167],"h":[0,1]},{"n":["assert_serial_to_parallel",3,195],"h":[0,1]},{"n":["assert_rx_valid",3,207],"h":[0,1]},{"n":["assert_miso",3,226],"h":[0,1]}],"ad":0},"8":{"pr":"/\\tb_top#RAM /RAM_sva_inst","ty":2,"dui":4,"dun":"work.SPI_ram_sva","asserts":[{"n":["assert_check_reset",5,28],"h":[0,1]},{"n":["assert_wr_addr_ram",5,39],"h":[0,1]},{"n":["assert_wr_data_ram",5,50],"h":[0,1]},{"n":["assert_rd_addr_ram",5,61],"h":[0,1]},{"n":["assert_rd_data_ram",5,70],"h":[0,1]},{"n":["assert_tx_valid",5,81],"h":[0,1]}],"ad":0}}
processAssertionsData(g_data);