Generated by Fabric Compiler (version 2019.1-patch11 build 44256) at Thu Nov 14 22:32:53 2019
Application path: C:/pango/PDS_2019.1-patch11/bin/pds_shell.exe
Generated by Fabric Compiler (version 2019.1-patch11 build 44256) at Thu Nov 14 22:32:45 2019
Application path: C:/pango/PDS_2019.1-patch11/bin/pds_shell.exe
# pvf -action compile

pvf_reg_constant pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_addr_in/U_ipml_fifo_fifo_22i_22o/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_addr_in/U_ipml_fifo_fifo_22i_22o/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant pixel_read/fifo_addr_in/U_ipml_fifo_fifo_22i_22o/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_addr_in/U_ipml_fifo_fifo_22i_22o/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant pixel_read/fifo_addr_in/U_ipml_fifo_fifo_22i_22o/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant pixel_read/fifo_addr_in/U_ipml_fifo_fifo_22i_22o/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_dqs_rstn -deleted u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_ioclkdiv_rstn

pvf_reg_merging  -survived u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst

pvf_reg_merging  -survived u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_axi_reset1

pvf_reg_merging  -survived u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_axi_reset2

# pvf -action synthesize

pvf_reg_constant dvi_encoder_m0/encr/c0_q 0

pvf_reg_constant dvi_encoder_m0/encr/c1_q 0

pvf_reg_constant dvi_encoder_m0/encg/c1_q 0

pvf_reg_constant dvi_encoder_m0/encg/c0_q 0

pvf_reg_constant dvi_encoder_m0/encr/c0_reg 0

pvf_reg_constant dvi_encoder_m0/encr/c1_reg 0

pvf_reg_constant dvi_encoder_m0/encg/c1_reg 0

pvf_reg_constant dvi_encoder_m0/encg/c0_reg 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[3] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[4] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[5] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[6] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[7] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[8] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[9] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_len[10] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[3] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[5] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[4] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[6] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[7] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[8] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[9] 0

pvf_reg_constant rotating_aq_axi_master/reg_rd_len[10] 0

pvf_reg_merging  -survived dvi_encoder_m0/encg/de_q -deleted dvi_encoder_m0/encr/de_q

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_q -deleted dvi_encoder_m0/encg/de_q

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_req_d0 -deleted get_mpu_angle/new_data_req_d0

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived dvi_encoder_m0/encg/de_reg -deleted dvi_encoder_m0/encr/de_reg

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_reg -deleted dvi_encoder_m0/encg/de_reg

pvf_reg_merging  -survived u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1:0] -deleted u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1:0]

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1:0] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dqs_drift_req 0

pvf_reg_merging  -survived dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4] -deleted dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4]

pvf_reg_merging  -survived i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] -deleted i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[0]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[18]

pvf_reg_merging  -survived dvi_encoder_m0/encg/n0q_m[0] -deleted dvi_encoder_m0/encg/n1q_m[0]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[4]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_write_m0/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n0q_m[0] -deleted dvi_encoder_m0/encb/n1q_m[0]

pvf_reg_merging  -survived dvi_encoder_m0/encr/din_q[0] -deleted dvi_encoder_m0/encr/din_q[1]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encr/din_q[0]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encb/din_q[1]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encb/din_q[2]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encb/n1d[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encr/n1d[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encg/din_q[0]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encg/din_q[1]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encg/din_q[2]

pvf_reg_merging  -survived dvi_encoder_m0/encb/din_q[0] -deleted dvi_encoder_m0/encg/n1d[3]

pvf_reg_merging  -survived i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0] -deleted i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0]

pvf_reg_merging  -survived i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] -deleted i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]

pvf_reg_merging  -survived dvi_encoder_m0/encr/n0q_m[0] -deleted dvi_encoder_m0/encr/n1q_m[0]

pvf_reg_merging  -survived usart_tx_rx/tx_buf[9] -deleted usart_tx_rx/tx_buf[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived dvi_encoder_m0/encb/q_m_reg[0] -deleted dvi_encoder_m0/encr/q_m_reg[0]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[18]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[1]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[2]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[3]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[4]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[5]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[8]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[17]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[18]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[19]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[20]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[21]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[22]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[23]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[24]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_write_m0/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]

pvf_reg_merging  -survived dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3] -deleted dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/q_m_reg[2] -deleted dvi_encoder_m0/encg/q_m_reg[2]

pvf_reg_merging  -survived dvi_encoder_m0/encb/q_m_reg[0] -deleted dvi_encoder_m0/encb/q_m_reg[2]

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wptr[0] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wptr[1] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wptr[2] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wptr[4] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rptr[0] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rptr[1] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rptr[2] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rptr[4] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[3] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[4] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[5] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[6] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[7] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[8] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[9] 0

pvf_reg_constant rotating_aq_axi_master/reg_wr_adrs[10] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/state[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr1[1] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr1[2] 0

pvf_reg_constant pixel_read/calculate_ddr3_addr/ddr3_addr[25] 0

pvf_reg_constant i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr1[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/state[3] 0

pvf_reg_constant u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/state[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr1[2] 0

pvf_reg_constant i2c_config_m0/state[2] 0

pvf_reg_constant dvi_encoder_m0/encb/din_q[0] 0

pvf_reg_constant usart_tx_rx/tx_buf[0] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr1[1] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr1[0] 0

pvf_reg_constant pixel_read/rd_ddr3_addr[24] 0

pvf_reg_constant frame_write_m0/frame_fifo_write_m0/state[3] 0

pvf_reg_constant frame_write_m0/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr1[4] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr1[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr2[1] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr2[2] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr2[0] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr2[2] 0

pvf_reg_constant dvi_encoder_m0/encb/q_m_reg[0] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr2[1] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr2[0] 0

pvf_reg_constant pixel_read/last_addr[24] 0

pvf_reg_constant usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rwptr2[4] 0

pvf_reg_constant usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wrptr2[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_write_m0/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant pixel_read/last_last_addr[24] 0

pvf_reg_merging  -survived usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/waddr_msb -deleted usart_rx_mpu/tx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/wptr[3]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/raddr_msb -deleted usart_tx_rx/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/rptr[3]

pvf_reg_merging  -survived u_aq_axi_master/reg_RD_LEN[3] -deleted u_aq_axi_master/reg_RD_LEN[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_RD_LEN[3] -deleted u_aq_axi_master/reg_RD_LEN[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_RD_LEN[3] -deleted u_aq_axi_master/reg_RD_LEN[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_RD_LEN[3] -deleted u_aq_axi_master/reg_RD_LEN[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_RD_LEN[3] -deleted u_aq_axi_master/reg_RD_LEN[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_RD_LEN[9] -deleted u_aq_axi_master/reg_RD_LEN[10]

pvf_reg_merging  -survived dvi_encoder_m0/encg/dout[2] -deleted dvi_encoder_m0/encg/dout[9]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]
