.. _rtlhw.rst

Hardware Debug of Vector Addition With RTL Kernel (RTL)
=======================================================

This is an example that showcases the Hardware Debug of Vector Addition RTL Kernel in Hardware.

For more information on the steps involved in debugging SDAccel RTL Kernel Designs check the links below

`Debug Core setup in the RTL kernel design and host design modifications to allow setup of debug triggers prior to running the kernel`_.

KEY CONCEPTS: RTL Kernel Debug

.. _Debug Core setup in the RTL kernel design and host design modifications to allow setup of debug triggers prior to running the kernel: https://github.com/Xilinx/SDAccel_Examples/wiki/Sdx_rtl_kernel_debug
