// Seed: 2829907324
module module_0;
  wire [1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_3 = 32'd33
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout tri1 id_1;
  wire _id_3;
  logic [7:0] id_4;
  module_0 modCall_1 ();
  assign id_4 = id_2;
  assign id_1 = -1 ? 1 : -1;
  logic [-1 'b0 : (  id_2  )] id_5;
  final $signed(79);
  ;
  assign id_4[(id_3)] = id_3;
endmodule
module module_2 (
    input  uwire id_0,
    output logic id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  wand  id_6
);
  assign id_1 = -1;
  supply1 id_8 = -1;
  wire id_9 = id_3;
  always begin : LABEL_0
    $unsigned(49);
    ;
  end
  always id_1 = #id_10 -1;
  module_0 modCall_1 ();
endmodule
