#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559543286820 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x55954319bed0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x55954319bf10 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x55954319f130 .functor BUFZ 8, L_0x5595432ccaf0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595431f2b20 .functor BUFZ 8, L_0x5595432ccda0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x559543270630_0 .net *"_s0", 7 0, L_0x5595432ccaf0;  1 drivers
v0x55954327cd10_0 .net *"_s10", 7 0, L_0x5595432cce70;  1 drivers
L_0x7f2eab5e2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55954326b4a0_0 .net *"_s13", 1 0, L_0x7f2eab5e2060;  1 drivers
v0x55954326b570_0 .net *"_s2", 7 0, L_0x5595432ccbe0;  1 drivers
L_0x7f2eab5e2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559543262660_0 .net *"_s5", 1 0, L_0x7f2eab5e2018;  1 drivers
v0x559543250740_0 .net *"_s8", 7 0, L_0x5595432ccda0;  1 drivers
o0x7f2eab62b138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x559543258870_0 .net "addr_a", 5 0, o0x7f2eab62b138;  0 drivers
o0x7f2eab62b168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5595432b05f0_0 .net "addr_b", 5 0, o0x7f2eab62b168;  0 drivers
o0x7f2eab62b198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595432b06d0_0 .net "clk", 0 0, o0x7f2eab62b198;  0 drivers
o0x7f2eab62b1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5595432b0790_0 .net "din_a", 7 0, o0x7f2eab62b1c8;  0 drivers
v0x5595432b0870_0 .net "dout_a", 7 0, L_0x55954319f130;  1 drivers
v0x5595432b0950_0 .net "dout_b", 7 0, L_0x5595431f2b20;  1 drivers
v0x5595432b0a30_0 .var "q_addr_a", 5 0;
v0x5595432b0b10_0 .var "q_addr_b", 5 0;
v0x5595432b0bf0 .array "ram", 0 63, 7 0;
o0x7f2eab62b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595432b0cb0_0 .net "we", 0 0, o0x7f2eab62b2b8;  0 drivers
E_0x5595431cae90 .event posedge, v0x5595432b06d0_0;
L_0x5595432ccaf0 .array/port v0x5595432b0bf0, L_0x5595432ccbe0;
L_0x5595432ccbe0 .concat [ 6 2 0 0], v0x5595432b0a30_0, L_0x7f2eab5e2018;
L_0x5595432ccda0 .array/port v0x5595432b0bf0, L_0x5595432cce70;
L_0x5595432cce70 .concat [ 6 2 0 0], v0x5595432b0b10_0, L_0x7f2eab5e2060;
S_0x55954325e930 .scope module, "riscv_top" "riscv_top" 3 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x55954326f3a0 .param/l "RAM_ADDR_WIDTH" 1 3 18, +C4<00000000000000000000000000010001>;
P_0x55954326f3e0 .param/l "SIM" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55954326f420 .param/l "SYS_CLK_FREQ" 1 3 16, +C4<00000101111101011110000100000000>;
P_0x55954326f460 .param/l "UART_BAUD_RATE" 1 3 17, +C4<00000000000000011100001000000000>;
o0x7f2eab62fc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5595431f2c30 .functor BUFZ 1, o0x7f2eab62fc98, C4<0>, C4<0>, C4<0>;
L_0x5595432cd710 .functor NOT 1, L_0x5595432e6910, C4<0>, C4<0>, C4<0>;
L_0x5595432ce5e0 .functor OR 1, v0x5595432cc920_0, v0x5595432c6c20_0, C4<0>, C4<0>;
L_0x5595432e5f70 .functor BUFZ 1, L_0x5595432e6910, C4<0>, C4<0>, C4<0>;
L_0x5595432e6080 .functor BUFZ 8, L_0x5595432e6a00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f2eab5e2b10 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5595432e6270 .functor AND 32, L_0x5595432e6140, L_0x7f2eab5e2b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5595432e64d0 .functor BUFZ 1, L_0x5595432e6380, C4<0>, C4<0>, C4<0>;
L_0x5595432e6720 .functor BUFZ 8, L_0x5595432cd5d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5595432c9ef0_0 .net "EXCLK", 0 0, o0x7f2eab62fc98;  0 drivers
o0x7f2eab62d2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595432c9fd0_0 .net "Rx", 0 0, o0x7f2eab62d2f8;  0 drivers
v0x5595432ca090_0 .net "Tx", 0 0, L_0x5595432e1870;  1 drivers
L_0x7f2eab5e21c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595432ca160_0 .net/2u *"_s10", 0 0, L_0x7f2eab5e21c8;  1 drivers
L_0x7f2eab5e2210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595432ca200_0 .net/2u *"_s12", 0 0, L_0x7f2eab5e2210;  1 drivers
v0x5595432ca2e0_0 .net *"_s23", 1 0, L_0x5595432e5b20;  1 drivers
L_0x7f2eab5e29f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5595432ca3c0_0 .net/2u *"_s24", 1 0, L_0x7f2eab5e29f0;  1 drivers
v0x5595432ca4a0_0 .net *"_s26", 0 0, L_0x5595432e5c50;  1 drivers
L_0x7f2eab5e2a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595432ca560_0 .net/2u *"_s28", 0 0, L_0x7f2eab5e2a38;  1 drivers
L_0x7f2eab5e2a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595432ca6d0_0 .net/2u *"_s30", 0 0, L_0x7f2eab5e2a80;  1 drivers
v0x5595432ca7b0_0 .net *"_s38", 31 0, L_0x5595432e6140;  1 drivers
L_0x7f2eab5e2ac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595432ca890_0 .net *"_s41", 30 0, L_0x7f2eab5e2ac8;  1 drivers
v0x5595432ca970_0 .net/2u *"_s42", 31 0, L_0x7f2eab5e2b10;  1 drivers
v0x5595432caa50_0 .net *"_s44", 31 0, L_0x5595432e6270;  1 drivers
v0x5595432cab30_0 .net *"_s5", 1 0, L_0x5595432cd7d0;  1 drivers
L_0x7f2eab5e2b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595432cac10_0 .net/2u *"_s50", 0 0, L_0x7f2eab5e2b58;  1 drivers
L_0x7f2eab5e2ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595432cacf0_0 .net/2u *"_s52", 0 0, L_0x7f2eab5e2ba0;  1 drivers
v0x5595432cadd0_0 .net *"_s56", 31 0, L_0x5595432e6680;  1 drivers
L_0x7f2eab5e2be8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595432caeb0_0 .net *"_s59", 14 0, L_0x7f2eab5e2be8;  1 drivers
L_0x7f2eab5e2180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5595432caf90_0 .net/2u *"_s6", 1 0, L_0x7f2eab5e2180;  1 drivers
v0x5595432cb070_0 .net *"_s8", 0 0, L_0x5595432cd870;  1 drivers
o0x7f2eab630028 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595432cb130_0 .net "btnC", 0 0, o0x7f2eab630028;  0 drivers
v0x5595432cb1f0_0 .net "clk", 0 0, L_0x5595431f2c30;  1 drivers
o0x7f2eab62c1b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5595432cb290_0 .net "cpu_dbgreg_dout", 31 0, o0x7f2eab62c1b8;  0 drivers
v0x5595432cb350_0 .net "cpu_ram_a", 31 0, v0x5595432b3be0_0;  1 drivers
v0x5595432cb460_0 .net "cpu_ram_din", 7 0, L_0x5595432e6b30;  1 drivers
v0x5595432cb570_0 .net "cpu_ram_dout", 7 0, v0x5595432b3d40_0;  1 drivers
v0x5595432cb680_0 .net "cpu_ram_wr", 0 0, v0x5595432b3e20_0;  1 drivers
v0x5595432cb770_0 .net "cpu_rdy", 0 0, L_0x5595432e6540;  1 drivers
v0x5595432cb810_0 .net "cpumc_a", 31 0, L_0x5595432e67e0;  1 drivers
v0x5595432cb8f0_0 .net "cpumc_din", 7 0, L_0x5595432e6a00;  1 drivers
v0x5595432cb9b0_0 .net "cpumc_wr", 0 0, L_0x5595432e6910;  1 drivers
v0x5595432cba70_0 .net "hci_active", 0 0, L_0x5595432e6380;  1 drivers
v0x5595432cbd40_0 .net "hci_active_out", 0 0, L_0x5595432e5730;  1 drivers
v0x5595432cbde0_0 .net "hci_io_din", 7 0, L_0x5595432e6080;  1 drivers
v0x5595432cbe80_0 .net "hci_io_dout", 7 0, v0x5595432c7330_0;  1 drivers
v0x5595432cbf20_0 .net "hci_io_en", 0 0, L_0x5595432e5d40;  1 drivers
v0x5595432cbfc0_0 .net "hci_io_full", 0 0, L_0x5595432ce6e0;  1 drivers
v0x5595432cc060_0 .net "hci_io_sel", 2 0, L_0x5595432e5a30;  1 drivers
v0x5595432cc100_0 .net "hci_io_wr", 0 0, L_0x5595432e5f70;  1 drivers
v0x5595432cc1a0_0 .net "hci_ram_a", 16 0, v0x5595432c6cc0_0;  1 drivers
v0x5595432cc240_0 .net "hci_ram_din", 7 0, L_0x5595432e6720;  1 drivers
v0x5595432cc310_0 .net "hci_ram_dout", 7 0, L_0x5595432e5840;  1 drivers
v0x5595432cc3e0_0 .net "hci_ram_wr", 0 0, v0x5595432c7bd0_0;  1 drivers
v0x5595432cc4b0_0 .net "led", 0 0, L_0x5595432e64d0;  1 drivers
v0x5595432cc550_0 .net "program_finish", 0 0, v0x5595432c6c20_0;  1 drivers
v0x5595432cc620_0 .var "q_hci_io_en", 0 0;
v0x5595432cc6c0_0 .net "ram_a", 16 0, L_0x5595432cdaf0;  1 drivers
v0x5595432cc7b0_0 .net "ram_dout", 7 0, L_0x5595432cd5d0;  1 drivers
v0x5595432cc850_0 .net "ram_en", 0 0, L_0x5595432cd9b0;  1 drivers
v0x5595432cc920_0 .var "rst", 0 0;
v0x5595432cc9c0_0 .var "rst_delay", 0 0;
E_0x5595431cb090 .event posedge, v0x5595432cb130_0, v0x5595432b1be0_0;
L_0x5595432cd7d0 .part L_0x5595432e67e0, 16, 2;
L_0x5595432cd870 .cmp/eq 2, L_0x5595432cd7d0, L_0x7f2eab5e2180;
L_0x5595432cd9b0 .functor MUXZ 1, L_0x7f2eab5e2210, L_0x7f2eab5e21c8, L_0x5595432cd870, C4<>;
L_0x5595432cdaf0 .part L_0x5595432e67e0, 0, 17;
L_0x5595432e5a30 .part L_0x5595432e67e0, 0, 3;
L_0x5595432e5b20 .part L_0x5595432e67e0, 16, 2;
L_0x5595432e5c50 .cmp/eq 2, L_0x5595432e5b20, L_0x7f2eab5e29f0;
L_0x5595432e5d40 .functor MUXZ 1, L_0x7f2eab5e2a80, L_0x7f2eab5e2a38, L_0x5595432e5c50, C4<>;
L_0x5595432e6140 .concat [ 1 31 0 0], L_0x5595432e5730, L_0x7f2eab5e2ac8;
L_0x5595432e6380 .part L_0x5595432e6270, 0, 1;
L_0x5595432e6540 .functor MUXZ 1, L_0x7f2eab5e2ba0, L_0x7f2eab5e2b58, L_0x5595432e6380, C4<>;
L_0x5595432e6680 .concat [ 17 15 0 0], v0x5595432c6cc0_0, L_0x7f2eab5e2be8;
L_0x5595432e67e0 .functor MUXZ 32, v0x5595432b3be0_0, L_0x5595432e6680, L_0x5595432e6380, C4<>;
L_0x5595432e6910 .functor MUXZ 1, v0x5595432b3e20_0, v0x5595432c7bd0_0, L_0x5595432e6380, C4<>;
L_0x5595432e6a00 .functor MUXZ 8, v0x5595432b3d40_0, L_0x5595432e5840, L_0x5595432e6380, C4<>;
L_0x5595432e6b30 .functor MUXZ 8, L_0x5595432cd5d0, v0x5595432c7330_0, v0x5595432cc620_0, C4<>;
S_0x5595432600a0 .scope module, "cpu0" "cpu" 3 100, 4 6 0, S_0x55954325e930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
v0x5595432b42d0_0 .net "clk_in", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432b4390_0 .net "dbgreg_dout", 31 0, o0x7f2eab62c1b8;  alias, 0 drivers
v0x5595432b4470_0 .net "ic_to_if_inst", 31 0, v0x5595432b2270_0;  1 drivers
v0x5595432b4560_0 .net "ic_to_if_valid", 0 0, v0x5595432b20d0_0;  1 drivers
v0x5595432b4650_0 .net "ic_to_mem_addr", 31 0, v0x5595432b1b00_0;  1 drivers
v0x5595432b47b0_0 .net "ic_to_mem_valid", 0 0, v0x5595432b1a40_0;  1 drivers
v0x5595432b48a0_0 .net "if_to_ic_pc", 31 0, v0x5595432b3140_0;  1 drivers
v0x5595432b49b0_0 .net "if_to_ic_valid", 0 0, v0x5595432b2fe0_0;  1 drivers
v0x5595432b4aa0_0 .net "if_to_id_inst", 31 0, v0x5595432b2c90_0;  1 drivers
v0x5595432b4b60_0 .net "if_to_id_pc", 31 0, v0x5595432b3080_0;  1 drivers
v0x5595432b4c00_0 .net "if_to_id_valid", 0 0, v0x5595432b2bf0_0;  1 drivers
v0x5595432b4ca0_0 .net "io_buffer_full", 0 0, L_0x5595432ce6e0;  alias, 1 drivers
v0x5595432b4d40_0 .net "mem_a", 31 0, v0x5595432b3be0_0;  alias, 1 drivers
v0x5595432b4de0_0 .net "mem_din", 7 0, L_0x5595432e6b30;  alias, 1 drivers
v0x5595432b4e80_0 .net "mem_dout", 7 0, v0x5595432b3d40_0;  alias, 1 drivers
v0x5595432b4f20_0 .net "mem_to_ic_inst", 31 0, v0x5595432b3a50_0;  1 drivers
v0x5595432b4fc0_0 .net "mem_to_ic_valid", 0 0, v0x5595432b38b0_0;  1 drivers
v0x5595432b51c0_0 .net "mem_wr", 0 0, v0x5595432b3e20_0;  alias, 1 drivers
v0x5595432b5260_0 .net "rdy_in", 0 0, L_0x5595432e6540;  alias, 1 drivers
o0x7f2eab62bbe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5595432b5300_0 .net "rob_to_if_pc", 31 0, o0x7f2eab62bbe8;  0 drivers
o0x7f2eab62bb58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595432b53a0_0 .net "rob_to_if_valid", 0 0, o0x7f2eab62bb58;  0 drivers
v0x5595432b5440_0 .net "rst_in", 0 0, L_0x5595432ce5e0;  1 drivers
S_0x55954325a520 .scope module, "icache" "ICache" 4 69, 5 3 0, S_0x5595432600a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "if_valid"
    .port_info 4 /INPUT 32 "pc_from_if"
    .port_info 5 /OUTPUT 1 "inst_enable"
    .port_info 6 /OUTPUT 32 "inst_to_if"
    .port_info 7 /OUTPUT 1 "addr_enable"
    .port_info 8 /OUTPUT 32 "addr_to_mem"
    .port_info 9 /INPUT 1 "mem_valid"
    .port_info 10 /INPUT 32 "inst_from_mem"
L_0x5595432ce4d0 .functor AND 1, L_0x5595432cdc10, L_0x5595432ce340, C4<1>, C4<1>;
v0x5595432b1150_0 .net *"_s0", 0 0, L_0x5595432cdc10;  1 drivers
v0x5595432b1250_0 .net *"_s11", 7 0, L_0x5595432ce040;  1 drivers
v0x5595432b1330_0 .net *"_s12", 9 0, L_0x5595432ce170;  1 drivers
L_0x7f2eab5e22a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432b13f0_0 .net *"_s15", 1 0, L_0x7f2eab5e22a0;  1 drivers
v0x5595432b14d0_0 .net *"_s17", 7 0, L_0x5595432ce2a0;  1 drivers
v0x5595432b1600_0 .net *"_s18", 0 0, L_0x5595432ce340;  1 drivers
v0x5595432b16c0_0 .net *"_s3", 7 0, L_0x5595432cdcb0;  1 drivers
v0x5595432b17a0_0 .net *"_s4", 9 0, L_0x5595432cdd50;  1 drivers
L_0x7f2eab5e2258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432b1880_0 .net *"_s7", 1 0, L_0x7f2eab5e2258;  1 drivers
v0x5595432b1960_0 .net *"_s8", 7 0, L_0x5595432cdf70;  1 drivers
v0x5595432b1a40_0 .var "addr_enable", 0 0;
v0x5595432b1b00_0 .var "addr_to_mem", 31 0;
v0x5595432b1be0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432b1ca0 .array "data", 0 255, 31 0;
v0x5595432b1d60_0 .net "hit", 0 0, L_0x5595432ce4d0;  1 drivers
v0x5595432b1e20_0 .var/i "i", 31 0;
v0x5595432b1f00_0 .net "if_valid", 0 0, v0x5595432b2fe0_0;  alias, 1 drivers
v0x5595432b20d0_0 .var "inst_enable", 0 0;
v0x5595432b2190_0 .net "inst_from_mem", 31 0, v0x5595432b3a50_0;  alias, 1 drivers
v0x5595432b2270_0 .var "inst_to_if", 31 0;
v0x5595432b2350_0 .var "isBusy", 0 0;
v0x5595432b2410_0 .net "mem_valid", 0 0, v0x5595432b38b0_0;  alias, 1 drivers
v0x5595432b24d0_0 .net "pc_from_if", 31 0, v0x5595432b3140_0;  alias, 1 drivers
v0x5595432b25b0_0 .net "rdy", 0 0, L_0x5595432e6540;  alias, 1 drivers
v0x5595432b2670_0 .net "rst", 0 0, L_0x5595432ce5e0;  alias, 1 drivers
v0x5595432b2730 .array "tag", 0 255, 17 10;
v0x5595432b27f0 .array "valid", 0 255, 0 0;
E_0x5595431cd240 .event posedge, v0x5595432b1be0_0;
L_0x5595432cdc10 .array/port v0x5595432b27f0, L_0x5595432cdd50;
L_0x5595432cdcb0 .part v0x5595432b3140_0, 2, 8;
L_0x5595432cdd50 .concat [ 8 2 0 0], L_0x5595432cdcb0, L_0x7f2eab5e2258;
L_0x5595432cdf70 .array/port v0x5595432b2730, L_0x5595432ce170;
L_0x5595432ce040 .part v0x5595432b3140_0, 2, 8;
L_0x5595432ce170 .concat [ 8 2 0 0], L_0x5595432ce040, L_0x7f2eab5e22a0;
L_0x5595432ce2a0 .part v0x5595432b3140_0, 10, 8;
L_0x5595432ce340 .cmp/eq 8, L_0x5595432cdf70, L_0x5595432ce2a0;
S_0x559543279000 .scope module, "if_stage" "InstFetch" 4 83, 6 3 0, S_0x5595432600a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /OUTPUT 1 "pc_send_enable"
    .port_info 4 /OUTPUT 32 "pc_to_ic"
    .port_info 5 /INPUT 1 "inst_get_ready"
    .port_info 6 /INPUT 32 "inst_from_ic"
    .port_info 7 /OUTPUT 1 "inst_send_enable"
    .port_info 8 /OUTPUT 32 "inst_to_dec"
    .port_info 9 /OUTPUT 32 "pc_to_dec"
    .port_info 10 /INPUT 1 "jump_flag"
    .port_info 11 /INPUT 32 "target_pc"
v0x5595432b2a10_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432b2ab0_0 .net "inst_from_ic", 31 0, v0x5595432b2270_0;  alias, 1 drivers
v0x5595432b2b50_0 .net "inst_get_ready", 0 0, v0x5595432b20d0_0;  alias, 1 drivers
v0x5595432b2bf0_0 .var "inst_send_enable", 0 0;
v0x5595432b2c90_0 .var "inst_to_dec", 31 0;
v0x5595432b2d80_0 .var "isBusy", 0 0;
v0x5595432b2e40_0 .net "jump_flag", 0 0, o0x7f2eab62bb58;  alias, 0 drivers
v0x5595432b2f00_0 .var "pc", 31 0;
v0x5595432b2fe0_0 .var "pc_send_enable", 0 0;
v0x5595432b3080_0 .var "pc_to_dec", 31 0;
v0x5595432b3140_0 .var "pc_to_ic", 31 0;
v0x5595432b3200_0 .net "rdy", 0 0, L_0x5595432e6540;  alias, 1 drivers
v0x5595432b32a0_0 .net "rst", 0 0, L_0x5595432ce5e0;  alias, 1 drivers
v0x5595432b3370_0 .net "target_pc", 31 0, o0x7f2eab62bbe8;  alias, 0 drivers
S_0x55954327a770 .scope module, "mem_ctrl" "MemCtrl" 4 54, 7 3 0, S_0x5595432600a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /INPUT 1 "ic_valid"
    .port_info 9 /INPUT 32 "addr_from_ic"
    .port_info 10 /OUTPUT 1 "ic_enable"
    .port_info 11 /OUTPUT 32 "inst_to_ic"
v0x5595432b36d0_0 .net "addr_from_ic", 31 0, v0x5595432b1b00_0;  alias, 1 drivers
v0x5595432b37c0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432b38b0_0 .var "ic_enable", 0 0;
v0x5595432b3980_0 .net "ic_valid", 0 0, v0x5595432b1a40_0;  alias, 1 drivers
v0x5595432b3a50_0 .var "inst_to_ic", 31 0;
v0x5595432b3b40_0 .net "io_buffer_full", 0 0, L_0x5595432ce6e0;  alias, 1 drivers
v0x5595432b3be0_0 .var "mem_a", 31 0;
v0x5595432b3c80_0 .net "mem_din", 7 0, L_0x5595432e6b30;  alias, 1 drivers
v0x5595432b3d40_0 .var "mem_dout", 7 0;
v0x5595432b3e20_0 .var "mem_wr", 0 0;
v0x5595432b3ee0_0 .net "rdy", 0 0, L_0x5595432e6540;  alias, 1 drivers
v0x5595432b3f80_0 .net "rst", 0 0, L_0x5595432ce5e0;  alias, 1 drivers
v0x5595432b4070_0 .var "state", 2 0;
S_0x559543281f20 .scope module, "hci0" "hci" 3 117, 8 30 0, S_0x55954325e930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x5595432b55f0 .param/l "BAUD_RATE" 0 8 34, +C4<00000000000000011100001000000000>;
P_0x5595432b5630 .param/l "DBG_UART_PARITY_ERR" 1 8 72, +C4<00000000000000000000000000000000>;
P_0x5595432b5670 .param/l "DBG_UNKNOWN_OPCODE" 1 8 73, +C4<00000000000000000000000000000001>;
P_0x5595432b56b0 .param/l "IO_IN_BUF_WIDTH" 1 8 111, +C4<00000000000000000000000000001010>;
P_0x5595432b56f0 .param/l "OP_CPU_REG_RD" 1 8 60, C4<00000001>;
P_0x5595432b5730 .param/l "OP_CPU_REG_WR" 1 8 61, C4<00000010>;
P_0x5595432b5770 .param/l "OP_DBG_BRK" 1 8 62, C4<00000011>;
P_0x5595432b57b0 .param/l "OP_DBG_RUN" 1 8 63, C4<00000100>;
P_0x5595432b57f0 .param/l "OP_DISABLE" 1 8 69, C4<00001011>;
P_0x5595432b5830 .param/l "OP_ECHO" 1 8 59, C4<00000000>;
P_0x5595432b5870 .param/l "OP_IO_IN" 1 8 64, C4<00000101>;
P_0x5595432b58b0 .param/l "OP_MEM_RD" 1 8 67, C4<00001001>;
P_0x5595432b58f0 .param/l "OP_MEM_WR" 1 8 68, C4<00001010>;
P_0x5595432b5930 .param/l "OP_QUERY_DBG_BRK" 1 8 65, C4<00000111>;
P_0x5595432b5970 .param/l "OP_QUERY_ERR_CODE" 1 8 66, C4<00001000>;
P_0x5595432b59b0 .param/l "RAM_ADDR_WIDTH" 0 8 33, +C4<00000000000000000000000000010001>;
P_0x5595432b59f0 .param/l "SYS_CLK_FREQ" 0 8 32, +C4<00000101111101011110000100000000>;
P_0x5595432b5a30 .param/l "S_CPU_REG_RD_STG0" 1 8 82, C4<00110>;
P_0x5595432b5a70 .param/l "S_CPU_REG_RD_STG1" 1 8 83, C4<00111>;
P_0x5595432b5ab0 .param/l "S_DECODE" 1 8 77, C4<00001>;
P_0x5595432b5af0 .param/l "S_DISABLE" 1 8 89, C4<10000>;
P_0x5595432b5b30 .param/l "S_DISABLED" 1 8 76, C4<00000>;
P_0x5595432b5b70 .param/l "S_ECHO_STG_0" 1 8 78, C4<00010>;
P_0x5595432b5bb0 .param/l "S_ECHO_STG_1" 1 8 79, C4<00011>;
P_0x5595432b5bf0 .param/l "S_IO_IN_STG_0" 1 8 80, C4<00100>;
P_0x5595432b5c30 .param/l "S_IO_IN_STG_1" 1 8 81, C4<00101>;
P_0x5595432b5c70 .param/l "S_MEM_RD_STG_0" 1 8 85, C4<01001>;
P_0x5595432b5cb0 .param/l "S_MEM_RD_STG_1" 1 8 86, C4<01010>;
P_0x5595432b5cf0 .param/l "S_MEM_WR_STG_0" 1 8 87, C4<01011>;
P_0x5595432b5d30 .param/l "S_MEM_WR_STG_1" 1 8 88, C4<01100>;
P_0x5595432b5d70 .param/l "S_QUERY_ERR_CODE" 1 8 84, C4<01000>;
L_0x5595432ce6e0 .functor BUFZ 1, L_0x5595432e55c0, C4<0>, C4<0>, C4<0>;
L_0x5595432e5840 .functor BUFZ 8, L_0x5595432e3640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f2eab5e2450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432c5220_0 .net/2u *"_s14", 31 0, L_0x7f2eab5e2450;  1 drivers
v0x5595432c5320_0 .net *"_s16", 31 0, L_0x5595432e08f0;  1 drivers
L_0x7f2eab5e29a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5595432c5400_0 .net/2u *"_s20", 4 0, L_0x7f2eab5e29a8;  1 drivers
v0x5595432c54f0_0 .net "active", 0 0, L_0x5595432e5730;  alias, 1 drivers
v0x5595432c55b0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432c56a0_0 .net "cpu_dbgreg_din", 31 0, o0x7f2eab62c1b8;  alias, 0 drivers
v0x5595432c5760 .array "cpu_dbgreg_seg", 0 3;
v0x5595432c5760_0 .net v0x5595432c5760 0, 7 0, L_0x5595432e0820; 1 drivers
v0x5595432c5760_1 .net v0x5595432c5760 1, 7 0, L_0x5595432e0780; 1 drivers
v0x5595432c5760_2 .net v0x5595432c5760 2, 7 0, L_0x5595432e0650; 1 drivers
v0x5595432c5760_3 .net v0x5595432c5760 3, 7 0, L_0x5595432e05b0; 1 drivers
v0x5595432c58b0_0 .var "d_addr", 16 0;
v0x5595432c5990_0 .net "d_cpu_cycle_cnt", 31 0, L_0x5595432e0a00;  1 drivers
v0x5595432c5a70_0 .var "d_decode_cnt", 2 0;
v0x5595432c5b50_0 .var "d_err_code", 1 0;
v0x5595432c5c30_0 .var "d_execute_cnt", 16 0;
v0x5595432c5d10_0 .var "d_io_dout", 7 0;
v0x5595432c5df0_0 .var "d_io_in_wr_data", 7 0;
v0x5595432c5ed0_0 .var "d_io_in_wr_en", 0 0;
v0x5595432c5f90_0 .var "d_program_finish", 0 0;
v0x5595432c6050_0 .var "d_state", 4 0;
v0x5595432c6240_0 .var "d_tx_data", 7 0;
v0x5595432c6320_0 .var "d_wr_en", 0 0;
v0x5595432c63e0_0 .net "io_din", 7 0, L_0x5595432e6080;  alias, 1 drivers
v0x5595432c64c0_0 .net "io_dout", 7 0, v0x5595432c7330_0;  alias, 1 drivers
v0x5595432c65a0_0 .net "io_en", 0 0, L_0x5595432e5d40;  alias, 1 drivers
v0x5595432c6660_0 .net "io_full", 0 0, L_0x5595432ce6e0;  alias, 1 drivers
v0x5595432c6700_0 .net "io_in_empty", 0 0, L_0x5595432e0540;  1 drivers
v0x5595432c67a0_0 .net "io_in_full", 0 0, L_0x5595432e0420;  1 drivers
v0x5595432c6870_0 .net "io_in_rd_data", 7 0, L_0x5595432e0310;  1 drivers
v0x5595432c6940_0 .var "io_in_rd_en", 0 0;
v0x5595432c6a10_0 .net "io_sel", 2 0, L_0x5595432e5a30;  alias, 1 drivers
v0x5595432c6ab0_0 .net "io_wr", 0 0, L_0x5595432e5f70;  alias, 1 drivers
v0x5595432c6b50_0 .net "parity_err", 0 0, L_0x5595432e0990;  1 drivers
v0x5595432c6c20_0 .var "program_finish", 0 0;
v0x5595432c6cc0_0 .var "q_addr", 16 0;
v0x5595432c6da0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x5595432c7090_0 .var "q_decode_cnt", 2 0;
v0x5595432c7170_0 .var "q_err_code", 1 0;
v0x5595432c7250_0 .var "q_execute_cnt", 16 0;
v0x5595432c7330_0 .var "q_io_dout", 7 0;
v0x5595432c7410_0 .var "q_io_en", 0 0;
v0x5595432c74d0_0 .var "q_io_in_wr_data", 7 0;
v0x5595432c75c0_0 .var "q_io_in_wr_en", 0 0;
v0x5595432c7690_0 .var "q_state", 4 0;
v0x5595432c7730_0 .var "q_tx_data", 7 0;
v0x5595432c7840_0 .var "q_wr_en", 0 0;
v0x5595432c7930_0 .net "ram_a", 16 0, v0x5595432c6cc0_0;  alias, 1 drivers
v0x5595432c7a10_0 .net "ram_din", 7 0, L_0x5595432e6720;  alias, 1 drivers
v0x5595432c7af0_0 .net "ram_dout", 7 0, L_0x5595432e5840;  alias, 1 drivers
v0x5595432c7bd0_0 .var "ram_wr", 0 0;
v0x5595432c7c90_0 .net "rd_data", 7 0, L_0x5595432e3640;  1 drivers
v0x5595432c7da0_0 .var "rd_en", 0 0;
v0x5595432c7e90_0 .net "rst", 0 0, v0x5595432cc920_0;  1 drivers
v0x5595432c7f30_0 .net "rx", 0 0, o0x7f2eab62d2f8;  alias, 0 drivers
v0x5595432c8020_0 .net "rx_empty", 0 0, L_0x5595432e37d0;  1 drivers
v0x5595432c8110_0 .net "tx", 0 0, L_0x5595432e1870;  alias, 1 drivers
v0x5595432c8200_0 .net "tx_full", 0 0, L_0x5595432e55c0;  1 drivers
E_0x55954329ff40/0 .event edge, v0x5595432c7690_0, v0x5595432c7090_0, v0x5595432c7250_0, v0x5595432c6cc0_0;
E_0x55954329ff40/1 .event edge, v0x5595432c7170_0, v0x5595432c44e0_0, v0x5595432c7410_0, v0x5595432c65a0_0;
E_0x55954329ff40/2 .event edge, v0x5595432c6ab0_0, v0x5595432c6a10_0, v0x5595432c35b0_0, v0x5595432c63e0_0;
E_0x55954329ff40/3 .event edge, v0x5595432b8a00_0, v0x5595432beda0_0, v0x5595432b8ac0_0, v0x5595432bf530_0;
E_0x55954329ff40/4 .event edge, v0x5595432c5c30_0, v0x5595432c5760_0, v0x5595432c5760_1, v0x5595432c5760_2;
E_0x55954329ff40/5 .event edge, v0x5595432c5760_3, v0x5595432c7a10_0;
E_0x55954329ff40 .event/or E_0x55954329ff40/0, E_0x55954329ff40/1, E_0x55954329ff40/2, E_0x55954329ff40/3, E_0x55954329ff40/4, E_0x55954329ff40/5;
E_0x5595432a0050/0 .event edge, v0x5595432c65a0_0, v0x5595432c6ab0_0, v0x5595432c6a10_0, v0x5595432b9190_0;
E_0x5595432a0050/1 .event edge, v0x5595432c6da0_0;
E_0x5595432a0050 .event/or E_0x5595432a0050/0, E_0x5595432a0050/1;
L_0x5595432e05b0 .part o0x7f2eab62c1b8, 24, 8;
L_0x5595432e0650 .part o0x7f2eab62c1b8, 16, 8;
L_0x5595432e0780 .part o0x7f2eab62c1b8, 8, 8;
L_0x5595432e0820 .part o0x7f2eab62c1b8, 0, 8;
L_0x5595432e08f0 .arith/sum 32, v0x5595432c6da0_0, L_0x7f2eab5e2450;
L_0x5595432e0a00 .functor MUXZ 32, L_0x5595432e08f0, v0x5595432c6da0_0, L_0x5595432e5730, C4<>;
L_0x5595432e5730 .cmp/ne 5, v0x5595432c7690_0, L_0x7f2eab5e29a8;
S_0x559543283690 .scope module, "io_in_fifo" "fifo" 8 123, 9 27 0, S_0x559543281f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x559543207010 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x559543207050 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x5595432ce880 .functor AND 1, v0x5595432c6940_0, L_0x5595432ce7e0, C4<1>, C4<1>;
L_0x5595432ce9e0 .functor AND 1, v0x5595432c75c0_0, L_0x5595432ce940, C4<1>, C4<1>;
L_0x5595432deba0 .functor AND 1, v0x5595432b8c40_0, L_0x5595432df450, C4<1>, C4<1>;
L_0x5595432df680 .functor AND 1, L_0x5595432df780, L_0x5595432ce880, C4<1>, C4<1>;
L_0x5595432df960 .functor OR 1, L_0x5595432deba0, L_0x5595432df680, C4<0>, C4<0>;
L_0x5595432dfba0 .functor AND 1, v0x5595432b8f10_0, L_0x5595432dfa70, C4<1>, C4<1>;
L_0x5595432df870 .functor AND 1, L_0x5595432dfec0, L_0x5595432ce9e0, C4<1>, C4<1>;
L_0x5595432dfd40 .functor OR 1, L_0x5595432dfba0, L_0x5595432df870, C4<0>, C4<0>;
L_0x5595432e0310 .functor BUFZ 8, L_0x5595432e00a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595432e0420 .functor BUFZ 1, v0x5595432b8f10_0, C4<0>, C4<0>, C4<0>;
L_0x5595432e0540 .functor BUFZ 1, v0x5595432b8c40_0, C4<0>, C4<0>, C4<0>;
v0x5595432b70d0_0 .net *"_s1", 0 0, L_0x5595432ce7e0;  1 drivers
v0x5595432b71b0_0 .net *"_s10", 9 0, L_0x5595432deb00;  1 drivers
v0x5595432b7290_0 .net *"_s14", 7 0, L_0x5595432dee20;  1 drivers
v0x5595432b7380_0 .net *"_s16", 11 0, L_0x5595432deec0;  1 drivers
L_0x7f2eab5e2330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432b7460_0 .net *"_s19", 1 0, L_0x7f2eab5e2330;  1 drivers
L_0x7f2eab5e2378 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432b7590_0 .net/2u *"_s22", 9 0, L_0x7f2eab5e2378;  1 drivers
v0x5595432b7670_0 .net *"_s24", 9 0, L_0x5595432df180;  1 drivers
v0x5595432b7750_0 .net *"_s31", 0 0, L_0x5595432df450;  1 drivers
v0x5595432b7810_0 .net *"_s32", 0 0, L_0x5595432deba0;  1 drivers
v0x5595432b78d0_0 .net *"_s34", 9 0, L_0x5595432df5e0;  1 drivers
v0x5595432b79b0_0 .net *"_s36", 0 0, L_0x5595432df780;  1 drivers
v0x5595432b7a70_0 .net *"_s38", 0 0, L_0x5595432df680;  1 drivers
v0x5595432b7b30_0 .net *"_s43", 0 0, L_0x5595432dfa70;  1 drivers
v0x5595432b7bf0_0 .net *"_s44", 0 0, L_0x5595432dfba0;  1 drivers
v0x5595432b7cb0_0 .net *"_s46", 9 0, L_0x5595432dfca0;  1 drivers
v0x5595432b7d90_0 .net *"_s48", 0 0, L_0x5595432dfec0;  1 drivers
v0x5595432b7e50_0 .net *"_s5", 0 0, L_0x5595432ce940;  1 drivers
v0x5595432b8020_0 .net *"_s50", 0 0, L_0x5595432df870;  1 drivers
v0x5595432b80e0_0 .net *"_s54", 7 0, L_0x5595432e00a0;  1 drivers
v0x5595432b81c0_0 .net *"_s56", 11 0, L_0x5595432e01d0;  1 drivers
L_0x7f2eab5e2408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432b82a0_0 .net *"_s59", 1 0, L_0x7f2eab5e2408;  1 drivers
L_0x7f2eab5e22e8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432b8380_0 .net/2u *"_s8", 9 0, L_0x7f2eab5e22e8;  1 drivers
L_0x7f2eab5e23c0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432b8460_0 .net "addr_bits_wide_1", 9 0, L_0x7f2eab5e23c0;  1 drivers
v0x5595432b8540_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432b85e0_0 .net "d_data", 7 0, L_0x5595432df040;  1 drivers
v0x5595432b86c0_0 .net "d_empty", 0 0, L_0x5595432df960;  1 drivers
v0x5595432b8780_0 .net "d_full", 0 0, L_0x5595432dfd40;  1 drivers
v0x5595432b8840_0 .net "d_rd_ptr", 9 0, L_0x5595432df2c0;  1 drivers
v0x5595432b8920_0 .net "d_wr_ptr", 9 0, L_0x5595432dec60;  1 drivers
v0x5595432b8a00_0 .net "empty", 0 0, L_0x5595432e0540;  alias, 1 drivers
v0x5595432b8ac0_0 .net "full", 0 0, L_0x5595432e0420;  alias, 1 drivers
v0x5595432b8b80 .array "q_data_array", 0 1023, 7 0;
v0x5595432b8c40_0 .var "q_empty", 0 0;
v0x5595432b8f10_0 .var "q_full", 0 0;
v0x5595432b8fd0_0 .var "q_rd_ptr", 9 0;
v0x5595432b90b0_0 .var "q_wr_ptr", 9 0;
v0x5595432b9190_0 .net "rd_data", 7 0, L_0x5595432e0310;  alias, 1 drivers
v0x5595432b9270_0 .net "rd_en", 0 0, v0x5595432c6940_0;  1 drivers
v0x5595432b9330_0 .net "rd_en_prot", 0 0, L_0x5595432ce880;  1 drivers
v0x5595432b93f0_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
v0x5595432b94b0_0 .net "wr_data", 7 0, v0x5595432c74d0_0;  1 drivers
v0x5595432b9590_0 .net "wr_en", 0 0, v0x5595432c75c0_0;  1 drivers
v0x5595432b9650_0 .net "wr_en_prot", 0 0, L_0x5595432ce9e0;  1 drivers
L_0x5595432ce7e0 .reduce/nor v0x5595432b8c40_0;
L_0x5595432ce940 .reduce/nor v0x5595432b8f10_0;
L_0x5595432deb00 .arith/sum 10, v0x5595432b90b0_0, L_0x7f2eab5e22e8;
L_0x5595432dec60 .functor MUXZ 10, v0x5595432b90b0_0, L_0x5595432deb00, L_0x5595432ce9e0, C4<>;
L_0x5595432dee20 .array/port v0x5595432b8b80, L_0x5595432deec0;
L_0x5595432deec0 .concat [ 10 2 0 0], v0x5595432b90b0_0, L_0x7f2eab5e2330;
L_0x5595432df040 .functor MUXZ 8, L_0x5595432dee20, v0x5595432c74d0_0, L_0x5595432ce9e0, C4<>;
L_0x5595432df180 .arith/sum 10, v0x5595432b8fd0_0, L_0x7f2eab5e2378;
L_0x5595432df2c0 .functor MUXZ 10, v0x5595432b8fd0_0, L_0x5595432df180, L_0x5595432ce880, C4<>;
L_0x5595432df450 .reduce/nor L_0x5595432ce9e0;
L_0x5595432df5e0 .arith/sub 10, v0x5595432b90b0_0, v0x5595432b8fd0_0;
L_0x5595432df780 .cmp/eq 10, L_0x5595432df5e0, L_0x7f2eab5e23c0;
L_0x5595432dfa70 .reduce/nor L_0x5595432ce880;
L_0x5595432dfca0 .arith/sub 10, v0x5595432b8fd0_0, v0x5595432b90b0_0;
L_0x5595432dfec0 .cmp/eq 10, L_0x5595432dfca0, L_0x7f2eab5e23c0;
L_0x5595432e00a0 .array/port v0x5595432b8b80, L_0x5595432e01d0;
L_0x5595432e01d0 .concat [ 10 2 0 0], v0x5595432b8fd0_0, L_0x7f2eab5e2408;
S_0x5595432b9810 .scope module, "uart_blk" "uart" 8 190, 10 28 0, S_0x559543281f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x5595432b99b0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 10 50, +C4<00000000000000000000000000010000>;
P_0x5595432b99f0 .param/l "BAUD_RATE" 0 10 31, +C4<00000000000000011100001000000000>;
P_0x5595432b9a30 .param/l "DATA_BITS" 0 10 32, +C4<00000000000000000000000000001000>;
P_0x5595432b9a70 .param/l "PARITY_MODE" 0 10 34, +C4<00000000000000000000000000000001>;
P_0x5595432b9ab0 .param/l "STOP_BITS" 0 10 33, +C4<00000000000000000000000000000001>;
P_0x5595432b9af0 .param/l "SYS_CLK_FREQ" 0 10 30, +C4<00000101111101011110000100000000>;
L_0x5595432e0990 .functor BUFZ 1, v0x5595432c4580_0, C4<0>, C4<0>, C4<0>;
L_0x5595432e0c20 .functor OR 1, v0x5595432c4580_0, v0x5595432bc8b0_0, C4<0>, C4<0>;
L_0x5595432e19e0 .functor NOT 1, L_0x5595432e56c0, C4<0>, C4<0>, C4<0>;
v0x5595432c4290_0 .net "baud_clk_tick", 0 0, L_0x5595432e1650;  1 drivers
v0x5595432c4350_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432c4410_0 .net "d_rx_parity_err", 0 0, L_0x5595432e0c20;  1 drivers
v0x5595432c44e0_0 .net "parity_err", 0 0, L_0x5595432e0990;  alias, 1 drivers
v0x5595432c4580_0 .var "q_rx_parity_err", 0 0;
v0x5595432c4640_0 .net "rd_en", 0 0, v0x5595432c7da0_0;  1 drivers
v0x5595432c46e0_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
v0x5595432c4780_0 .net "rx", 0 0, o0x7f2eab62d2f8;  alias, 0 drivers
v0x5595432c4850_0 .net "rx_data", 7 0, L_0x5595432e3640;  alias, 1 drivers
v0x5595432c4920_0 .net "rx_done_tick", 0 0, v0x5595432bc710_0;  1 drivers
v0x5595432c49c0_0 .net "rx_empty", 0 0, L_0x5595432e37d0;  alias, 1 drivers
v0x5595432c4a60_0 .net "rx_fifo_wr_data", 7 0, v0x5595432bc550_0;  1 drivers
v0x5595432c4b50_0 .net "rx_parity_err", 0 0, v0x5595432bc8b0_0;  1 drivers
v0x5595432c4bf0_0 .net "tx", 0 0, L_0x5595432e1870;  alias, 1 drivers
v0x5595432c4cc0_0 .net "tx_data", 7 0, v0x5595432c7730_0;  1 drivers
v0x5595432c4d90_0 .net "tx_done_tick", 0 0, v0x5595432c1140_0;  1 drivers
v0x5595432c4e80_0 .net "tx_fifo_empty", 0 0, L_0x5595432e56c0;  1 drivers
v0x5595432c4f20_0 .net "tx_fifo_rd_data", 7 0, L_0x5595432e5500;  1 drivers
v0x5595432c5010_0 .net "tx_full", 0 0, L_0x5595432e55c0;  alias, 1 drivers
v0x5595432c50b0_0 .net "wr_en", 0 0, v0x5595432c7840_0;  1 drivers
S_0x5595432b9e10 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 10 80, 11 29 0, S_0x5595432b9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x5595432b9f90 .param/l "BAUD" 0 11 32, +C4<00000000000000011100001000000000>;
P_0x5595432b9fd0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 11 33, +C4<00000000000000000000000000010000>;
P_0x5595432ba010 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 11 41, C4<0000000000110110>;
P_0x5595432ba050 .param/l "SYS_CLK_FREQ" 0 11 31, +C4<00000101111101011110000100000000>;
v0x5595432ba380_0 .net *"_s0", 31 0, L_0x5595432e0d30;  1 drivers
L_0x7f2eab5e2570 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432ba480_0 .net/2u *"_s10", 15 0, L_0x7f2eab5e2570;  1 drivers
v0x5595432ba560_0 .net *"_s12", 15 0, L_0x5595432e1070;  1 drivers
v0x5595432ba650_0 .net *"_s16", 31 0, L_0x5595432e13e0;  1 drivers
L_0x7f2eab5e25b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595432ba730_0 .net *"_s19", 15 0, L_0x7f2eab5e25b8;  1 drivers
L_0x7f2eab5e2600 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x5595432ba860_0 .net/2u *"_s20", 31 0, L_0x7f2eab5e2600;  1 drivers
v0x5595432ba940_0 .net *"_s22", 0 0, L_0x5595432e14d0;  1 drivers
L_0x7f2eab5e2648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595432baa00_0 .net/2u *"_s24", 0 0, L_0x7f2eab5e2648;  1 drivers
L_0x7f2eab5e2690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595432baae0_0 .net/2u *"_s26", 0 0, L_0x7f2eab5e2690;  1 drivers
L_0x7f2eab5e2498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595432babc0_0 .net *"_s3", 15 0, L_0x7f2eab5e2498;  1 drivers
L_0x7f2eab5e24e0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x5595432baca0_0 .net/2u *"_s4", 31 0, L_0x7f2eab5e24e0;  1 drivers
v0x5595432bad80_0 .net *"_s6", 0 0, L_0x5595432e0f30;  1 drivers
L_0x7f2eab5e2528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595432bae40_0 .net/2u *"_s8", 15 0, L_0x7f2eab5e2528;  1 drivers
v0x5595432baf20_0 .net "baud_clk_tick", 0 0, L_0x5595432e1650;  alias, 1 drivers
v0x5595432bafe0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432bb080_0 .net "d_cnt", 15 0, L_0x5595432e1220;  1 drivers
v0x5595432bb160_0 .var "q_cnt", 15 0;
v0x5595432bb350_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
E_0x5595432ba300 .event posedge, v0x5595432b93f0_0, v0x5595432b1be0_0;
L_0x5595432e0d30 .concat [ 16 16 0 0], v0x5595432bb160_0, L_0x7f2eab5e2498;
L_0x5595432e0f30 .cmp/eq 32, L_0x5595432e0d30, L_0x7f2eab5e24e0;
L_0x5595432e1070 .arith/sum 16, v0x5595432bb160_0, L_0x7f2eab5e2570;
L_0x5595432e1220 .functor MUXZ 16, L_0x5595432e1070, L_0x7f2eab5e2528, L_0x5595432e0f30, C4<>;
L_0x5595432e13e0 .concat [ 16 16 0 0], v0x5595432bb160_0, L_0x7f2eab5e25b8;
L_0x5595432e14d0 .cmp/eq 32, L_0x5595432e13e0, L_0x7f2eab5e2600;
L_0x5595432e1650 .functor MUXZ 1, L_0x7f2eab5e2690, L_0x7f2eab5e2648, L_0x5595432e14d0, C4<>;
S_0x5595432bb450 .scope module, "uart_rx_blk" "uart_rx" 10 91, 12 28 0, S_0x5595432b9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x5595432bb5d0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 12 33, +C4<00000000000000000000000000010000>;
P_0x5595432bb610 .param/l "DATA_BITS" 0 12 30, +C4<00000000000000000000000000001000>;
P_0x5595432bb650 .param/l "PARITY_MODE" 0 12 32, +C4<00000000000000000000000000000001>;
P_0x5595432bb690 .param/l "STOP_BITS" 0 12 31, +C4<00000000000000000000000000000001>;
P_0x5595432bb6d0 .param/l "STOP_OVERSAMPLE_TICKS" 1 12 45, C4<010000>;
P_0x5595432bb710 .param/l "S_DATA" 1 12 50, C4<00100>;
P_0x5595432bb750 .param/l "S_IDLE" 1 12 48, C4<00001>;
P_0x5595432bb790 .param/l "S_PARITY" 1 12 51, C4<01000>;
P_0x5595432bb7d0 .param/l "S_START" 1 12 49, C4<00010>;
P_0x5595432bb810 .param/l "S_STOP" 1 12 52, C4<10000>;
v0x5595432bbdc0_0 .net "baud_clk_tick", 0 0, L_0x5595432e1650;  alias, 1 drivers
v0x5595432bbeb0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432bbf50_0 .var "d_data", 7 0;
v0x5595432bc020_0 .var "d_data_bit_idx", 2 0;
v0x5595432bc100_0 .var "d_done_tick", 0 0;
v0x5595432bc210_0 .var "d_oversample_tick_cnt", 3 0;
v0x5595432bc2f0_0 .var "d_parity_err", 0 0;
v0x5595432bc3b0_0 .var "d_state", 4 0;
v0x5595432bc490_0 .net "parity_err", 0 0, v0x5595432bc8b0_0;  alias, 1 drivers
v0x5595432bc550_0 .var "q_data", 7 0;
v0x5595432bc630_0 .var "q_data_bit_idx", 2 0;
v0x5595432bc710_0 .var "q_done_tick", 0 0;
v0x5595432bc7d0_0 .var "q_oversample_tick_cnt", 3 0;
v0x5595432bc8b0_0 .var "q_parity_err", 0 0;
v0x5595432bc970_0 .var "q_rx", 0 0;
v0x5595432bca30_0 .var "q_state", 4 0;
v0x5595432bcb10_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
v0x5595432bccc0_0 .net "rx", 0 0, o0x7f2eab62d2f8;  alias, 0 drivers
v0x5595432bcd80_0 .net "rx_data", 7 0, v0x5595432bc550_0;  alias, 1 drivers
v0x5595432bce60_0 .net "rx_done_tick", 0 0, v0x5595432bc710_0;  alias, 1 drivers
E_0x5595432bbd40/0 .event edge, v0x5595432bca30_0, v0x5595432bc550_0, v0x5595432bc630_0, v0x5595432baf20_0;
E_0x5595432bbd40/1 .event edge, v0x5595432bc7d0_0, v0x5595432bc970_0;
E_0x5595432bbd40 .event/or E_0x5595432bbd40/0, E_0x5595432bbd40/1;
S_0x5595432bd040 .scope module, "uart_rx_fifo" "fifo" 10 119, 9 27 0, S_0x5595432b9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x559543213e30 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x559543213e70 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x5595432e1af0 .functor AND 1, v0x5595432c7da0_0, L_0x5595432e1a50, C4<1>, C4<1>;
L_0x5595432e1cb0 .functor AND 1, v0x5595432bc710_0, L_0x5595432e1be0, C4<1>, C4<1>;
L_0x5595432e1e80 .functor AND 1, v0x5595432befe0_0, L_0x5595432e2780, C4<1>, C4<1>;
L_0x5595432e29b0 .functor AND 1, L_0x5595432e2ab0, L_0x5595432e1af0, C4<1>, C4<1>;
L_0x5595432e2c90 .functor OR 1, L_0x5595432e1e80, L_0x5595432e29b0, C4<0>, C4<0>;
L_0x5595432e2ed0 .functor AND 1, v0x5595432bf2b0_0, L_0x5595432e2da0, C4<1>, C4<1>;
L_0x5595432e2ba0 .functor AND 1, L_0x5595432e31f0, L_0x5595432e1cb0, C4<1>, C4<1>;
L_0x5595432e3070 .functor OR 1, L_0x5595432e2ed0, L_0x5595432e2ba0, C4<0>, C4<0>;
L_0x5595432e3640 .functor BUFZ 8, L_0x5595432e33d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595432e3700 .functor BUFZ 1, v0x5595432bf2b0_0, C4<0>, C4<0>, C4<0>;
L_0x5595432e37d0 .functor BUFZ 1, v0x5595432befe0_0, C4<0>, C4<0>, C4<0>;
v0x5595432bd490_0 .net *"_s1", 0 0, L_0x5595432e1a50;  1 drivers
v0x5595432bd550_0 .net *"_s10", 2 0, L_0x5595432e1de0;  1 drivers
v0x5595432bd630_0 .net *"_s14", 7 0, L_0x5595432e2160;  1 drivers
v0x5595432bd720_0 .net *"_s16", 4 0, L_0x5595432e2200;  1 drivers
L_0x7f2eab5e2720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432bd800_0 .net *"_s19", 1 0, L_0x7f2eab5e2720;  1 drivers
L_0x7f2eab5e2768 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5595432bd930_0 .net/2u *"_s22", 2 0, L_0x7f2eab5e2768;  1 drivers
v0x5595432bda10_0 .net *"_s24", 2 0, L_0x5595432e2500;  1 drivers
v0x5595432bdaf0_0 .net *"_s31", 0 0, L_0x5595432e2780;  1 drivers
v0x5595432bdbb0_0 .net *"_s32", 0 0, L_0x5595432e1e80;  1 drivers
v0x5595432bdc70_0 .net *"_s34", 2 0, L_0x5595432e2910;  1 drivers
v0x5595432bdd50_0 .net *"_s36", 0 0, L_0x5595432e2ab0;  1 drivers
v0x5595432bde10_0 .net *"_s38", 0 0, L_0x5595432e29b0;  1 drivers
v0x5595432bded0_0 .net *"_s43", 0 0, L_0x5595432e2da0;  1 drivers
v0x5595432bdf90_0 .net *"_s44", 0 0, L_0x5595432e2ed0;  1 drivers
v0x5595432be050_0 .net *"_s46", 2 0, L_0x5595432e2fd0;  1 drivers
v0x5595432be130_0 .net *"_s48", 0 0, L_0x5595432e31f0;  1 drivers
v0x5595432be1f0_0 .net *"_s5", 0 0, L_0x5595432e1be0;  1 drivers
v0x5595432be3c0_0 .net *"_s50", 0 0, L_0x5595432e2ba0;  1 drivers
v0x5595432be480_0 .net *"_s54", 7 0, L_0x5595432e33d0;  1 drivers
v0x5595432be560_0 .net *"_s56", 4 0, L_0x5595432e3500;  1 drivers
L_0x7f2eab5e27f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432be640_0 .net *"_s59", 1 0, L_0x7f2eab5e27f8;  1 drivers
L_0x7f2eab5e26d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5595432be720_0 .net/2u *"_s8", 2 0, L_0x7f2eab5e26d8;  1 drivers
L_0x7f2eab5e27b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5595432be800_0 .net "addr_bits_wide_1", 2 0, L_0x7f2eab5e27b0;  1 drivers
v0x5595432be8e0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432be980_0 .net "d_data", 7 0, L_0x5595432e2380;  1 drivers
v0x5595432bea60_0 .net "d_empty", 0 0, L_0x5595432e2c90;  1 drivers
v0x5595432beb20_0 .net "d_full", 0 0, L_0x5595432e3070;  1 drivers
v0x5595432bebe0_0 .net "d_rd_ptr", 2 0, L_0x5595432e25f0;  1 drivers
v0x5595432becc0_0 .net "d_wr_ptr", 2 0, L_0x5595432e1fa0;  1 drivers
v0x5595432beda0_0 .net "empty", 0 0, L_0x5595432e37d0;  alias, 1 drivers
v0x5595432bee60_0 .net "full", 0 0, L_0x5595432e3700;  1 drivers
v0x5595432bef20 .array "q_data_array", 0 7, 7 0;
v0x5595432befe0_0 .var "q_empty", 0 0;
v0x5595432bf2b0_0 .var "q_full", 0 0;
v0x5595432bf370_0 .var "q_rd_ptr", 2 0;
v0x5595432bf450_0 .var "q_wr_ptr", 2 0;
v0x5595432bf530_0 .net "rd_data", 7 0, L_0x5595432e3640;  alias, 1 drivers
v0x5595432bf610_0 .net "rd_en", 0 0, v0x5595432c7da0_0;  alias, 1 drivers
v0x5595432bf6d0_0 .net "rd_en_prot", 0 0, L_0x5595432e1af0;  1 drivers
v0x5595432bf790_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
v0x5595432bf830_0 .net "wr_data", 7 0, v0x5595432bc550_0;  alias, 1 drivers
v0x5595432bf8f0_0 .net "wr_en", 0 0, v0x5595432bc710_0;  alias, 1 drivers
v0x5595432bf9c0_0 .net "wr_en_prot", 0 0, L_0x5595432e1cb0;  1 drivers
L_0x5595432e1a50 .reduce/nor v0x5595432befe0_0;
L_0x5595432e1be0 .reduce/nor v0x5595432bf2b0_0;
L_0x5595432e1de0 .arith/sum 3, v0x5595432bf450_0, L_0x7f2eab5e26d8;
L_0x5595432e1fa0 .functor MUXZ 3, v0x5595432bf450_0, L_0x5595432e1de0, L_0x5595432e1cb0, C4<>;
L_0x5595432e2160 .array/port v0x5595432bef20, L_0x5595432e2200;
L_0x5595432e2200 .concat [ 3 2 0 0], v0x5595432bf450_0, L_0x7f2eab5e2720;
L_0x5595432e2380 .functor MUXZ 8, L_0x5595432e2160, v0x5595432bc550_0, L_0x5595432e1cb0, C4<>;
L_0x5595432e2500 .arith/sum 3, v0x5595432bf370_0, L_0x7f2eab5e2768;
L_0x5595432e25f0 .functor MUXZ 3, v0x5595432bf370_0, L_0x5595432e2500, L_0x5595432e1af0, C4<>;
L_0x5595432e2780 .reduce/nor L_0x5595432e1cb0;
L_0x5595432e2910 .arith/sub 3, v0x5595432bf450_0, v0x5595432bf370_0;
L_0x5595432e2ab0 .cmp/eq 3, L_0x5595432e2910, L_0x7f2eab5e27b0;
L_0x5595432e2da0 .reduce/nor L_0x5595432e1af0;
L_0x5595432e2fd0 .arith/sub 3, v0x5595432bf370_0, v0x5595432bf450_0;
L_0x5595432e31f0 .cmp/eq 3, L_0x5595432e2fd0, L_0x7f2eab5e27b0;
L_0x5595432e33d0 .array/port v0x5595432bef20, L_0x5595432e3500;
L_0x5595432e3500 .concat [ 3 2 0 0], v0x5595432bf370_0, L_0x7f2eab5e27f8;
S_0x5595432bfb40 .scope module, "uart_tx_blk" "uart_tx" 10 106, 13 28 0, S_0x5595432b9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x5595432bfcc0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 13 33, +C4<00000000000000000000000000010000>;
P_0x5595432bfd00 .param/l "DATA_BITS" 0 13 30, +C4<00000000000000000000000000001000>;
P_0x5595432bfd40 .param/l "PARITY_MODE" 0 13 32, +C4<00000000000000000000000000000001>;
P_0x5595432bfd80 .param/l "STOP_BITS" 0 13 31, +C4<00000000000000000000000000000001>;
P_0x5595432bfdc0 .param/l "STOP_OVERSAMPLE_TICKS" 1 13 45, C4<010000>;
P_0x5595432bfe00 .param/l "S_DATA" 1 13 50, C4<00100>;
P_0x5595432bfe40 .param/l "S_IDLE" 1 13 48, C4<00001>;
P_0x5595432bfe80 .param/l "S_PARITY" 1 13 51, C4<01000>;
P_0x5595432bfec0 .param/l "S_START" 1 13 49, C4<00010>;
P_0x5595432bff00 .param/l "S_STOP" 1 13 52, C4<10000>;
L_0x5595432e1870 .functor BUFZ 1, v0x5595432c1080_0, C4<0>, C4<0>, C4<0>;
v0x5595432c04a0_0 .net "baud_clk_tick", 0 0, L_0x5595432e1650;  alias, 1 drivers
v0x5595432c05b0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432c0670_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x5595432c0710_0 .var "d_data", 7 0;
v0x5595432c07f0_0 .var "d_data_bit_idx", 2 0;
v0x5595432c0920_0 .var "d_parity_bit", 0 0;
v0x5595432c09e0_0 .var "d_state", 4 0;
v0x5595432c0ac0_0 .var "d_tx", 0 0;
v0x5595432c0b80_0 .var "d_tx_done_tick", 0 0;
v0x5595432c0c40_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x5595432c0d20_0 .var "q_data", 7 0;
v0x5595432c0e00_0 .var "q_data_bit_idx", 2 0;
v0x5595432c0ee0_0 .var "q_parity_bit", 0 0;
v0x5595432c0fa0_0 .var "q_state", 4 0;
v0x5595432c1080_0 .var "q_tx", 0 0;
v0x5595432c1140_0 .var "q_tx_done_tick", 0 0;
v0x5595432c1200_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
v0x5595432c13b0_0 .net "tx", 0 0, L_0x5595432e1870;  alias, 1 drivers
v0x5595432c1470_0 .net "tx_data", 7 0, L_0x5595432e5500;  alias, 1 drivers
v0x5595432c1550_0 .net "tx_done_tick", 0 0, v0x5595432c1140_0;  alias, 1 drivers
v0x5595432c1610_0 .net "tx_start", 0 0, L_0x5595432e19e0;  1 drivers
E_0x5595432c0410/0 .event edge, v0x5595432c0fa0_0, v0x5595432c0d20_0, v0x5595432c0e00_0, v0x5595432c0ee0_0;
E_0x5595432c0410/1 .event edge, v0x5595432baf20_0, v0x5595432c0c40_0, v0x5595432c1610_0, v0x5595432c1140_0;
E_0x5595432c0410/2 .event edge, v0x5595432c1470_0;
E_0x5595432c0410 .event/or E_0x5595432c0410/0, E_0x5595432c0410/1, E_0x5595432c0410/2;
S_0x5595432c17f0 .scope module, "uart_tx_fifo" "fifo" 10 133, 9 27 0, S_0x5595432b9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x5595432bd260 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x5595432bd2a0 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x5595432e38e0 .functor AND 1, v0x5595432c1140_0, L_0x5595432e3840, C4<1>, C4<1>;
L_0x5595432e3ab0 .functor AND 1, v0x5595432c7840_0, L_0x5595432e39e0, C4<1>, C4<1>;
L_0x5595432e3bf0 .functor AND 1, v0x5595432c3730_0, L_0x5595432e46c0, C4<1>, C4<1>;
L_0x5595432e48f0 .functor AND 1, L_0x5595432e49f0, L_0x5595432e38e0, C4<1>, C4<1>;
L_0x5595432e4bd0 .functor OR 1, L_0x5595432e3bf0, L_0x5595432e48f0, C4<0>, C4<0>;
L_0x5595432e4e10 .functor AND 1, v0x5595432c3a00_0, L_0x5595432e4ce0, C4<1>, C4<1>;
L_0x5595432e4ae0 .functor AND 1, L_0x5595432e50b0, L_0x5595432e3ab0, C4<1>, C4<1>;
L_0x5595432e4fb0 .functor OR 1, L_0x5595432e4e10, L_0x5595432e4ae0, C4<0>, C4<0>;
L_0x5595432e5500 .functor BUFZ 8, L_0x5595432e5290, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595432e55c0 .functor BUFZ 1, v0x5595432c3a00_0, C4<0>, C4<0>, C4<0>;
L_0x5595432e56c0 .functor BUFZ 1, v0x5595432c3730_0, C4<0>, C4<0>, C4<0>;
v0x5595432c1bc0_0 .net *"_s1", 0 0, L_0x5595432e3840;  1 drivers
v0x5595432c1ca0_0 .net *"_s10", 9 0, L_0x5595432e3b50;  1 drivers
v0x5595432c1d80_0 .net *"_s14", 7 0, L_0x5595432e3ed0;  1 drivers
v0x5595432c1e70_0 .net *"_s16", 11 0, L_0x5595432e3f70;  1 drivers
L_0x7f2eab5e2888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432c1f50_0 .net *"_s19", 1 0, L_0x7f2eab5e2888;  1 drivers
L_0x7f2eab5e28d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432c2080_0 .net/2u *"_s22", 9 0, L_0x7f2eab5e28d0;  1 drivers
v0x5595432c2160_0 .net *"_s24", 9 0, L_0x5595432e41e0;  1 drivers
v0x5595432c2240_0 .net *"_s31", 0 0, L_0x5595432e46c0;  1 drivers
v0x5595432c2300_0 .net *"_s32", 0 0, L_0x5595432e3bf0;  1 drivers
v0x5595432c23c0_0 .net *"_s34", 9 0, L_0x5595432e4850;  1 drivers
v0x5595432c24a0_0 .net *"_s36", 0 0, L_0x5595432e49f0;  1 drivers
v0x5595432c2560_0 .net *"_s38", 0 0, L_0x5595432e48f0;  1 drivers
v0x5595432c2620_0 .net *"_s43", 0 0, L_0x5595432e4ce0;  1 drivers
v0x5595432c26e0_0 .net *"_s44", 0 0, L_0x5595432e4e10;  1 drivers
v0x5595432c27a0_0 .net *"_s46", 9 0, L_0x5595432e4f10;  1 drivers
v0x5595432c2880_0 .net *"_s48", 0 0, L_0x5595432e50b0;  1 drivers
v0x5595432c2940_0 .net *"_s5", 0 0, L_0x5595432e39e0;  1 drivers
v0x5595432c2b10_0 .net *"_s50", 0 0, L_0x5595432e4ae0;  1 drivers
v0x5595432c2bd0_0 .net *"_s54", 7 0, L_0x5595432e5290;  1 drivers
v0x5595432c2cb0_0 .net *"_s56", 11 0, L_0x5595432e53c0;  1 drivers
L_0x7f2eab5e2960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432c2d90_0 .net *"_s59", 1 0, L_0x7f2eab5e2960;  1 drivers
L_0x7f2eab5e2840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432c2e70_0 .net/2u *"_s8", 9 0, L_0x7f2eab5e2840;  1 drivers
L_0x7f2eab5e2918 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595432c2f50_0 .net "addr_bits_wide_1", 9 0, L_0x7f2eab5e2918;  1 drivers
v0x5595432c3030_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432c30d0_0 .net "d_data", 7 0, L_0x5595432e40f0;  1 drivers
v0x5595432c31b0_0 .net "d_empty", 0 0, L_0x5595432e4bd0;  1 drivers
v0x5595432c3270_0 .net "d_full", 0 0, L_0x5595432e4fb0;  1 drivers
v0x5595432c3330_0 .net "d_rd_ptr", 9 0, L_0x5595432e4320;  1 drivers
v0x5595432c3410_0 .net "d_wr_ptr", 9 0, L_0x5595432e3d10;  1 drivers
v0x5595432c34f0_0 .net "empty", 0 0, L_0x5595432e56c0;  alias, 1 drivers
v0x5595432c35b0_0 .net "full", 0 0, L_0x5595432e55c0;  alias, 1 drivers
v0x5595432c3670 .array "q_data_array", 0 1023, 7 0;
v0x5595432c3730_0 .var "q_empty", 0 0;
v0x5595432c3a00_0 .var "q_full", 0 0;
v0x5595432c3ac0_0 .var "q_rd_ptr", 9 0;
v0x5595432c3ba0_0 .var "q_wr_ptr", 9 0;
v0x5595432c3c80_0 .net "rd_data", 7 0, L_0x5595432e5500;  alias, 1 drivers
v0x5595432c3d40_0 .net "rd_en", 0 0, v0x5595432c1140_0;  alias, 1 drivers
v0x5595432c3e10_0 .net "rd_en_prot", 0 0, L_0x5595432e38e0;  1 drivers
v0x5595432c3eb0_0 .net "reset", 0 0, v0x5595432cc920_0;  alias, 1 drivers
v0x5595432c3f50_0 .net "wr_data", 7 0, v0x5595432c7730_0;  alias, 1 drivers
v0x5595432c4010_0 .net "wr_en", 0 0, v0x5595432c7840_0;  alias, 1 drivers
v0x5595432c40d0_0 .net "wr_en_prot", 0 0, L_0x5595432e3ab0;  1 drivers
L_0x5595432e3840 .reduce/nor v0x5595432c3730_0;
L_0x5595432e39e0 .reduce/nor v0x5595432c3a00_0;
L_0x5595432e3b50 .arith/sum 10, v0x5595432c3ba0_0, L_0x7f2eab5e2840;
L_0x5595432e3d10 .functor MUXZ 10, v0x5595432c3ba0_0, L_0x5595432e3b50, L_0x5595432e3ab0, C4<>;
L_0x5595432e3ed0 .array/port v0x5595432c3670, L_0x5595432e3f70;
L_0x5595432e3f70 .concat [ 10 2 0 0], v0x5595432c3ba0_0, L_0x7f2eab5e2888;
L_0x5595432e40f0 .functor MUXZ 8, L_0x5595432e3ed0, v0x5595432c7730_0, L_0x5595432e3ab0, C4<>;
L_0x5595432e41e0 .arith/sum 10, v0x5595432c3ac0_0, L_0x7f2eab5e28d0;
L_0x5595432e4320 .functor MUXZ 10, v0x5595432c3ac0_0, L_0x5595432e41e0, L_0x5595432e38e0, C4<>;
L_0x5595432e46c0 .reduce/nor L_0x5595432e3ab0;
L_0x5595432e4850 .arith/sub 10, v0x5595432c3ba0_0, v0x5595432c3ac0_0;
L_0x5595432e49f0 .cmp/eq 10, L_0x5595432e4850, L_0x7f2eab5e2918;
L_0x5595432e4ce0 .reduce/nor L_0x5595432e38e0;
L_0x5595432e4f10 .arith/sub 10, v0x5595432c3ac0_0, v0x5595432c3ba0_0;
L_0x5595432e50b0 .cmp/eq 10, L_0x5595432e4f10, L_0x7f2eab5e2918;
L_0x5595432e5290 .array/port v0x5595432c3670, L_0x5595432e53c0;
L_0x5595432e53c0 .concat [ 10 2 0 0], v0x5595432c3ac0_0, L_0x7f2eab5e2960;
S_0x5595432c8510 .scope module, "ram0" "ram" 3 56, 14 3 0, S_0x55954325e930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x5595432c86e0 .param/l "ADDR_WIDTH" 0 14 5, +C4<00000000000000000000000000010001>;
L_0x5595431d6fd0 .functor NOT 1, L_0x5595432cd710, C4<0>, C4<0>, C4<0>;
v0x5595432c9530_0 .net *"_s0", 0 0, L_0x5595431d6fd0;  1 drivers
L_0x7f2eab5e20f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595432c9630_0 .net/2u *"_s2", 0 0, L_0x7f2eab5e20f0;  1 drivers
L_0x7f2eab5e2138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5595432c9710_0 .net/2u *"_s6", 7 0, L_0x7f2eab5e2138;  1 drivers
v0x5595432c97d0_0 .net "a_in", 16 0, L_0x5595432cdaf0;  alias, 1 drivers
v0x5595432c9890_0 .net "clk_in", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432c9930_0 .net "d_in", 7 0, L_0x5595432e6a00;  alias, 1 drivers
v0x5595432c99d0_0 .net "d_out", 7 0, L_0x5595432cd5d0;  alias, 1 drivers
v0x5595432c9a90_0 .net "en_in", 0 0, L_0x5595432cd9b0;  alias, 1 drivers
v0x5595432c9b50_0 .net "r_nw_in", 0 0, L_0x5595432cd710;  1 drivers
v0x5595432c9ca0_0 .net "ram_bram_dout", 7 0, L_0x5595431de1e0;  1 drivers
v0x5595432c9d60_0 .net "ram_bram_we", 0 0, L_0x5595432cd3a0;  1 drivers
L_0x5595432cd3a0 .functor MUXZ 1, L_0x7f2eab5e20f0, L_0x5595431d6fd0, L_0x5595432cd9b0, C4<>;
L_0x5595432cd5d0 .functor MUXZ 8, L_0x7f2eab5e2138, L_0x5595431de1e0, L_0x5595432cd9b0, C4<>;
S_0x5595432c8820 .scope module, "ram_bram" "single_port_ram_sync" 14 20, 2 62 0, S_0x5595432c8510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x559543206cf0 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x559543206d30 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x5595431de1e0 .functor BUFZ 8, L_0x5595432cd060, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5595432c8b20_0 .net *"_s0", 7 0, L_0x5595432cd060;  1 drivers
v0x5595432c8c20_0 .net *"_s2", 18 0, L_0x5595432cd160;  1 drivers
L_0x7f2eab5e20a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595432c8d00_0 .net *"_s5", 1 0, L_0x7f2eab5e20a8;  1 drivers
v0x5595432c8dc0_0 .net "addr_a", 16 0, L_0x5595432cdaf0;  alias, 1 drivers
v0x5595432c8ea0_0 .net "clk", 0 0, L_0x5595431f2c30;  alias, 1 drivers
v0x5595432c8f90_0 .net "din_a", 7 0, L_0x5595432e6a00;  alias, 1 drivers
v0x5595432c9070_0 .net "dout_a", 7 0, L_0x5595431de1e0;  alias, 1 drivers
v0x5595432c9150_0 .var/i "i", 31 0;
v0x5595432c9230_0 .var "q_addr_a", 16 0;
v0x5595432c9310 .array "ram", 0 131071, 7 0;
v0x5595432c93d0_0 .net "we", 0 0, L_0x5595432cd3a0;  alias, 1 drivers
L_0x5595432cd060 .array/port v0x5595432c9310, L_0x5595432cd160;
L_0x5595432cd160 .concat [ 17 2 0 0], v0x5595432c9230_0, L_0x7f2eab5e20a8;
    .scope S_0x559543286820;
T_0 ;
    %wait E_0x5595431cae90;
    %load/vec4 v0x5595432b0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5595432b0790_0;
    %load/vec4 v0x559543258870_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b0bf0, 0, 4;
T_0.0 ;
    %load/vec4 v0x559543258870_0;
    %assign/vec4 v0x5595432b0a30_0, 0;
    %load/vec4 v0x5595432b05f0_0;
    %assign/vec4 v0x5595432b0b10_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5595432c8820;
T_1 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432c93d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5595432c8f90_0;
    %load/vec4 v0x5595432c8dc0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432c9310, 0, 4;
T_1.0 ;
    %load/vec4 v0x5595432c8dc0_0;
    %assign/vec4 v0x5595432c9230_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5595432c8820;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595432c9150_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5595432c9150_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5595432c9150_0;
    %store/vec4a v0x5595432c9310, 4, 0;
    %load/vec4 v0x5595432c9150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5595432c9150_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "../test/test.data", v0x5595432c9310 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55954327a770;
T_3 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432b3f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432b4070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432b3d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432b3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b38b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5595432b3ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432b4070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432b3d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432b3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b38b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5595432b3980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5595432b36d0_0;
    %assign/vec4 v0x5595432b3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b3e20_0, 0;
    %load/vec4 v0x5595432b4070_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x5595432b3c80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595432b3a50_0, 4, 5;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x5595432b3c80_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595432b3a50_0, 4, 5;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x5595432b3c80_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595432b3a50_0, 4, 5;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x5595432b3c80_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595432b3a50_0, 4, 5;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5595432b4070_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b38b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432b4070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432b3be0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b38b0_0, 0;
    %load/vec4 v0x5595432b4070_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5595432b4070_0, 0;
    %load/vec4 v0x5595432b3be0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5595432b3be0_0, 0;
T_3.12 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432b3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b38b0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55954325a520;
T_4 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432b2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2350_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595432b1e20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5595432b1e20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5595432b1e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b27f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5595432b1e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b2730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5595432b1e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b1ca0, 0, 4;
    %load/vec4 v0x5595432b1e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5595432b1e20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5595432b25b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b20d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b1a40_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5595432b1f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5595432b1d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b20d0_0, 0;
    %load/vec4 v0x5595432b24d0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5595432b1ca0, 4;
    %assign/vec4 v0x5595432b2270_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b20d0_0, 0;
    %load/vec4 v0x5595432b2350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x5595432b2410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5595432b24d0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b27f0, 0, 4;
    %load/vec4 v0x5595432b24d0_0;
    %parti/s 8, 10, 5;
    %load/vec4 v0x5595432b24d0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b2730, 0, 4;
    %load/vec4 v0x5595432b2190_0;
    %load/vec4 v0x5595432b24d0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b1ca0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b1a40_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b1a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b20d0_0, 0;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b2350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b1a40_0, 0;
    %load/vec4 v0x5595432b24d0_0;
    %assign/vec4 v0x5595432b1b00_0, 0;
T_4.11 ;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b20d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b1a40_0, 0;
T_4.7 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x559543279000;
T_5 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432b32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432b3140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432b2c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5595432b3200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2bf0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5595432b2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5595432b3370_0;
    %assign/vec4 v0x5595432b2f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2bf0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5595432b2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5595432b2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b2bf0_0, 0;
    %load/vec4 v0x5595432b2ab0_0;
    %assign/vec4 v0x5595432b2c90_0, 0;
    %load/vec4 v0x5595432b2f00_0;
    %assign/vec4 v0x5595432b3080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2d80_0, 0;
    %load/vec4 v0x5595432b2f00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5595432b2f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2fe0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b2fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b2bf0_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b2d80_0, 0;
    %load/vec4 v0x5595432b2f00_0;
    %assign/vec4 v0x5595432b3140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b2fe0_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5595432600a0;
T_6 ;
    %vpi_call 4 50 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 51 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x559543283690;
T_7 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432b93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595432b8fd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595432b90b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432b8c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432b8f10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5595432b8840_0;
    %assign/vec4 v0x5595432b8fd0_0, 0;
    %load/vec4 v0x5595432b8920_0;
    %assign/vec4 v0x5595432b90b0_0, 0;
    %load/vec4 v0x5595432b86c0_0;
    %assign/vec4 v0x5595432b8c40_0, 0;
    %load/vec4 v0x5595432b8780_0;
    %assign/vec4 v0x5595432b8f10_0, 0;
    %load/vec4 v0x5595432b85e0_0;
    %load/vec4 v0x5595432b90b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432b8b80, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5595432b9e10;
T_8 ;
    %wait E_0x5595432ba300;
    %load/vec4 v0x5595432bb350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5595432bb160_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5595432bb080_0;
    %assign/vec4 v0x5595432bb160_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5595432bb450;
T_9 ;
    %wait E_0x5595432ba300;
    %load/vec4 v0x5595432bcb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5595432bca30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595432bc7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432bc550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432bc630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432bc710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432bc8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432bc970_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5595432bc3b0_0;
    %assign/vec4 v0x5595432bca30_0, 0;
    %load/vec4 v0x5595432bc210_0;
    %assign/vec4 v0x5595432bc7d0_0, 0;
    %load/vec4 v0x5595432bbf50_0;
    %assign/vec4 v0x5595432bc550_0, 0;
    %load/vec4 v0x5595432bc020_0;
    %assign/vec4 v0x5595432bc630_0, 0;
    %load/vec4 v0x5595432bc100_0;
    %assign/vec4 v0x5595432bc710_0, 0;
    %load/vec4 v0x5595432bc2f0_0;
    %assign/vec4 v0x5595432bc8b0_0, 0;
    %load/vec4 v0x5595432bccc0_0;
    %assign/vec4 v0x5595432bc970_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5595432bb450;
T_10 ;
    %wait E_0x5595432bbd40;
    %load/vec4 v0x5595432bca30_0;
    %store/vec4 v0x5595432bc3b0_0, 0, 5;
    %load/vec4 v0x5595432bc550_0;
    %store/vec4 v0x5595432bbf50_0, 0, 8;
    %load/vec4 v0x5595432bc630_0;
    %store/vec4 v0x5595432bc020_0, 0, 3;
    %load/vec4 v0x5595432bbdc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x5595432bc7d0_0;
    %addi 1, 0, 4;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x5595432bc7d0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x5595432bc210_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432bc100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432bc2f0_0, 0, 1;
    %load/vec4 v0x5595432bca30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5595432bc970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5595432bc3b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432bc210_0, 0, 4;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5595432bbdc0_0;
    %load/vec4 v0x5595432bc7d0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5595432bc3b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432bc210_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595432bc020_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5595432bbdc0_0;
    %load/vec4 v0x5595432bc7d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5595432bc970_0;
    %load/vec4 v0x5595432bc550_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595432bbf50_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432bc210_0, 0, 4;
    %load/vec4 v0x5595432bc630_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5595432bc3b0_0, 0, 5;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x5595432bc630_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595432bc020_0, 0, 3;
T_10.15 ;
T_10.12 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5595432bbdc0_0;
    %load/vec4 v0x5595432bc7d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x5595432bc970_0;
    %load/vec4 v0x5595432bc550_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x5595432bc2f0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5595432bc3b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432bc210_0, 0, 4;
T_10.16 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5595432bbdc0_0;
    %load/vec4 v0x5595432bc7d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432bc3b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432bc100_0, 0, 1;
T_10.18 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5595432bfb40;
T_11 ;
    %wait E_0x5595432ba300;
    %load/vec4 v0x5595432c1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5595432c0fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595432c0c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432c0d20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432c0e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432c1080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c1140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c0ee0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5595432c09e0_0;
    %assign/vec4 v0x5595432c0fa0_0, 0;
    %load/vec4 v0x5595432c0670_0;
    %assign/vec4 v0x5595432c0c40_0, 0;
    %load/vec4 v0x5595432c0710_0;
    %assign/vec4 v0x5595432c0d20_0, 0;
    %load/vec4 v0x5595432c07f0_0;
    %assign/vec4 v0x5595432c0e00_0, 0;
    %load/vec4 v0x5595432c0ac0_0;
    %assign/vec4 v0x5595432c1080_0, 0;
    %load/vec4 v0x5595432c0b80_0;
    %assign/vec4 v0x5595432c1140_0, 0;
    %load/vec4 v0x5595432c0920_0;
    %assign/vec4 v0x5595432c0ee0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5595432bfb40;
T_12 ;
    %wait E_0x5595432c0410;
    %load/vec4 v0x5595432c0fa0_0;
    %store/vec4 v0x5595432c09e0_0, 0, 5;
    %load/vec4 v0x5595432c0d20_0;
    %store/vec4 v0x5595432c0710_0, 0, 8;
    %load/vec4 v0x5595432c0e00_0;
    %store/vec4 v0x5595432c07f0_0, 0, 3;
    %load/vec4 v0x5595432c0ee0_0;
    %store/vec4 v0x5595432c0920_0, 0, 1;
    %load/vec4 v0x5595432c04a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x5595432c0c40_0;
    %addi 1, 0, 4;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x5595432c0c40_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x5595432c0670_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c0b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c0ac0_0, 0, 1;
    %load/vec4 v0x5595432c0fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x5595432c1610_0;
    %load/vec4 v0x5595432c1140_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5595432c09e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432c0670_0, 0, 4;
    %load/vec4 v0x5595432c1470_0;
    %store/vec4 v0x5595432c0710_0, 0, 8;
    %load/vec4 v0x5595432c1470_0;
    %xnor/r;
    %store/vec4 v0x5595432c0920_0, 0, 1;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c0ac0_0, 0, 1;
    %load/vec4 v0x5595432c04a0_0;
    %load/vec4 v0x5595432c0c40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5595432c09e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432c0670_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595432c07f0_0, 0, 3;
T_12.10 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x5595432c0d20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5595432c0ac0_0, 0, 1;
    %load/vec4 v0x5595432c04a0_0;
    %load/vec4 v0x5595432c0c40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x5595432c0d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5595432c0710_0, 0, 8;
    %load/vec4 v0x5595432c0e00_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595432c07f0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432c0670_0, 0, 4;
    %load/vec4 v0x5595432c0e00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5595432c09e0_0, 0, 5;
T_12.14 ;
T_12.12 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x5595432c0ee0_0;
    %store/vec4 v0x5595432c0ac0_0, 0, 1;
    %load/vec4 v0x5595432c04a0_0;
    %load/vec4 v0x5595432c0c40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5595432c09e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595432c0670_0, 0, 4;
T_12.16 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5595432c04a0_0;
    %load/vec4 v0x5595432c0c40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c09e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c0b80_0, 0, 1;
T_12.18 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5595432bd040;
T_13 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432bf790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432bf370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432bf450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432befe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432bf2b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5595432bebe0_0;
    %assign/vec4 v0x5595432bf370_0, 0;
    %load/vec4 v0x5595432becc0_0;
    %assign/vec4 v0x5595432bf450_0, 0;
    %load/vec4 v0x5595432bea60_0;
    %assign/vec4 v0x5595432befe0_0, 0;
    %load/vec4 v0x5595432beb20_0;
    %assign/vec4 v0x5595432bf2b0_0, 0;
    %load/vec4 v0x5595432be980_0;
    %load/vec4 v0x5595432bf450_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432bef20, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5595432c17f0;
T_14 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432c3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595432c3ac0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595432c3ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432c3730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c3a00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5595432c3330_0;
    %assign/vec4 v0x5595432c3ac0_0, 0;
    %load/vec4 v0x5595432c3410_0;
    %assign/vec4 v0x5595432c3ba0_0, 0;
    %load/vec4 v0x5595432c31b0_0;
    %assign/vec4 v0x5595432c3730_0, 0;
    %load/vec4 v0x5595432c3270_0;
    %assign/vec4 v0x5595432c3a00_0, 0;
    %load/vec4 v0x5595432c30d0_0;
    %load/vec4 v0x5595432c3ba0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595432c3670, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5595432b9810;
T_15 ;
    %wait E_0x5595432ba300;
    %load/vec4 v0x5595432c46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c4580_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5595432c4410_0;
    %assign/vec4 v0x5595432c4580_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x559543281f20;
T_16 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432c7e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5595432c7690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595432c7090_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5595432c7250_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5595432c6cc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5595432c7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432c7730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c7840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c75c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432c74d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432c7410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595432c6da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595432c7330_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5595432c6050_0;
    %assign/vec4 v0x5595432c7690_0, 0;
    %load/vec4 v0x5595432c5a70_0;
    %assign/vec4 v0x5595432c7090_0, 0;
    %load/vec4 v0x5595432c5c30_0;
    %assign/vec4 v0x5595432c7250_0, 0;
    %load/vec4 v0x5595432c58b0_0;
    %assign/vec4 v0x5595432c6cc0_0, 0;
    %load/vec4 v0x5595432c5b50_0;
    %assign/vec4 v0x5595432c7170_0, 0;
    %load/vec4 v0x5595432c6240_0;
    %assign/vec4 v0x5595432c7730_0, 0;
    %load/vec4 v0x5595432c6320_0;
    %assign/vec4 v0x5595432c7840_0, 0;
    %load/vec4 v0x5595432c5ed0_0;
    %assign/vec4 v0x5595432c75c0_0, 0;
    %load/vec4 v0x5595432c5df0_0;
    %assign/vec4 v0x5595432c74d0_0, 0;
    %load/vec4 v0x5595432c65a0_0;
    %assign/vec4 v0x5595432c7410_0, 0;
    %load/vec4 v0x5595432c5990_0;
    %assign/vec4 v0x5595432c6da0_0, 0;
    %load/vec4 v0x5595432c5d10_0;
    %assign/vec4 v0x5595432c7330_0, 0;
    %load/vec4 v0x5595432c5f90_0;
    %assign/vec4 v0x5595432c6c20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559543281f20;
T_17 ;
    %wait E_0x5595432a0050;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595432c5d10_0, 0, 8;
    %load/vec4 v0x5595432c65a0_0;
    %load/vec4 v0x5595432c6ab0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5595432c6a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x5595432c6870_0;
    %store/vec4 v0x5595432c5d10_0, 0, 8;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x5595432c6da0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5595432c5d10_0, 0, 8;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x5595432c6da0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5595432c5d10_0, 0, 8;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x5595432c6da0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5595432c5d10_0, 0, 8;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5595432c6da0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5595432c5d10_0, 0, 8;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x559543281f20;
T_18 ;
    %wait E_0x55954329ff40;
    %load/vec4 v0x5595432c7690_0;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %load/vec4 v0x5595432c7090_0;
    %store/vec4 v0x5595432c5a70_0, 0, 3;
    %load/vec4 v0x5595432c7250_0;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c6cc0_0;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %load/vec4 v0x5595432c7170_0;
    %store/vec4 v0x5595432c5b50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c7bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c6940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c5ed0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595432c5df0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595432c5f90_0, 0, 1;
    %load/vec4 v0x5595432c6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5595432c5b50_0, 4, 1;
T_18.0 ;
    %load/vec4 v0x5595432c7410_0;
    %inv;
    %load/vec4 v0x5595432c65a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5595432c6ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x5595432c6a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v0x5595432c8200_0;
    %nor/r;
    %load/vec4 v0x5595432c63e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0x5595432c63e0_0;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
T_18.9 ;
    %vpi_call 8 252 "$write", "%c", v0x5595432c63e0_0 {0 0 0};
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x5595432c8200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
T_18.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c5f90_0, 0, 1;
    %vpi_call 8 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 8 262 "$finish" {0 0 0};
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5595432c6a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %jmp T_18.14;
T_18.13 ;
    %load/vec4 v0x5595432c6700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6940_0, 0, 1;
T_18.15 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %load/vec4 v0x5595432c67a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7c90_0;
    %store/vec4 v0x5595432c5df0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c5ed0_0, 0, 1;
T_18.17 ;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5595432c7690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %jmp T_18.32;
T_18.19 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7c90_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.36;
T_18.35 ;
    %load/vec4 v0x5595432c7c90_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_18.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
T_18.37 ;
T_18.36 ;
T_18.33 ;
    %jmp T_18.32;
T_18.20 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595432c5a70_0, 0, 3;
    %load/vec4 v0x5595432c7c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_18.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_18.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_18.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_18.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_18.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_18.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_18.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_18.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5595432c5b50_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
    %jmp T_18.52;
T_18.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
    %jmp T_18.52;
T_18.52 ;
    %pop/vec4 1;
T_18.39 ;
    %jmp T_18.32;
T_18.21 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595432c5a70_0, 0, 3;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.55, 4;
    %load/vec4 v0x5595432c7c90_0;
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %jmp T_18.56;
T_18.55 ;
    %load/vec4 v0x5595432c7c90_0;
    %load/vec4 v0x5595432c7250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c5c30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_18.58, 8;
T_18.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.58, 8;
 ; End of false expr.
    %blend;
T_18.58;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.56 ;
T_18.53 ;
    %jmp T_18.32;
T_18.22 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c7c90_0;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
    %load/vec4 v0x5595432c5c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.61 ;
T_18.59 ;
    %jmp T_18.32;
T_18.23 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595432c5a70_0, 0, 3;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.65, 4;
    %load/vec4 v0x5595432c7c90_0;
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %jmp T_18.66;
T_18.65 ;
    %load/vec4 v0x5595432c7c90_0;
    %load/vec4 v0x5595432c7250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c5c30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_18.68, 8;
T_18.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.68, 8;
 ; End of false expr.
    %blend;
T_18.68;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.66 ;
T_18.63 ;
    %jmp T_18.32;
T_18.24 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c67a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.71, 8;
    %load/vec4 v0x5595432c7c90_0;
    %store/vec4 v0x5595432c5df0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c5ed0_0, 0, 1;
T_18.71 ;
    %load/vec4 v0x5595432c5c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.73 ;
T_18.69 ;
    %jmp T_18.32;
T_18.25 ;
    %load/vec4 v0x5595432c8200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.75, 8;
    %load/vec4 v0x5595432c7170_0;
    %pad/u 8;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.75 ;
    %jmp T_18.32;
T_18.26 ;
    %load/vec4 v0x5595432c8200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.77 ;
    %jmp T_18.32;
T_18.27 ;
    %load/vec4 v0x5595432c8200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.79, 8;
    %load/vec4 v0x5595432c7250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %ix/getv 4, v0x5595432c6cc0_0;
    %load/vec4a v0x5595432c5760, 4;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
    %load/vec4 v0x5595432c6cc0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %load/vec4 v0x5595432c5c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.81 ;
T_18.79 ;
    %jmp T_18.32;
T_18.28 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595432c5a70_0, 0, 3;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.85, 4;
    %load/vec4 v0x5595432c7c90_0;
    %pad/u 17;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %jmp T_18.86;
T_18.85 ;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5595432c7c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595432c6cc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %jmp T_18.88;
T_18.87 ;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.89, 4;
    %load/vec4 v0x5595432c7c90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5595432c6cc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %jmp T_18.90;
T_18.89 ;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.91, 4;
    %load/vec4 v0x5595432c7c90_0;
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %jmp T_18.92;
T_18.91 ;
    %load/vec4 v0x5595432c7c90_0;
    %load/vec4 v0x5595432c7250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c5c30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_18.94, 8;
T_18.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.94, 8;
 ; End of false expr.
    %blend;
T_18.94;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.92 ;
T_18.90 ;
T_18.88 ;
T_18.86 ;
T_18.83 ;
    %jmp T_18.32;
T_18.29 ;
    %load/vec4 v0x5595432c7250_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.95, 8;
    %load/vec4 v0x5595432c7250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %jmp T_18.96;
T_18.95 ;
    %load/vec4 v0x5595432c8200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.97, 8;
    %load/vec4 v0x5595432c7250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c7a10_0;
    %store/vec4 v0x5595432c6240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c6320_0, 0, 1;
    %load/vec4 v0x5595432c6cc0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %load/vec4 v0x5595432c5c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.99 ;
T_18.97 ;
T_18.96 ;
    %jmp T_18.32;
T_18.30 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595432c5a70_0, 0, 3;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.103, 4;
    %load/vec4 v0x5595432c7c90_0;
    %pad/u 17;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %jmp T_18.104;
T_18.103 ;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5595432c7c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595432c6cc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %jmp T_18.106;
T_18.105 ;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.107, 4;
    %load/vec4 v0x5595432c7c90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5595432c6cc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %jmp T_18.108;
T_18.107 ;
    %load/vec4 v0x5595432c7090_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.109, 4;
    %load/vec4 v0x5595432c7c90_0;
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %jmp T_18.110;
T_18.109 ;
    %load/vec4 v0x5595432c7c90_0;
    %load/vec4 v0x5595432c7250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c5c30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_18.112, 8;
T_18.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.112, 8;
 ; End of false expr.
    %blend;
T_18.112;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.110 ;
T_18.108 ;
T_18.106 ;
T_18.104 ;
T_18.101 ;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x5595432c8020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7da0_0, 0, 1;
    %load/vec4 v0x5595432c7250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595432c5c30_0, 0, 17;
    %load/vec4 v0x5595432c6cc0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x5595432c58b0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595432c7bd0_0, 0, 1;
    %load/vec4 v0x5595432c5c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595432c6050_0, 0, 5;
T_18.115 ;
T_18.113 ;
    %jmp T_18.32;
T_18.32 ;
    %pop/vec4 1;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55954325e930;
T_19 ;
    %wait E_0x5595431cb090;
    %load/vec4 v0x5595432cb130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432cc920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595432cc9c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595432cc9c0_0, 0;
    %load/vec4 v0x5595432cc9c0_0;
    %assign/vec4 v0x5595432cc920_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55954325e930;
T_20 ;
    %wait E_0x5595431cd240;
    %load/vec4 v0x5595432cbf20_0;
    %assign/vec4 v0x5595432cc620_0, 0;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "common/block_ram/block_ram.v";
    "riscv_top.v";
    "cpu.v";
    "ICache.v";
    "IF.v";
    "MemCtrl.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
