\hypertarget{struct_p_m_c___mem_map}{}\section{P\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_m_c___mem_map}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}{L\+V\+D\+S\+C1}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}{L\+V\+D\+S\+C2}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}{R\+E\+G\+S\+C}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+M\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}{}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}}
\index{L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+V\+D\+S\+C1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+M\+C\+\_\+\+Mem\+Map\+::\+L\+V\+D\+S\+C1}\label{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}
Low Voltage Detect Status and Control 1 Register, offset\+: 0x0 \hypertarget{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}{}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}}
\index{L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+V\+D\+S\+C2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+M\+C\+\_\+\+Mem\+Map\+::\+L\+V\+D\+S\+C2}\label{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}
Low Voltage Detect Status and Control 2 Register, offset\+: 0x1 \hypertarget{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}{}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!R\+E\+G\+S\+C@{R\+E\+G\+S\+C}}
\index{R\+E\+G\+S\+C@{R\+E\+G\+S\+C}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+E\+G\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+M\+C\+\_\+\+Mem\+Map\+::\+R\+E\+G\+S\+C}\label{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}
Regulator Status and Control Register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
